
sterownik_plyta_glowna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077b4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08007978  08007978  00008978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b98  08007b98  00009490  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007b98  08007b98  00008b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ba0  08007ba0  00009490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ba0  08007ba0  00008ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ba4  08007ba4  00008ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000490  20000000  08007ba8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b48  20000490  08008038  00009490  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  08008038  00009fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009490  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b9d  00000000  00000000  000094c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eff  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  00023f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f33  00000000  00000000  00025340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ef8  00000000  00000000  00026273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc1f  00000000  00000000  0004a16b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0e33  00000000  00000000  00066d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137bbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005104  00000000  00000000  00137c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0013cd04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000490 	.word	0x20000490
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007960 	.word	0x08007960

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000494 	.word	0x20000494
 8000200:	08007960 	.word	0x08007960

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	@ 0x28
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]
 800055a:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000568:	4b5e      	ldr	r3, [pc, #376]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800056a:	4a5f      	ldr	r2, [pc, #380]	@ (80006e8 <MX_ADC1_Init+0x1a4>)
 800056c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800056e:	4b5d      	ldr	r3, [pc, #372]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000570:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000574:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000576:	4b5b      	ldr	r3, [pc, #364]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800057c:	4b59      	ldr	r3, [pc, #356]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800057e:	2201      	movs	r2, #1
 8000580:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000582:	4b58      	ldr	r3, [pc, #352]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000584:	2201      	movs	r2, #1
 8000586:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000588:	4b56      	ldr	r3, [pc, #344]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800058a:	2200      	movs	r2, #0
 800058c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000590:	4b54      	ldr	r3, [pc, #336]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000592:	2200      	movs	r2, #0
 8000594:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000596:	4b53      	ldr	r3, [pc, #332]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000598:	4a54      	ldr	r2, [pc, #336]	@ (80006ec <MX_ADC1_Init+0x1a8>)
 800059a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800059c:	4b51      	ldr	r3, [pc, #324]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005a2:	4b50      	ldr	r3, [pc, #320]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005a4:	2208      	movs	r2, #8
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005a8:	4b4e      	ldr	r3, [pc, #312]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005b0:	4b4c      	ldr	r3, [pc, #304]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005b6:	484b      	ldr	r0, [pc, #300]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b8:	f002 fb62 	bl	8002c80 <HAL_ADC_Init>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 80005c2:	f001 f907 	bl	80017d4 <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80005c6:	4b4a      	ldr	r3, [pc, #296]	@ (80006f0 <MX_ADC1_Init+0x1ac>)
 80005c8:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4840      	ldr	r0, [pc, #256]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005e4:	f002 ff92 	bl	800350c <HAL_ADC_AnalogWDGConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80005ee:	f001 f8f1 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80005fa:	2302      	movs	r3, #2
 80005fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fe:	463b      	mov	r3, r7
 8000600:	4619      	mov	r1, r3
 8000602:	4838      	ldr	r0, [pc, #224]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000604:	f002 fe60 	bl	80032c8 <HAL_ADC_ConfigChannel>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800060e:	f001 f8e1 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000612:	2302      	movs	r3, #2
 8000614:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000616:	2302      	movs	r3, #2
 8000618:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	4619      	mov	r1, r3
 800061e:	4831      	ldr	r0, [pc, #196]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000620:	f002 fe52 	bl	80032c8 <HAL_ADC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800062a:	f001 f8d3 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800062e:	2301      	movs	r3, #1
 8000630:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000632:	2303      	movs	r3, #3
 8000634:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000636:	2304      	movs	r3, #4
 8000638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	4829      	ldr	r0, [pc, #164]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000640:	f002 fe42 	bl	80032c8 <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 800064a:	f001 f8c3 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800064e:	2303      	movs	r3, #3
 8000650:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000652:	2304      	movs	r3, #4
 8000654:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000656:	463b      	mov	r3, r7
 8000658:	4619      	mov	r1, r3
 800065a:	4822      	ldr	r0, [pc, #136]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800065c:	f002 fe34 	bl	80032c8 <HAL_ADC_ConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000666:	f001 f8b5 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800066a:	2304      	movs	r3, #4
 800066c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800066e:	2305      	movs	r3, #5
 8000670:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	4619      	mov	r1, r3
 8000676:	481b      	ldr	r0, [pc, #108]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000678:	f002 fe26 	bl	80032c8 <HAL_ADC_ConfigChannel>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000682:	f001 f8a7 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000686:	2305      	movs	r3, #5
 8000688:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800068a:	2306      	movs	r3, #6
 800068c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	463b      	mov	r3, r7
 8000690:	4619      	mov	r1, r3
 8000692:	4814      	ldr	r0, [pc, #80]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000694:	f002 fe18 	bl	80032c8 <HAL_ADC_ConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800069e:	f001 f899 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006a2:	2306      	movs	r3, #6
 80006a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	463b      	mov	r3, r7
 80006ac:	4619      	mov	r1, r3
 80006ae:	480d      	ldr	r0, [pc, #52]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006b0:	f002 fe0a 	bl	80032c8 <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 80006ba:	f001 f88b 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006be:	2307      	movs	r3, #7
 80006c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006c2:	2308      	movs	r3, #8
 80006c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4619      	mov	r1, r3
 80006ca:	4806      	ldr	r0, [pc, #24]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006cc:	f002 fdfc 	bl	80032c8 <HAL_ADC_ConfigChannel>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_ADC1_Init+0x196>
  {
    Error_Handler();
 80006d6:	f001 f87d 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	@ 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200004ac 	.word	0x200004ac
 80006e8:	40012000 	.word	0x40012000
 80006ec:	0f000001 	.word	0x0f000001
 80006f0:	00800200 	.word	0x00800200

080006f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	@ 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a33      	ldr	r2, [pc, #204]	@ (80007e0 <HAL_ADC_MspInit+0xec>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d160      	bne.n	80007d8 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800071c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071e:	4a31      	ldr	r2, [pc, #196]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000724:	6453      	str	r3, [r2, #68]	@ 0x44
 8000726:	4b2f      	ldr	r3, [pc, #188]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800072a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a2a      	ldr	r2, [pc, #168]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800074e:	23ff      	movs	r3, #255	@ 0xff
 8000750:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000752:	2303      	movs	r3, #3
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4619      	mov	r1, r3
 8000760:	4821      	ldr	r0, [pc, #132]	@ (80007e8 <HAL_ADC_MspInit+0xf4>)
 8000762:	f003 fdcf 	bl	8004304 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000766:	4b21      	ldr	r3, [pc, #132]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000768:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <HAL_ADC_MspInit+0xfc>)
 800076a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800076c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000772:	4b1e      	ldr	r3, [pc, #120]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000778:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800077e:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000780:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000784:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800078c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000790:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000794:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000796:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007a4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ac:	480f      	ldr	r0, [pc, #60]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007ae:	f003 f9a7 	bl	8003b00 <HAL_DMA_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80007b8:	f001 f80c 	bl	80017d4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2012      	movs	r0, #18
 80007ce:	f003 f960 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80007d2:	2012      	movs	r0, #18
 80007d4:	f003 f979 	bl	8003aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	@ 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40012000 	.word	0x40012000
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020000 	.word	0x40020000
 80007ec:	200004f4 	.word	0x200004f4
 80007f0:	40026410 	.word	0x40026410

080007f4 <adc_filter>:
static uint32_t adc_sum[4];
static uint8_t  adc_idx[4];
static uint8_t  adc_fill[4];

static uint16_t adc_filter(uint8_t ch, uint16_t v)
{
 80007f4:	b490      	push	{r4, r7}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	460a      	mov	r2, r1
 80007fe:	71fb      	strb	r3, [r7, #7]
 8000800:	4613      	mov	r3, r2
 8000802:	80bb      	strh	r3, [r7, #4]
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	4a2b      	ldr	r2, [pc, #172]	@ (80008b4 <adc_filter+0xc0>)
 8000808:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	79f9      	ldrb	r1, [r7, #7]
 8000810:	4829      	ldr	r0, [pc, #164]	@ (80008b8 <adc_filter+0xc4>)
 8000812:	5c41      	ldrb	r1, [r0, r1]
 8000814:	460c      	mov	r4, r1
 8000816:	4929      	ldr	r1, [pc, #164]	@ (80008bc <adc_filter+0xc8>)
 8000818:	2032      	movs	r0, #50	@ 0x32
 800081a:	fb00 f303 	mul.w	r3, r0, r3
 800081e:	4423      	add	r3, r4
 8000820:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000824:	4619      	mov	r1, r3
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	1a52      	subs	r2, r2, r1
 800082a:	4922      	ldr	r1, [pc, #136]	@ (80008b4 <adc_filter+0xc0>)
 800082c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    adc_buf[ch][adc_idx[ch]] = v;
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	4920      	ldr	r1, [pc, #128]	@ (80008b8 <adc_filter+0xc4>)
 8000836:	5c8a      	ldrb	r2, [r1, r2]
 8000838:	4610      	mov	r0, r2
 800083a:	4920      	ldr	r1, [pc, #128]	@ (80008bc <adc_filter+0xc8>)
 800083c:	2232      	movs	r2, #50	@ 0x32
 800083e:	fb02 f303 	mul.w	r3, r2, r3
 8000842:	4403      	add	r3, r0
 8000844:	88ba      	ldrh	r2, [r7, #4]
 8000846:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    adc_sum[ch] += v;
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4a19      	ldr	r2, [pc, #100]	@ (80008b4 <adc_filter+0xc0>)
 800084e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000852:	88ba      	ldrh	r2, [r7, #4]
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	440a      	add	r2, r1
 8000858:	4916      	ldr	r1, [pc, #88]	@ (80008b4 <adc_filter+0xc0>)
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if (++adc_idx[ch] >= FILTER_SIZE) adc_idx[ch] = 0;
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4a15      	ldr	r2, [pc, #84]	@ (80008b8 <adc_filter+0xc4>)
 8000862:	5cd2      	ldrb	r2, [r2, r3]
 8000864:	3201      	adds	r2, #1
 8000866:	b2d1      	uxtb	r1, r2
 8000868:	4a13      	ldr	r2, [pc, #76]	@ (80008b8 <adc_filter+0xc4>)
 800086a:	54d1      	strb	r1, [r2, r3]
 800086c:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <adc_filter+0xc4>)
 800086e:	5cd3      	ldrb	r3, [r2, r3]
 8000870:	2b31      	cmp	r3, #49	@ 0x31
 8000872:	d903      	bls.n	800087c <adc_filter+0x88>
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4a10      	ldr	r2, [pc, #64]	@ (80008b8 <adc_filter+0xc4>)
 8000878:	2100      	movs	r1, #0
 800087a:	54d1      	strb	r1, [r2, r3]
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4a10      	ldr	r2, [pc, #64]	@ (80008c0 <adc_filter+0xcc>)
 8000880:	5cd3      	ldrb	r3, [r2, r3]
 8000882:	2b31      	cmp	r3, #49	@ 0x31
 8000884:	d806      	bhi.n	8000894 <adc_filter+0xa0>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <adc_filter+0xcc>)
 800088a:	5cd2      	ldrb	r2, [r2, r3]
 800088c:	3201      	adds	r2, #1
 800088e:	b2d1      	uxtb	r1, r2
 8000890:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <adc_filter+0xcc>)
 8000892:	54d1      	strb	r1, [r2, r3]

    return adc_sum[ch] / adc_fill[ch];
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a07      	ldr	r2, [pc, #28]	@ (80008b4 <adc_filter+0xc0>)
 8000898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <adc_filter+0xcc>)
 80008a0:	5c8a      	ldrb	r2, [r1, r2]
 80008a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a6:	b29b      	uxth	r3, r3
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc90      	pop	{r4, r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000718 	.word	0x20000718
 80008b8:	20000728 	.word	0x20000728
 80008bc:	20000588 	.word	0x20000588
 80008c0:	2000072c 	.word	0x2000072c

080008c4 <process_adc>:

static void process_adc(void)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	e015      	b.n	80008fc <process_adc+0x38>
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <process_adc+0x48>)
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	b29a      	uxth	r2, r3
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff88 	bl	80007f4 <adc_filter>
 80008e4:	4603      	mov	r3, r0
 80008e6:	79fc      	ldrb	r4, [r7, #7]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 fcff 	bl	80022ec <NTC_ADC2Temperature>
 80008ee:	4603      	mov	r3, r0
 80008f0:	4a07      	ldr	r2, [pc, #28]	@ (8000910 <process_adc+0x4c>)
 80008f2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    for (uint8_t i = 0; i < 4; i++)
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	3301      	adds	r3, #1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d9e6      	bls.n	80008d0 <process_adc+0xc>
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	20000778 	.word	0x20000778
 8000910:	20000560 	.word	0x20000560

08000914 <process_uart>:

/* =========================================================
 *                UART – NEXTION
 * ========================================================= */
static void process_uart(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
    static uint8_t cmd[32];
    uint8_t len = uart_cmd_pop(cmd, sizeof(cmd) - 1);
 800091a:	211f      	movs	r1, #31
 800091c:	48a5      	ldr	r0, [pc, #660]	@ (8000bb4 <process_uart+0x2a0>)
 800091e:	f001 febf 	bl	80026a0 <uart_cmd_pop>
 8000922:	4603      	mov	r3, r0
 8000924:	75fb      	strb	r3, [r7, #23]
    if (!len) return;
 8000926:	7dfb      	ldrb	r3, [r7, #23]
 8000928:	2b00      	cmp	r3, #0
 800092a:	f000 81bf 	beq.w	8000cac <process_uart+0x398>

    cmd[len] = 0;
 800092e:	7dfb      	ldrb	r3, [r7, #23]
 8000930:	4aa0      	ldr	r2, [pc, #640]	@ (8000bb4 <process_uart+0x2a0>)
 8000932:	2100      	movs	r1, #0
 8000934:	54d1      	strb	r1, [r2, r3]
     *  - wyłącza wszystkie strefy
     *  - wyłącza CWU
     *  - wyłącza cyrkulację
     *  - uruchamia cooldown kotła
     * ===================================================== */
    if (!strcmp((char*)cmd, "alloffCWP"))
 8000936:	49a0      	ldr	r1, [pc, #640]	@ (8000bb8 <process_uart+0x2a4>)
 8000938:	489e      	ldr	r0, [pc, #632]	@ (8000bb4 <process_uart+0x2a0>)
 800093a:	f7ff fc63 	bl	8000204 <strcmp>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d115      	bne.n	8000970 <process_uart+0x5c>
    {
        enable_zone1 = 0;
 8000944:	4b9d      	ldr	r3, [pc, #628]	@ (8000bbc <process_uart+0x2a8>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
        enable_zone2 = 0;
 800094a:	4b9d      	ldr	r3, [pc, #628]	@ (8000bc0 <process_uart+0x2ac>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
        enable_zone3 = 0;
 8000950:	4b9c      	ldr	r3, [pc, #624]	@ (8000bc4 <process_uart+0x2b0>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
        enable_cwu   = 0;
 8000956:	4b9c      	ldr	r3, [pc, #624]	@ (8000bc8 <process_uart+0x2b4>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
        enable_circulation = 0;
 800095c:	4b9b      	ldr	r3, [pc, #620]	@ (8000bcc <process_uart+0x2b8>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]

        boiler_cooldown_active = 1;
 8000962:	4b9b      	ldr	r3, [pc, #620]	@ (8000bd0 <process_uart+0x2bc>)
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
        boiler_cooldown_timer  = 0;
 8000968:	4b9a      	ldr	r3, [pc, #616]	@ (8000bd4 <process_uart+0x2c0>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
        return;
 800096e:	e1a6      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY CWU
     * ===================================================== */

    /* KOMENDA: cwuonCWP → włączenie CWU */
    if (!strcmp((char*)cmd, "cwuonCWP"))
 8000970:	4999      	ldr	r1, [pc, #612]	@ (8000bd8 <process_uart+0x2c4>)
 8000972:	4890      	ldr	r0, [pc, #576]	@ (8000bb4 <process_uart+0x2a0>)
 8000974:	f7ff fc46 	bl	8000204 <strcmp>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d103      	bne.n	8000986 <process_uart+0x72>
    {
        enable_cwu = 1;
 800097e:	4b92      	ldr	r3, [pc, #584]	@ (8000bc8 <process_uart+0x2b4>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
        return;
 8000984:	e19b      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: cwuoffCWP → wyłączenie CWU */
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 8000986:	4995      	ldr	r1, [pc, #596]	@ (8000bdc <process_uart+0x2c8>)
 8000988:	488a      	ldr	r0, [pc, #552]	@ (8000bb4 <process_uart+0x2a0>)
 800098a:	f7ff fc3b 	bl	8000204 <strcmp>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d11b      	bne.n	80009cc <process_uart+0xb8>
    {
        enable_cwu = 0;
 8000994:	4b8c      	ldr	r3, [pc, #560]	@ (8000bc8 <process_uart+0x2b4>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]

        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 800099a:	4b88      	ldr	r3, [pc, #544]	@ (8000bbc <process_uart+0x2a8>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	f000 8185 	beq.w	8000cb0 <process_uart+0x39c>
 80009a6:	4b86      	ldr	r3, [pc, #536]	@ (8000bc0 <process_uart+0x2ac>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	f000 817f 	beq.w	8000cb0 <process_uart+0x39c>
 80009b2:	4b84      	ldr	r3, [pc, #528]	@ (8000bc4 <process_uart+0x2b0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	f000 8179 	beq.w	8000cb0 <process_uart+0x39c>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 80009be:	4b84      	ldr	r3, [pc, #528]	@ (8000bd0 <process_uart+0x2bc>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 80009c4:	4b83      	ldr	r3, [pc, #524]	@ (8000bd4 <process_uart+0x2c0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
        }

        return;
 80009ca:	e171      	b.n	8000cb0 <process_uart+0x39c>
    }

    /* KOMENDA: cwuxxCWP → ustawienie temperatury CWU
     * PRZYKŁAD: cwu30CWP
     */
    if (!strncmp((char*)cmd, "cwu", 3))
 80009cc:	2203      	movs	r2, #3
 80009ce:	4984      	ldr	r1, [pc, #528]	@ (8000be0 <process_uart+0x2cc>)
 80009d0:	4878      	ldr	r0, [pc, #480]	@ (8000bb4 <process_uart+0x2a0>)
 80009d2:	f006 ff89 	bl	80078e8 <strncmp>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10c      	bne.n	80009f6 <process_uart+0xe2>
    {
        int temp = atoi((char*)&cmd[3]);
 80009dc:	4881      	ldr	r0, [pc, #516]	@ (8000be4 <process_uart+0x2d0>)
 80009de:	f006 fef3 	bl	80077c8 <atoi>
 80009e2:	6078      	str	r0, [r7, #4]
        set_cwu = temp*10;
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	4613      	mov	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4413      	add	r3, r2
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b7d      	ldr	r3, [pc, #500]	@ (8000be8 <process_uart+0x2d4>)
 80009f2:	601a      	str	r2, [r3, #0]
        return;
 80009f4:	e163      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 1
     * ===================================================== */

    /* KOMENDA: z1onCWP → włączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1onCWP"))
 80009f6:	497d      	ldr	r1, [pc, #500]	@ (8000bec <process_uart+0x2d8>)
 80009f8:	486e      	ldr	r0, [pc, #440]	@ (8000bb4 <process_uart+0x2a0>)
 80009fa:	f7ff fc03 	bl	8000204 <strcmp>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <process_uart+0xf8>
    {
        enable_zone1 = 1;
 8000a04:	4b6d      	ldr	r3, [pc, #436]	@ (8000bbc <process_uart+0x2a8>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]

        return;
 8000a0a:	e158      	b.n	8000cbe <process_uart+0x3aa>
    }
    /* KOMENDA: z1offCWP → wyłączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1offCWP"))
 8000a0c:	4978      	ldr	r1, [pc, #480]	@ (8000bf0 <process_uart+0x2dc>)
 8000a0e:	4869      	ldr	r0, [pc, #420]	@ (8000bb4 <process_uart+0x2a0>)
 8000a10:	f7ff fbf8 	bl	8000204 <strcmp>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d11b      	bne.n	8000a52 <process_uart+0x13e>
    {
        enable_zone1 = 0;
 8000a1a:	4b68      	ldr	r3, [pc, #416]	@ (8000bbc <process_uart+0x2a8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]

        if((enable_cwu == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 8000a20:	4b69      	ldr	r3, [pc, #420]	@ (8000bc8 <process_uart+0x2b4>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	f000 8144 	beq.w	8000cb4 <process_uart+0x3a0>
 8000a2c:	4b64      	ldr	r3, [pc, #400]	@ (8000bc0 <process_uart+0x2ac>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	f000 813e 	beq.w	8000cb4 <process_uart+0x3a0>
 8000a38:	4b62      	ldr	r3, [pc, #392]	@ (8000bc4 <process_uart+0x2b0>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	f000 8138 	beq.w	8000cb4 <process_uart+0x3a0>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000a44:	4b62      	ldr	r3, [pc, #392]	@ (8000bd0 <process_uart+0x2bc>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000a4a:	4b62      	ldr	r3, [pc, #392]	@ (8000bd4 <process_uart+0x2c0>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
        }
        return;
 8000a50:	e130      	b.n	8000cb4 <process_uart+0x3a0>
    }

    /* KOMENDA: z1xxCWP → ustawienie temperatury strefy 1
     * PRZYKŁAD: z125CWP
     */
    if (!strncmp((char*)cmd, "z1", 2))
 8000a52:	2202      	movs	r2, #2
 8000a54:	4967      	ldr	r1, [pc, #412]	@ (8000bf4 <process_uart+0x2e0>)
 8000a56:	4857      	ldr	r0, [pc, #348]	@ (8000bb4 <process_uart+0x2a0>)
 8000a58:	f006 ff46 	bl	80078e8 <strncmp>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d10c      	bne.n	8000a7c <process_uart+0x168>
    {
        int temp = atoi((char*)&cmd[2]);
 8000a62:	4865      	ldr	r0, [pc, #404]	@ (8000bf8 <process_uart+0x2e4>)
 8000a64:	f006 feb0 	bl	80077c8 <atoi>
 8000a68:	60b8      	str	r0, [r7, #8]
        set_co1 = temp*10;
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	4413      	add	r3, r2
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b61      	ldr	r3, [pc, #388]	@ (8000bfc <process_uart+0x2e8>)
 8000a78:	601a      	str	r2, [r3, #0]
        return;
 8000a7a:	e120      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 2
     * ===================================================== */

    /* KOMENDA: z2onCWP → włączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2onCWP"))
 8000a7c:	4960      	ldr	r1, [pc, #384]	@ (8000c00 <process_uart+0x2ec>)
 8000a7e:	484d      	ldr	r0, [pc, #308]	@ (8000bb4 <process_uart+0x2a0>)
 8000a80:	f7ff fbc0 	bl	8000204 <strcmp>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d103      	bne.n	8000a92 <process_uart+0x17e>
    {
        enable_zone2 = 1;
 8000a8a:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc0 <process_uart+0x2ac>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
        return;
 8000a90:	e115      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: z2offCWP → wyłączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2offCWP"))
 8000a92:	495c      	ldr	r1, [pc, #368]	@ (8000c04 <process_uart+0x2f0>)
 8000a94:	4847      	ldr	r0, [pc, #284]	@ (8000bb4 <process_uart+0x2a0>)
 8000a96:	f7ff fbb5 	bl	8000204 <strcmp>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d11b      	bne.n	8000ad8 <process_uart+0x1c4>
    {
        enable_zone2 = 0;
 8000aa0:	4b47      	ldr	r3, [pc, #284]	@ (8000bc0 <process_uart+0x2ac>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_cwu == 1) || (enable_zone3 == 1))
 8000aa6:	4b45      	ldr	r3, [pc, #276]	@ (8000bbc <process_uart+0x2a8>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	f000 8103 	beq.w	8000cb8 <process_uart+0x3a4>
 8000ab2:	4b45      	ldr	r3, [pc, #276]	@ (8000bc8 <process_uart+0x2b4>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	f000 80fd 	beq.w	8000cb8 <process_uart+0x3a4>
 8000abe:	4b41      	ldr	r3, [pc, #260]	@ (8000bc4 <process_uart+0x2b0>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	f000 80f7 	beq.w	8000cb8 <process_uart+0x3a4>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000aca:	4b41      	ldr	r3, [pc, #260]	@ (8000bd0 <process_uart+0x2bc>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <process_uart+0x2c0>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
        }

        return;
 8000ad6:	e0ef      	b.n	8000cb8 <process_uart+0x3a4>
    }

    /* KOMENDA: z2xxCWP → ustawienie temperatury strefy 2
     * PRZYKŁAD: z228CWP
     */
    if (!strncmp((char*)cmd, "z2", 2))
 8000ad8:	2202      	movs	r2, #2
 8000ada:	494b      	ldr	r1, [pc, #300]	@ (8000c08 <process_uart+0x2f4>)
 8000adc:	4835      	ldr	r0, [pc, #212]	@ (8000bb4 <process_uart+0x2a0>)
 8000ade:	f006 ff03 	bl	80078e8 <strncmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10c      	bne.n	8000b02 <process_uart+0x1ee>
    {
        int temp = atoi((char*)&cmd[2]);
 8000ae8:	4843      	ldr	r0, [pc, #268]	@ (8000bf8 <process_uart+0x2e4>)
 8000aea:	f006 fe6d 	bl	80077c8 <atoi>
 8000aee:	60f8      	str	r0, [r7, #12]
        set_co2 = temp*10;
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	4613      	mov	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	4413      	add	r3, r2
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	461a      	mov	r2, r3
 8000afc:	4b43      	ldr	r3, [pc, #268]	@ (8000c0c <process_uart+0x2f8>)
 8000afe:	601a      	str	r2, [r3, #0]
        return;
 8000b00:	e0dd      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 3
     * ===================================================== */

    /* KOMENDA: z3onCWP → włączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3onCWP"))
 8000b02:	4943      	ldr	r1, [pc, #268]	@ (8000c10 <process_uart+0x2fc>)
 8000b04:	482b      	ldr	r0, [pc, #172]	@ (8000bb4 <process_uart+0x2a0>)
 8000b06:	f7ff fb7d 	bl	8000204 <strcmp>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d103      	bne.n	8000b18 <process_uart+0x204>
    {
        enable_zone3 = 1;
 8000b10:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <process_uart+0x2b0>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
        return;
 8000b16:	e0d2      	b.n	8000cbe <process_uart+0x3aa>
    }
    /* KOMENDA: z3offCWP → wyłączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3offCWP"))
 8000b18:	493e      	ldr	r1, [pc, #248]	@ (8000c14 <process_uart+0x300>)
 8000b1a:	4826      	ldr	r0, [pc, #152]	@ (8000bb4 <process_uart+0x2a0>)
 8000b1c:	f7ff fb72 	bl	8000204 <strcmp>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d11b      	bne.n	8000b5e <process_uart+0x24a>
    {
        enable_zone3 = 0;
 8000b26:	4b27      	ldr	r3, [pc, #156]	@ (8000bc4 <process_uart+0x2b0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_cwu == 1))
 8000b2c:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <process_uart+0x2a8>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	f000 80c2 	beq.w	8000cbc <process_uart+0x3a8>
 8000b38:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <process_uart+0x2ac>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	f000 80bc 	beq.w	8000cbc <process_uart+0x3a8>
 8000b44:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <process_uart+0x2b4>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	f000 80b6 	beq.w	8000cbc <process_uart+0x3a8>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000b50:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd0 <process_uart+0x2bc>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000b56:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <process_uart+0x2c0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
        }

        return;
 8000b5c:	e0ae      	b.n	8000cbc <process_uart+0x3a8>
    }
    /* KOMENDA: z3xxCWP → ustawienie temperatury strefy 3
     * PRZYKŁAD: z320CWP
     */
    if (!strncmp((char*)cmd, "z3", 2))
 8000b5e:	2202      	movs	r2, #2
 8000b60:	492d      	ldr	r1, [pc, #180]	@ (8000c18 <process_uart+0x304>)
 8000b62:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <process_uart+0x2a0>)
 8000b64:	f006 fec0 	bl	80078e8 <strncmp>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d10c      	bne.n	8000b88 <process_uart+0x274>
    {
        int temp = atoi((char*)&cmd[2]);
 8000b6e:	4822      	ldr	r0, [pc, #136]	@ (8000bf8 <process_uart+0x2e4>)
 8000b70:	f006 fe2a 	bl	80077c8 <atoi>
 8000b74:	6138      	str	r0, [r7, #16]
        set_co3 = temp*10;
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	4413      	add	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b26      	ldr	r3, [pc, #152]	@ (8000c1c <process_uart+0x308>)
 8000b84:	601a      	str	r2, [r3, #0]
        return;
 8000b86:	e09a      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY CYRKULACJA
     * ===================================================== */

    /* KOMENDA: conCWP → włączenie cyrkulacji */
    if (!strcmp((char*)cmd, "conCWP"))
 8000b88:	4925      	ldr	r1, [pc, #148]	@ (8000c20 <process_uart+0x30c>)
 8000b8a:	480a      	ldr	r0, [pc, #40]	@ (8000bb4 <process_uart+0x2a0>)
 8000b8c:	f7ff fb3a 	bl	8000204 <strcmp>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d103      	bne.n	8000b9e <process_uart+0x28a>
    {
        enable_circulation = 1;
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <process_uart+0x2b8>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	701a      	strb	r2, [r3, #0]
        return;
 8000b9c:	e08f      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: coffCWP → wyłączenie cyrkulacji */
    if (!strcmp((char*)cmd, "coffCWP"))
 8000b9e:	4921      	ldr	r1, [pc, #132]	@ (8000c24 <process_uart+0x310>)
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <process_uart+0x2a0>)
 8000ba2:	f7ff fb2f 	bl	8000204 <strcmp>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13d      	bne.n	8000c28 <process_uart+0x314>
    {
        enable_circulation = 0;
 8000bac:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <process_uart+0x2b8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
        return;
 8000bb2:	e084      	b.n	8000cbe <process_uart+0x3aa>
 8000bb4:	2000073c 	.word	0x2000073c
 8000bb8:	08007978 	.word	0x08007978
 8000bbc:	20000554 	.word	0x20000554
 8000bc0:	20000555 	.word	0x20000555
 8000bc4:	20000556 	.word	0x20000556
 8000bc8:	20000557 	.word	0x20000557
 8000bcc:	20000000 	.word	0x20000000
 8000bd0:	2000055b 	.word	0x2000055b
 8000bd4:	2000055c 	.word	0x2000055c
 8000bd8:	08007984 	.word	0x08007984
 8000bdc:	08007990 	.word	0x08007990
 8000be0:	0800799c 	.word	0x0800799c
 8000be4:	2000073f 	.word	0x2000073f
 8000be8:	2000001c 	.word	0x2000001c
 8000bec:	080079a0 	.word	0x080079a0
 8000bf0:	080079a8 	.word	0x080079a8
 8000bf4:	080079b4 	.word	0x080079b4
 8000bf8:	2000073e 	.word	0x2000073e
 8000bfc:	20000004 	.word	0x20000004
 8000c00:	080079b8 	.word	0x080079b8
 8000c04:	080079c0 	.word	0x080079c0
 8000c08:	080079cc 	.word	0x080079cc
 8000c0c:	2000000c 	.word	0x2000000c
 8000c10:	080079d0 	.word	0x080079d0
 8000c14:	080079d8 	.word	0x080079d8
 8000c18:	080079e4 	.word	0x080079e4
 8000c1c:	20000014 	.word	0x20000014
 8000c20:	080079e8 	.word	0x080079e8
 8000c24:	080079f0 	.word	0x080079f0
    /* =====================================================
     * KOMENDY TERMOSTAT POKOJOWY
     * ===================================================== */

    /* KOMENDA: tonCWP → włączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1onCWP"))
 8000c28:	4926      	ldr	r1, [pc, #152]	@ (8000cc4 <process_uart+0x3b0>)
 8000c2a:	4827      	ldr	r0, [pc, #156]	@ (8000cc8 <process_uart+0x3b4>)
 8000c2c:	f7ff faea 	bl	8000204 <strcmp>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d103      	bne.n	8000c3e <process_uart+0x32a>
    {
    	enable_room_thermostat_z1 = 1;
 8000c36:	4b25      	ldr	r3, [pc, #148]	@ (8000ccc <process_uart+0x3b8>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
        return;
 8000c3c:	e03f      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1offCWP"))
 8000c3e:	4924      	ldr	r1, [pc, #144]	@ (8000cd0 <process_uart+0x3bc>)
 8000c40:	4821      	ldr	r0, [pc, #132]	@ (8000cc8 <process_uart+0x3b4>)
 8000c42:	f7ff fadf 	bl	8000204 <strcmp>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d103      	bne.n	8000c54 <process_uart+0x340>
    {
        enable_room_thermostat_z1 = 0;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <process_uart+0x3b8>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
        return;
 8000c52:	e034      	b.n	8000cbe <process_uart+0x3aa>
    }

    if (!strcmp((char*)cmd, "t2onCWP"))
 8000c54:	491f      	ldr	r1, [pc, #124]	@ (8000cd4 <process_uart+0x3c0>)
 8000c56:	481c      	ldr	r0, [pc, #112]	@ (8000cc8 <process_uart+0x3b4>)
 8000c58:	f7ff fad4 	bl	8000204 <strcmp>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d103      	bne.n	8000c6a <process_uart+0x356>
    {
    	enable_room_thermostat_z2 = 1;
 8000c62:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <process_uart+0x3c4>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
        return;
 8000c68:	e029      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t2offCWP"))
 8000c6a:	491c      	ldr	r1, [pc, #112]	@ (8000cdc <process_uart+0x3c8>)
 8000c6c:	4816      	ldr	r0, [pc, #88]	@ (8000cc8 <process_uart+0x3b4>)
 8000c6e:	f7ff fac9 	bl	8000204 <strcmp>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d103      	bne.n	8000c80 <process_uart+0x36c>
    {
        enable_room_thermostat_z2 = 0;
 8000c78:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <process_uart+0x3c4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
        return;
 8000c7e:	e01e      	b.n	8000cbe <process_uart+0x3aa>
    }

    if (!strcmp((char*)cmd, "t3onCWP"))
 8000c80:	4917      	ldr	r1, [pc, #92]	@ (8000ce0 <process_uart+0x3cc>)
 8000c82:	4811      	ldr	r0, [pc, #68]	@ (8000cc8 <process_uart+0x3b4>)
 8000c84:	f7ff fabe 	bl	8000204 <strcmp>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d103      	bne.n	8000c96 <process_uart+0x382>
    {
    	enable_room_thermostat_z3 = 1;
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <process_uart+0x3d0>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
        return;
 8000c94:	e013      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t3offCWP"))
 8000c96:	4914      	ldr	r1, [pc, #80]	@ (8000ce8 <process_uart+0x3d4>)
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <process_uart+0x3b4>)
 8000c9a:	f7ff fab3 	bl	8000204 <strcmp>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d10c      	bne.n	8000cbe <process_uart+0x3aa>
    {
        enable_room_thermostat_z3 = 0;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <process_uart+0x3d0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
        return;
 8000caa:	e008      	b.n	8000cbe <process_uart+0x3aa>
    if (!len) return;
 8000cac:	bf00      	nop
 8000cae:	e006      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb0:	bf00      	nop
 8000cb2:	e004      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb4:	bf00      	nop
 8000cb6:	e002      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb8:	bf00      	nop
 8000cba:	e000      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cbc:	bf00      	nop
    }
}
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	080079f8 	.word	0x080079f8
 8000cc8:	2000073c 	.word	0x2000073c
 8000ccc:	20000558 	.word	0x20000558
 8000cd0:	08007a00 	.word	0x08007a00
 8000cd4:	08007a0c 	.word	0x08007a0c
 8000cd8:	20000559 	.word	0x20000559
 8000cdc:	08007a14 	.word	0x08007a14
 8000ce0:	08007a20 	.word	0x08007a20
 8000ce4:	2000055a 	.word	0x2000055a
 8000ce8:	08007a28 	.word	0x08007a28

08000cec <process_timers>:
 *                TIMERY SEKUNDOWE
 * ========================================================= */
static uint32_t last_sec = 0;

static void process_timers(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
    if ((sys_ms - last_sec) >= 1000)
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <process_timers+0x38>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <process_timers+0x3c>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cfe:	d30c      	bcc.n	8000d1a <process_timers+0x2e>
    {
        last_sec = sys_ms;
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <process_timers+0x38>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a08      	ldr	r2, [pc, #32]	@ (8000d28 <process_timers+0x3c>)
 8000d06:	6013      	str	r3, [r2, #0]

        if (boiler_cooldown_active)
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <process_timers+0x40>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d004      	beq.n	8000d1a <process_timers+0x2e>
            boiler_cooldown_timer++;
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <process_timers+0x44>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	3301      	adds	r3, #1
 8000d16:	4a06      	ldr	r2, [pc, #24]	@ (8000d30 <process_timers+0x44>)
 8000d18:	6013      	str	r3, [r2, #0]
    }
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	20000798 	.word	0x20000798
 8000d28:	20000730 	.word	0x20000730
 8000d2c:	2000055b 	.word	0x2000055b
 8000d30:	2000055c 	.word	0x2000055c

08000d34 <nrf_fsm>:

static nrf_state_t nrf_state = NRF_IDLE;
static uint32_t nrf_ts = 0;

static void nrf_fsm(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
    switch (nrf_state)
 8000d38:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <nrf_fsm+0x88>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d029      	beq.n	8000d94 <nrf_fsm+0x60>
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	dc39      	bgt.n	8000db8 <nrf_fsm+0x84>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d002      	beq.n	8000d4e <nrf_fsm+0x1a>
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d012      	beq.n	8000d72 <nrf_fsm+0x3e>
                nrf24l01p_switch_tx_to_rx();
                nrf_state = NRF_IDLE;
            }
            break;
    }
}
 8000d4c:	e034      	b.n	8000db8 <nrf_fsm+0x84>
            if (rf_flag)
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <nrf_fsm+0x8c>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d02a      	beq.n	8000dae <nrf_fsm+0x7a>
                rf_flag = 0;
 8000d58:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <nrf_fsm+0x8c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
                nrf24l01p_switch_rx_to_tx();
 8000d5e:	f001 f89b 	bl	8001e98 <nrf24l01p_switch_rx_to_tx>
                nrf_ts = sys_ms;
 8000d62:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d68:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_BEFORE_TX;
 8000d6a:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <nrf_fsm+0x88>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
            break;
 8000d70:	e01d      	b.n	8000dae <nrf_fsm+0x7a>
            if ((sys_ms - nrf_ts) >= 1)
 8000d72:	4b14      	ldr	r3, [pc, #80]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	4b14      	ldr	r3, [pc, #80]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d019      	beq.n	8000db2 <nrf_fsm+0x7e>
                nrf24l01p_tx_transmit(tx_data);
 8000d7e:	4813      	ldr	r0, [pc, #76]	@ (8000dcc <nrf_fsm+0x98>)
 8000d80:	f001 f83a 	bl	8001df8 <nrf24l01p_tx_transmit>
                nrf_ts = sys_ms;
 8000d84:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d8a:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_AFTER_TX;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <nrf_fsm+0x88>)
 8000d8e:	2202      	movs	r2, #2
 8000d90:	701a      	strb	r2, [r3, #0]
            break;
 8000d92:	e00e      	b.n	8000db2 <nrf_fsm+0x7e>
            if ((sys_ms - nrf_ts) >= 50)
 8000d94:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b31      	cmp	r3, #49	@ 0x31
 8000da0:	d909      	bls.n	8000db6 <nrf_fsm+0x82>
                nrf24l01p_switch_tx_to_rx();
 8000da2:	f001 f88c 	bl	8001ebe <nrf24l01p_switch_tx_to_rx>
                nrf_state = NRF_IDLE;
 8000da6:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <nrf_fsm+0x88>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
            break;
 8000dac:	e003      	b.n	8000db6 <nrf_fsm+0x82>
            break;
 8000dae:	bf00      	nop
 8000db0:	e002      	b.n	8000db8 <nrf_fsm+0x84>
            break;
 8000db2:	bf00      	nop
 8000db4:	e000      	b.n	8000db8 <nrf_fsm+0x84>
            break;
 8000db6:	bf00      	nop
}
 8000db8:	bf00      	nop
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000734 	.word	0x20000734
 8000dc0:	2000079e 	.word	0x2000079e
 8000dc4:	20000798 	.word	0x20000798
 8000dc8:	20000738 	.word	0x20000738
 8000dcc:	20000578 	.word	0x20000578

08000dd0 <cycle>:

/* =========================================================
 *                CYCLE
 * ========================================================= */
void cycle(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
    process_adc();
 8000dd4:	f7ff fd76 	bl	80008c4 <process_adc>
    process_uart();
 8000dd8:	f7ff fd9c 	bl	8000914 <process_uart>
    process_timers();
 8000ddc:	f7ff ff86 	bl	8000cec <process_timers>

    heat();        /* cała logika grzania */
 8000de0:	f000 fb9e 	bl	8001520 <heat>

    nrf_fsm();     /* NRF bez HAL_Delay */
 8000de4:	f7ff ffa6 	bl	8000d34 <nrf_fsm>

    if (uart_tx_flag)
 8000de8:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <cycle+0x64>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d004      	beq.n	8000dfa <cycle+0x2a>
    {
        SendTemperatureNextion();
 8000df0:	f000 fdde 	bl	80019b0 <SendTemperatureNextion>
        uart_tx_flag = 0;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <cycle+0x64>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
    }

    if (nrf_rx_flag)
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <cycle+0x68>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d015      	beq.n	8000e2e <cycle+0x5e>
    {
        nrf24l01p_rx_receive(rx_data);
 8000e02:	480e      	ldr	r0, [pc, #56]	@ (8000e3c <cycle+0x6c>)
 8000e04:	f001 f824 	bl	8001e50 <nrf24l01p_rx_receive>
        if (rx_data[0] == 7 && rx_data[1] == 7)
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <cycle+0x6c>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b07      	cmp	r3, #7
 8000e0e:	d103      	bne.n	8000e18 <cycle+0x48>
 8000e10:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <cycle+0x6c>)
 8000e12:	785b      	ldrb	r3, [r3, #1]
 8000e14:	2b07      	cmp	r3, #7
 8000e16:	d007      	beq.n	8000e28 <cycle+0x58>
        {

        }
        else {
            t_room1 = rx_data[0];
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <cycle+0x6c>)
 8000e1a:	781a      	ldrb	r2, [r3, #0]
 8000e1c:	4b08      	ldr	r3, [pc, #32]	@ (8000e40 <cycle+0x70>)
 8000e1e:	701a      	strb	r2, [r3, #0]
            t_set1 = rx_data[2];
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <cycle+0x6c>)
 8000e22:	789a      	ldrb	r2, [r3, #2]
 8000e24:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <cycle+0x74>)
 8000e26:	701a      	strb	r2, [r3, #0]
		}

        nrf_rx_flag = 0;
 8000e28:	4b03      	ldr	r3, [pc, #12]	@ (8000e38 <cycle+0x68>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
    }
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	2000079c 	.word	0x2000079c
 8000e38:	2000079d 	.word	0x2000079d
 8000e3c:	20000580 	.word	0x20000580
 8000e40:	20000570 	.word	0x20000570
 8000e44:	20000573 	.word	0x20000573

08000e48 <delay_us_init>:
#include "delay_us.h"

static uint32_t cycles_per_us;

void delay_us_init(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
    /* Włącz dostęp do DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <delay_us_init+0x3c>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	4a0c      	ldr	r2, [pc, #48]	@ (8000e84 <delay_us_init+0x3c>)
 8000e52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e56:	60d3      	str	r3, [r2, #12]

    /* Reset licznika cykli */
    DWT->CYCCNT = 0;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <delay_us_init+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	605a      	str	r2, [r3, #4]

    /* Włącz licznik CYCCNT */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <delay_us_init+0x40>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a09      	ldr	r2, [pc, #36]	@ (8000e88 <delay_us_init+0x40>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6013      	str	r3, [r2, #0]

    /* 100 MHz -> 100 cykli na 1 µs */
    cycles_per_us = SystemCoreClock / 1000000UL;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <delay_us_init+0x44>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a08      	ldr	r2, [pc, #32]	@ (8000e90 <delay_us_init+0x48>)
 8000e70:	fba2 2303 	umull	r2, r3, r2, r3
 8000e74:	0c9b      	lsrs	r3, r3, #18
 8000e76:	4a07      	ldr	r2, [pc, #28]	@ (8000e94 <delay_us_init+0x4c>)
 8000e78:	6013      	str	r3, [r2, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000edf0 	.word	0xe000edf0
 8000e88:	e0001000 	.word	0xe0001000
 8000e8c:	20000030 	.word	0x20000030
 8000e90:	431bde83 	.word	0x431bde83
 8000e94:	2000075c 	.word	0x2000075c

08000e98 <delay_us>:

void delay_us(uint32_t us)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <delay_us+0x3c>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * cycles_per_us;
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <delay_us+0x40>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	fb02 f303 	mul.w	r3, r2, r3
 8000eb0:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks)
 8000eb2:	e000      	b.n	8000eb6 <delay_us+0x1e>
    {
        __NOP();
 8000eb4:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 8000eb6:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <delay_us+0x3c>)
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d8f7      	bhi.n	8000eb4 <delay_us+0x1c>
    }
}
 8000ec4:	bf00      	nop
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e0001000 	.word	0xe0001000
 8000ed8:	2000075c 	.word	0x2000075c

08000edc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000eec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	2038      	movs	r0, #56	@ 0x38
 8000f04:	f002 fdc5 	bl	8003a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f08:	2038      	movs	r0, #56	@ 0x38
 8000f0a:	f002 fdde 	bl	8003aca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	203a      	movs	r0, #58	@ 0x3a
 8000f14:	f002 fdbd 	bl	8003a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f18:	203a      	movs	r0, #58	@ 0x3a
 8000f1a:	f002 fdd6 	bl	8003aca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2046      	movs	r0, #70	@ 0x46
 8000f24:	f002 fdb5 	bl	8003a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000f28:	2046      	movs	r0, #70	@ 0x46
 8000f2a:	f002 fdce 	bl	8003aca <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023800 	.word	0x40023800

08000f3c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 030c 	add.w	r3, r7, #12
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b49      	ldr	r3, [pc, #292]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a48      	ldr	r2, [pc, #288]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b46      	ldr	r3, [pc, #280]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	4b42      	ldr	r3, [pc, #264]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a41      	ldr	r2, [pc, #260]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	603b      	str	r3, [r7, #0]
 8000f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b38      	ldr	r3, [pc, #224]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2101      	movs	r1, #1
 8000faa:	4835      	ldr	r0, [pc, #212]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fac:	f003 fb26 	bl	80045fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb6:	4832      	ldr	r0, [pc, #200]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fb8:	f003 fb20 	bl	80045fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc2:	4830      	ldr	r0, [pc, #192]	@ (8001084 <MX_GPIO_Init+0x148>)
 8000fc4:	f003 fb1a 	bl	80045fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000fce:	482e      	ldr	r0, [pc, #184]	@ (8001088 <MX_GPIO_Init+0x14c>)
 8000fd0:	f003 fb14 	bl	80045fc <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000fe4:	f107 030c 	add.w	r3, r7, #12
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4825      	ldr	r0, [pc, #148]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fec:	f003 f98a 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000ff0:	2380      	movs	r3, #128	@ 0x80
 8000ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	4619      	mov	r1, r3
 8001004:	481e      	ldr	r0, [pc, #120]	@ (8001080 <MX_GPIO_Init+0x144>)
 8001006:	f003 f97d 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 800100a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800100e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001018:	2303      	movs	r3, #3
 800101a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4619      	mov	r1, r3
 8001022:	4817      	ldr	r0, [pc, #92]	@ (8001080 <MX_GPIO_Init+0x144>)
 8001024:	f003 f96e 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_Pin */
  GPIO_InitStruct.Pin = CE_Pin;
 8001028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800102c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	4619      	mov	r1, r3
 8001040:	4810      	ldr	r0, [pc, #64]	@ (8001084 <MX_GPIO_Init+0x148>)
 8001042:	f003 f95f 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT6_Pin OUT5_Pin OUT4_Pin OUT3_Pin
                           OUT1_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8001046:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 800104a:	60fb      	str	r3, [r7, #12]
                          |OUT1_Pin|OUT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	4619      	mov	r1, r3
 800105e:	480a      	ldr	r0, [pc, #40]	@ (8001088 <MX_GPIO_Init+0x14c>)
 8001060:	f003 f950 	bl	8004304 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	2017      	movs	r0, #23
 800106a:	f002 fd12 	bl	8003a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800106e:	2017      	movs	r0, #23
 8001070:	f002 fd2b 	bl	8003aca <HAL_NVIC_EnableIRQ>

}
 8001074:	bf00      	nop
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40023800 	.word	0x40023800
 8001080:	40020800 	.word	0x40020800
 8001084:	40020000 	.word	0x40020000
 8001088:	40020400 	.word	0x40020400

0800108c <room_thermostat_allows>:

/* =========================================================
 *                TERMOSTAT – LOGIKA
 * ========================================================= */
static uint8_t room_thermostat_allows(uint8_t zone)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
    static uint8_t allow[4] = {1,1,1,1};
    uint8_t t_room, t_set, enable;

    if (zone == 1) {
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d109      	bne.n	80010b0 <room_thermostat_allows+0x24>
        t_room = t_room1; t_set = t_set1; enable = enable_room_thermostat_z1;
 800109c:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <room_thermostat_allows+0xa8>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <room_thermostat_allows+0xac>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	73bb      	strb	r3, [r7, #14]
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <room_thermostat_allows+0xb0>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	737b      	strb	r3, [r7, #13]
 80010ae:	e015      	b.n	80010dc <room_thermostat_allows+0x50>
    } else if (zone == 2) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d109      	bne.n	80010ca <room_thermostat_allows+0x3e>
        t_room = t_room2; t_set = t_set2; enable = enable_room_thermostat_z2;
 80010b6:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <room_thermostat_allows+0xb4>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <room_thermostat_allows+0xb8>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	73bb      	strb	r3, [r7, #14]
 80010c2:	4b21      	ldr	r3, [pc, #132]	@ (8001148 <room_thermostat_allows+0xbc>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	737b      	strb	r3, [r7, #13]
 80010c8:	e008      	b.n	80010dc <room_thermostat_allows+0x50>
    } else {
        t_room = t_room3; t_set = t_set3; enable = enable_room_thermostat_z3;
 80010ca:	4b20      	ldr	r3, [pc, #128]	@ (800114c <room_thermostat_allows+0xc0>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <room_thermostat_allows+0xc4>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	73bb      	strb	r3, [r7, #14]
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <room_thermostat_allows+0xc8>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	737b      	strb	r3, [r7, #13]
    }

    if (!enable || t_set == 0)
 80010dc:	7b7b      	ldrb	r3, [r7, #13]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <room_thermostat_allows+0x5c>
 80010e2:	7bbb      	ldrb	r3, [r7, #14]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <room_thermostat_allows+0x60>
        return 1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e01d      	b.n	8001128 <room_thermostat_allows+0x9c>

    if (allow[zone] && t_room >= t_set)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001158 <room_thermostat_allows+0xcc>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d008      	beq.n	8001108 <room_thermostat_allows+0x7c>
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d304      	bcc.n	8001108 <room_thermostat_allows+0x7c>
        allow[zone] = 0;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4a15      	ldr	r2, [pc, #84]	@ (8001158 <room_thermostat_allows+0xcc>)
 8001102:	2100      	movs	r1, #0
 8001104:	54d1      	strb	r1, [r2, r3]
 8001106:	e00c      	b.n	8001122 <room_thermostat_allows+0x96>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <room_thermostat_allows+0xcc>)
 800110c:	5cd3      	ldrb	r3, [r2, r3]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d107      	bne.n	8001122 <room_thermostat_allows+0x96>
 8001112:	7bba      	ldrb	r2, [r7, #14]
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	429a      	cmp	r2, r3
 8001118:	d903      	bls.n	8001122 <room_thermostat_allows+0x96>
        allow[zone] = 1;
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <room_thermostat_allows+0xcc>)
 800111e:	2101      	movs	r1, #1
 8001120:	54d1      	strb	r1, [r2, r3]

    return allow[zone];
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	4a0c      	ldr	r2, [pc, #48]	@ (8001158 <room_thermostat_allows+0xcc>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
}
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	20000570 	.word	0x20000570
 8001138:	20000573 	.word	0x20000573
 800113c:	20000558 	.word	0x20000558
 8001140:	20000571 	.word	0x20000571
 8001144:	20000574 	.word	0x20000574
 8001148:	20000559 	.word	0x20000559
 800114c:	20000572 	.word	0x20000572
 8001150:	20000575 	.word	0x20000575
 8001154:	2000055a 	.word	0x2000055a
 8001158:	2000002c 	.word	0x2000002c

0800115c <start_zone_cooldown>:

/* =========================================================
 *                START COOLDOWNU
 * ========================================================= */
static void start_zone_cooldown(uint8_t zone)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
    if (zone < 1 || zone > 3) return;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00c      	beq.n	8001186 <start_zone_cooldown+0x2a>
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b03      	cmp	r3, #3
 8001170:	d809      	bhi.n	8001186 <start_zone_cooldown+0x2a>

    zone_cooldown_active[zone] = 1;
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4a07      	ldr	r2, [pc, #28]	@ (8001194 <start_zone_cooldown+0x38>)
 8001176:	2101      	movs	r1, #1
 8001178:	54d1      	strb	r1, [r2, r3]
    zone_cooldown_timer[zone]  = 0;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a06      	ldr	r2, [pc, #24]	@ (8001198 <start_zone_cooldown+0x3c>)
 800117e:	2100      	movs	r1, #0
 8001180:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001184:	e000      	b.n	8001188 <start_zone_cooldown+0x2c>
    if (zone < 1 || zone > 3) return;
 8001186:	bf00      	nop
}
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	20000764 	.word	0x20000764
 8001198:	20000768 	.word	0x20000768

0800119c <logic_cwu>:

/* =========================================================
 *                CWU
 * ========================================================= */
static void logic_cwu(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    if (!enable_cwu)
 80011a0:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <logic_cwu+0x64>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <logic_cwu+0x1c>
    {
        heating_cwu = 0;
 80011aa:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <logic_cwu+0x68>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
        relay3(0);
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 fed1 	bl	8001f58 <relay3>
        return;
 80011b6:	e022      	b.n	80011fe <logic_cwu+0x62>
    }

    if (!heating_cwu && temperature[1] <= (set_cwu - hyst_cwu))
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <logic_cwu+0x68>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10c      	bne.n	80011da <logic_cwu+0x3e>
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <logic_cwu+0x6c>)
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <logic_cwu+0x70>)
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <logic_cwu+0x74>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	1acb      	subs	r3, r1, r3
 80011ce:	429a      	cmp	r2, r3
 80011d0:	dc03      	bgt.n	80011da <logic_cwu+0x3e>
        heating_cwu = 1;
 80011d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <logic_cwu+0x68>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e00c      	b.n	80011f4 <logic_cwu+0x58>
    else if (heating_cwu && temperature[1] >= set_cwu)
 80011da:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <logic_cwu+0x68>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d008      	beq.n	80011f4 <logic_cwu+0x58>
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <logic_cwu+0x6c>)
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	4b09      	ldr	r3, [pc, #36]	@ (800120c <logic_cwu+0x70>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	db02      	blt.n	80011f4 <logic_cwu+0x58>
        heating_cwu = 0;
 80011ee:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <logic_cwu+0x68>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]

    relay3(heating_cwu);
 80011f4:	4b03      	ldr	r3, [pc, #12]	@ (8001204 <logic_cwu+0x68>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 fead 	bl	8001f58 <relay3>
}
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000557 	.word	0x20000557
 8001204:	20000760 	.word	0x20000760
 8001208:	20000560 	.word	0x20000560
 800120c:	2000001c 	.word	0x2000001c
 8001210:	20000020 	.word	0x20000020

08001214 <logic_pumps>:

/* =========================================================
 *                POMPY + COOLDOWN
 * ========================================================= */
static void logic_pumps(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
    if (heating_cwu)
 8001218:	4b3a      	ldr	r3, [pc, #232]	@ (8001304 <logic_pumps+0xf0>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d009      	beq.n	8001234 <logic_pumps+0x20>
    {
        relay2(0);
 8001220:	2000      	movs	r0, #0
 8001222:	f000 fe7d 	bl	8001f20 <relay2>
        relay4(0);
 8001226:	2000      	movs	r0, #0
 8001228:	f000 feb0 	bl	8001f8c <relay4>
        relay5(0);
 800122c:	2000      	movs	r0, #0
 800122e:	f000 fec7 	bl	8001fc0 <relay5>
        return;
 8001232:	e065      	b.n	8001300 <logic_pumps+0xec>
    }

    /* --- STREFA 1 --- */
    if (zone_cooldown_active[1] &&
 8001234:	4b34      	ldr	r3, [pc, #208]	@ (8001308 <logic_pumps+0xf4>)
 8001236:	785b      	ldrb	r3, [r3, #1]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d009      	beq.n	8001250 <logic_pumps+0x3c>
        zone_cooldown_timer[1] >= BOILER_COOLDOWN_TIME)
 800123c:	4b33      	ldr	r3, [pc, #204]	@ (800130c <logic_pumps+0xf8>)
 800123e:	685b      	ldr	r3, [r3, #4]
    if (zone_cooldown_active[1] &&
 8001240:	2b3b      	cmp	r3, #59	@ 0x3b
 8001242:	d905      	bls.n	8001250 <logic_pumps+0x3c>
    {
        zone_cooldown_active[1] = 0;
 8001244:	4b30      	ldr	r3, [pc, #192]	@ (8001308 <logic_pumps+0xf4>)
 8001246:	2200      	movs	r2, #0
 8001248:	705a      	strb	r2, [r3, #1]
        zone_cooldown_timer[1]  = 0;
 800124a:	4b30      	ldr	r3, [pc, #192]	@ (800130c <logic_pumps+0xf8>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
    }

    relay2(
        (enable_zone1 && boiler_mode == BOILER_CO1) ||
 8001250:	4b2f      	ldr	r3, [pc, #188]	@ (8001310 <logic_pumps+0xfc>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <logic_pumps+0x4e>
 800125a:	4b2e      	ldr	r3, [pc, #184]	@ (8001314 <logic_pumps+0x100>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d003      	beq.n	800126a <logic_pumps+0x56>
        zone_cooldown_active[1]
 8001262:	4b29      	ldr	r3, [pc, #164]	@ (8001308 <logic_pumps+0xf4>)
 8001264:	785b      	ldrb	r3, [r3, #1]
        (enable_zone1 && boiler_mode == BOILER_CO1) ||
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <logic_pumps+0x5a>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <logic_pumps+0x5c>
 800126e:	2300      	movs	r3, #0
    relay2(
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fe54 	bl	8001f20 <relay2>
    );

    /* --- STREFA 2 --- */
    if (zone_cooldown_active[2] &&
 8001278:	4b23      	ldr	r3, [pc, #140]	@ (8001308 <logic_pumps+0xf4>)
 800127a:	789b      	ldrb	r3, [r3, #2]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d009      	beq.n	8001294 <logic_pumps+0x80>
        zone_cooldown_timer[2] >= BOILER_COOLDOWN_TIME)
 8001280:	4b22      	ldr	r3, [pc, #136]	@ (800130c <logic_pumps+0xf8>)
 8001282:	689b      	ldr	r3, [r3, #8]
    if (zone_cooldown_active[2] &&
 8001284:	2b3b      	cmp	r3, #59	@ 0x3b
 8001286:	d905      	bls.n	8001294 <logic_pumps+0x80>
    {
        zone_cooldown_active[2] = 0;
 8001288:	4b1f      	ldr	r3, [pc, #124]	@ (8001308 <logic_pumps+0xf4>)
 800128a:	2200      	movs	r2, #0
 800128c:	709a      	strb	r2, [r3, #2]
        zone_cooldown_timer[2]  = 0;
 800128e:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <logic_pumps+0xf8>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
    }

    relay4(
        (enable_zone2 && boiler_mode == BOILER_CO2) ||
 8001294:	4b20      	ldr	r3, [pc, #128]	@ (8001318 <logic_pumps+0x104>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <logic_pumps+0x92>
 800129e:	4b1d      	ldr	r3, [pc, #116]	@ (8001314 <logic_pumps+0x100>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	d003      	beq.n	80012ae <logic_pumps+0x9a>
        zone_cooldown_active[2]
 80012a6:	4b18      	ldr	r3, [pc, #96]	@ (8001308 <logic_pumps+0xf4>)
 80012a8:	789b      	ldrb	r3, [r3, #2]
        (enable_zone2 && boiler_mode == BOILER_CO2) ||
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <logic_pumps+0x9e>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <logic_pumps+0xa0>
 80012b2:	2300      	movs	r3, #0
    relay4(
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fe68 	bl	8001f8c <relay4>
    );

    /* --- STREFA 3 --- */
    if (zone_cooldown_active[3] &&
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <logic_pumps+0xf4>)
 80012be:	78db      	ldrb	r3, [r3, #3]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d009      	beq.n	80012d8 <logic_pumps+0xc4>
        zone_cooldown_timer[3] >= BOILER_COOLDOWN_TIME)
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <logic_pumps+0xf8>)
 80012c6:	68db      	ldr	r3, [r3, #12]
    if (zone_cooldown_active[3] &&
 80012c8:	2b3b      	cmp	r3, #59	@ 0x3b
 80012ca:	d905      	bls.n	80012d8 <logic_pumps+0xc4>
    {
        zone_cooldown_active[3] = 0;
 80012cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <logic_pumps+0xf4>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	70da      	strb	r2, [r3, #3]
        zone_cooldown_timer[3]  = 0;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <logic_pumps+0xf8>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
    }

    relay5(
        (enable_zone3 && boiler_mode == BOILER_CO3) ||
 80012d8:	4b10      	ldr	r3, [pc, #64]	@ (800131c <logic_pumps+0x108>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <logic_pumps+0xd6>
 80012e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <logic_pumps+0x100>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	d003      	beq.n	80012f2 <logic_pumps+0xde>
        zone_cooldown_active[3]
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <logic_pumps+0xf4>)
 80012ec:	78db      	ldrb	r3, [r3, #3]
        (enable_zone3 && boiler_mode == BOILER_CO3) ||
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <logic_pumps+0xe2>
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <logic_pumps+0xe4>
 80012f6:	2300      	movs	r3, #0
    relay5(
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 fe60 	bl	8001fc0 <relay5>
    );
}
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000760 	.word	0x20000760
 8001308:	20000764 	.word	0x20000764
 800130c:	20000768 	.word	0x20000768
 8001310:	20000554 	.word	0x20000554
 8001314:	20000762 	.word	0x20000762
 8001318:	20000555 	.word	0x20000555
 800131c:	20000556 	.word	0x20000556

08001320 <logic_boiler>:

/* =========================================================
 *                KOCIOŁ – FSM + HISTER.
 * ========================================================= */
static void logic_boiler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
    prev_boiler_mode = boiler_mode;
 8001324:	4b6e      	ldr	r3, [pc, #440]	@ (80014e0 <logic_boiler+0x1c0>)
 8001326:	781a      	ldrb	r2, [r3, #0]
 8001328:	4b6e      	ldr	r3, [pc, #440]	@ (80014e4 <logic_boiler+0x1c4>)
 800132a:	701a      	strb	r2, [r3, #0]

    /* ===== CWU ===== */
    if (heating_cwu)
 800132c:	4b6e      	ldr	r3, [pc, #440]	@ (80014e8 <logic_boiler+0x1c8>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d026      	beq.n	8001382 <logic_boiler+0x62>
    {
        boiler_mode = BOILER_CWU;
 8001334:	4b6a      	ldr	r3, [pc, #424]	@ (80014e0 <logic_boiler+0x1c0>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= boiler_max)
 800133a:	4b6c      	ldr	r3, [pc, #432]	@ (80014ec <logic_boiler+0x1cc>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d009      	beq.n	8001356 <logic_boiler+0x36>
 8001342:	4b6b      	ldr	r3, [pc, #428]	@ (80014f0 <logic_boiler+0x1d0>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b6b      	ldr	r3, [pc, #428]	@ (80014f4 <logic_boiler+0x1d4>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	429a      	cmp	r2, r3
 800134c:	db03      	blt.n	8001356 <logic_boiler+0x36>
            boiler_on = 0;
 800134e:	4b67      	ldr	r3, [pc, #412]	@ (80014ec <logic_boiler+0x1cc>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
 8001354:	e00f      	b.n	8001376 <logic_boiler+0x56>
        else if (!boiler_on && temperature[0] <= (boiler_max - boiler_hyst))
 8001356:	4b65      	ldr	r3, [pc, #404]	@ (80014ec <logic_boiler+0x1cc>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10b      	bne.n	8001376 <logic_boiler+0x56>
 800135e:	4b64      	ldr	r3, [pc, #400]	@ (80014f0 <logic_boiler+0x1d0>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b64      	ldr	r3, [pc, #400]	@ (80014f4 <logic_boiler+0x1d4>)
 8001364:	6819      	ldr	r1, [r3, #0]
 8001366:	4b64      	ldr	r3, [pc, #400]	@ (80014f8 <logic_boiler+0x1d8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	1acb      	subs	r3, r1, r3
 800136c:	429a      	cmp	r2, r3
 800136e:	dc02      	bgt.n	8001376 <logic_boiler+0x56>
            boiler_on = 1;
 8001370:	4b5e      	ldr	r3, [pc, #376]	@ (80014ec <logic_boiler+0x1cc>)
 8001372:	2201      	movs	r2, #1
 8001374:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 8001376:	4b5d      	ldr	r3, [pc, #372]	@ (80014ec <logic_boiler+0x1cc>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fdb4 	bl	8001ee8 <relay1>
        return;
 8001380:	e0ad      	b.n	80014de <logic_boiler+0x1be>
    }

    /* ===== STREFA 1 ===== */
    if (enable_zone1 && room_thermostat_allows(1))
 8001382:	4b5e      	ldr	r3, [pc, #376]	@ (80014fc <logic_boiler+0x1dc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d02c      	beq.n	80013e6 <logic_boiler+0xc6>
 800138c:	2001      	movs	r0, #1
 800138e:	f7ff fe7d 	bl	800108c <room_thermostat_allows>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d026      	beq.n	80013e6 <logic_boiler+0xc6>
    {
        boiler_mode = BOILER_CO1;
 8001398:	4b51      	ldr	r3, [pc, #324]	@ (80014e0 <logic_boiler+0x1c0>)
 800139a:	2202      	movs	r2, #2
 800139c:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= set_co1)
 800139e:	4b53      	ldr	r3, [pc, #332]	@ (80014ec <logic_boiler+0x1cc>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d009      	beq.n	80013ba <logic_boiler+0x9a>
 80013a6:	4b52      	ldr	r3, [pc, #328]	@ (80014f0 <logic_boiler+0x1d0>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	4b55      	ldr	r3, [pc, #340]	@ (8001500 <logic_boiler+0x1e0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	db03      	blt.n	80013ba <logic_boiler+0x9a>
            boiler_on = 0;
 80013b2:	4b4e      	ldr	r3, [pc, #312]	@ (80014ec <logic_boiler+0x1cc>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
 80013b8:	e00f      	b.n	80013da <logic_boiler+0xba>
        else if (!boiler_on && temperature[0] <= (set_co1 - hyst_co1))
 80013ba:	4b4c      	ldr	r3, [pc, #304]	@ (80014ec <logic_boiler+0x1cc>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10b      	bne.n	80013da <logic_boiler+0xba>
 80013c2:	4b4b      	ldr	r3, [pc, #300]	@ (80014f0 <logic_boiler+0x1d0>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001500 <logic_boiler+0x1e0>)
 80013c8:	6819      	ldr	r1, [r3, #0]
 80013ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001504 <logic_boiler+0x1e4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	1acb      	subs	r3, r1, r3
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dc02      	bgt.n	80013da <logic_boiler+0xba>
            boiler_on = 1;
 80013d4:	4b45      	ldr	r3, [pc, #276]	@ (80014ec <logic_boiler+0x1cc>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 80013da:	4b44      	ldr	r3, [pc, #272]	@ (80014ec <logic_boiler+0x1cc>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 fd82 	bl	8001ee8 <relay1>
        return;
 80013e4:	e07b      	b.n	80014de <logic_boiler+0x1be>
    }

    /* ===== STREFA 2 ===== */
    if (enable_zone2 && room_thermostat_allows(2))
 80013e6:	4b48      	ldr	r3, [pc, #288]	@ (8001508 <logic_boiler+0x1e8>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d02c      	beq.n	800144a <logic_boiler+0x12a>
 80013f0:	2002      	movs	r0, #2
 80013f2:	f7ff fe4b 	bl	800108c <room_thermostat_allows>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d026      	beq.n	800144a <logic_boiler+0x12a>
    {
        boiler_mode = BOILER_CO2;
 80013fc:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <logic_boiler+0x1c0>)
 80013fe:	2203      	movs	r2, #3
 8001400:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= set_co2)
 8001402:	4b3a      	ldr	r3, [pc, #232]	@ (80014ec <logic_boiler+0x1cc>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d009      	beq.n	800141e <logic_boiler+0xfe>
 800140a:	4b39      	ldr	r3, [pc, #228]	@ (80014f0 <logic_boiler+0x1d0>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	4b3f      	ldr	r3, [pc, #252]	@ (800150c <logic_boiler+0x1ec>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	db03      	blt.n	800141e <logic_boiler+0xfe>
            boiler_on = 0;
 8001416:	4b35      	ldr	r3, [pc, #212]	@ (80014ec <logic_boiler+0x1cc>)
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
 800141c:	e00f      	b.n	800143e <logic_boiler+0x11e>
        else if (!boiler_on && temperature[0] <= (set_co2 - hyst_co2))
 800141e:	4b33      	ldr	r3, [pc, #204]	@ (80014ec <logic_boiler+0x1cc>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10b      	bne.n	800143e <logic_boiler+0x11e>
 8001426:	4b32      	ldr	r3, [pc, #200]	@ (80014f0 <logic_boiler+0x1d0>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	4b38      	ldr	r3, [pc, #224]	@ (800150c <logic_boiler+0x1ec>)
 800142c:	6819      	ldr	r1, [r3, #0]
 800142e:	4b38      	ldr	r3, [pc, #224]	@ (8001510 <logic_boiler+0x1f0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	1acb      	subs	r3, r1, r3
 8001434:	429a      	cmp	r2, r3
 8001436:	dc02      	bgt.n	800143e <logic_boiler+0x11e>
            boiler_on = 1;
 8001438:	4b2c      	ldr	r3, [pc, #176]	@ (80014ec <logic_boiler+0x1cc>)
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800143e:	4b2b      	ldr	r3, [pc, #172]	@ (80014ec <logic_boiler+0x1cc>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fd50 	bl	8001ee8 <relay1>
        return;
 8001448:	e049      	b.n	80014de <logic_boiler+0x1be>
    }

    /* ===== STREFA 3 ===== */
    if (enable_zone3 && room_thermostat_allows(3))
 800144a:	4b32      	ldr	r3, [pc, #200]	@ (8001514 <logic_boiler+0x1f4>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d02c      	beq.n	80014ae <logic_boiler+0x18e>
 8001454:	2003      	movs	r0, #3
 8001456:	f7ff fe19 	bl	800108c <room_thermostat_allows>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d026      	beq.n	80014ae <logic_boiler+0x18e>
    {
        boiler_mode = BOILER_CO3;
 8001460:	4b1f      	ldr	r3, [pc, #124]	@ (80014e0 <logic_boiler+0x1c0>)
 8001462:	2204      	movs	r2, #4
 8001464:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= set_co3)
 8001466:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <logic_boiler+0x1cc>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <logic_boiler+0x162>
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <logic_boiler+0x1d0>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4b29      	ldr	r3, [pc, #164]	@ (8001518 <logic_boiler+0x1f8>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	db03      	blt.n	8001482 <logic_boiler+0x162>
            boiler_on = 0;
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <logic_boiler+0x1cc>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e00f      	b.n	80014a2 <logic_boiler+0x182>
        else if (!boiler_on && temperature[0] <= (set_co3 - hyst_co3))
 8001482:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <logic_boiler+0x1cc>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10b      	bne.n	80014a2 <logic_boiler+0x182>
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <logic_boiler+0x1d0>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <logic_boiler+0x1f8>)
 8001490:	6819      	ldr	r1, [r3, #0]
 8001492:	4b22      	ldr	r3, [pc, #136]	@ (800151c <logic_boiler+0x1fc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	1acb      	subs	r3, r1, r3
 8001498:	429a      	cmp	r2, r3
 800149a:	dc02      	bgt.n	80014a2 <logic_boiler+0x182>
            boiler_on = 1;
 800149c:	4b13      	ldr	r3, [pc, #76]	@ (80014ec <logic_boiler+0x1cc>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 80014a2:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <logic_boiler+0x1cc>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f000 fd1e 	bl	8001ee8 <relay1>
        return;
 80014ac:	e017      	b.n	80014de <logic_boiler+0x1be>
    }

    /* ===== WYJŚCIE – START COOLDOWNU ===== */
    if (prev_boiler_mode >= BOILER_CO1 && prev_boiler_mode <= BOILER_CO3)
 80014ae:	4b0d      	ldr	r3, [pc, #52]	@ (80014e4 <logic_boiler+0x1c4>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d90a      	bls.n	80014cc <logic_boiler+0x1ac>
 80014b6:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <logic_boiler+0x1c4>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d806      	bhi.n	80014cc <logic_boiler+0x1ac>
        start_zone_cooldown(prev_boiler_mode - BOILER_CO1 + 1);
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <logic_boiler+0x1c4>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff fe48 	bl	800115c <start_zone_cooldown>

    boiler_mode = BOILER_IDLE;
 80014cc:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <logic_boiler+0x1c0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
    boiler_on   = 0;
 80014d2:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <logic_boiler+0x1cc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
    relay1(0);
 80014d8:	2000      	movs	r0, #0
 80014da:	f000 fd05 	bl	8001ee8 <relay1>
}
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000762 	.word	0x20000762
 80014e4:	20000763 	.word	0x20000763
 80014e8:	20000760 	.word	0x20000760
 80014ec:	20000761 	.word	0x20000761
 80014f0:	20000560 	.word	0x20000560
 80014f4:	20000024 	.word	0x20000024
 80014f8:	20000028 	.word	0x20000028
 80014fc:	20000554 	.word	0x20000554
 8001500:	20000004 	.word	0x20000004
 8001504:	20000008 	.word	0x20000008
 8001508:	20000555 	.word	0x20000555
 800150c:	2000000c 	.word	0x2000000c
 8001510:	20000010 	.word	0x20000010
 8001514:	20000556 	.word	0x20000556
 8001518:	20000014 	.word	0x20000014
 800151c:	20000018 	.word	0x20000018

08001520 <heat>:

/* =========================================================
 *                API
 * ========================================================= */
void heat(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
    logic_cwu();
 8001524:	f7ff fe3a 	bl	800119c <logic_cwu>
    logic_boiler();
 8001528:	f7ff fefa 	bl	8001320 <logic_boiler>
    logic_pumps();
 800152c:	f7ff fe72 	bl	8001214 <logic_pumps>
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}

08001534 <init>:

extern uint8_t rx_buf[RX_BUF_SIZE];


void init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 8001538:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800153c:	f001 fb7c 	bl	8002c38 <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 8001540:	4812      	ldr	r0, [pc, #72]	@ (800158c <init+0x58>)
 8001542:	f004 fc31 	bl	8005da8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001546:	4812      	ldr	r0, [pc, #72]	@ (8001590 <init+0x5c>)
 8001548:	f004 fc2e 	bl	8005da8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 800154c:	4811      	ldr	r0, [pc, #68]	@ (8001594 <init+0x60>)
 800154e:	f004 fc2b 	bl	8005da8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8001552:	4811      	ldr	r0, [pc, #68]	@ (8001598 <init+0x64>)
 8001554:	f004 fc28 	bl	8005da8 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc1);
 8001558:	4810      	ldr	r0, [pc, #64]	@ (800159c <init+0x68>)
 800155a:	f001 fbd5 	bl	8002d08 <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, adc, 8);
 800155e:	2208      	movs	r2, #8
 8001560:	490f      	ldr	r1, [pc, #60]	@ (80015a0 <init+0x6c>)
 8001562:	480e      	ldr	r0, [pc, #56]	@ (800159c <init+0x68>)
 8001564:	f001 fd94 	bl	8003090 <HAL_ADC_Start_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 8001568:	2214      	movs	r2, #20
 800156a:	490e      	ldr	r1, [pc, #56]	@ (80015a4 <init+0x70>)
 800156c:	480e      	ldr	r0, [pc, #56]	@ (80015a8 <init+0x74>)
 800156e:	f004 ffca 	bl	8006506 <HAL_UARTEx_ReceiveToIdle_DMA>
    nrf24l01p_rx_init(2476, _250kbps);
 8001572:	2102      	movs	r1, #2
 8001574:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 8001578:	f000 fc10 	bl	8001d9c <nrf24l01p_rx_init>
    delay_us_init();
 800157c:	f7ff fc64 	bl	8000e48 <delay_us_init>
    uart_tx_init();
 8001580:	f001 f8ca 	bl	8002718 <uart_tx_init>
    uart_rx_init();
 8001584:	f001 f9b8 	bl	80028f8 <uart_rx_init>

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	2000089c 	.word	0x2000089c
 8001590:	200008e4 	.word	0x200008e4
 8001594:	20000974 	.word	0x20000974
 8001598:	200009bc 	.word	0x200009bc
 800159c:	200004ac 	.word	0x200004ac
 80015a0:	20000778 	.word	0x20000778
 80015a4:	200007a0 	.word	0x200007a0
 80015a8:	20000d94 	.word	0x20000d94

080015ac <HAL_GPIO_EXTI_Callback>:

/* =========================================================
 *                GPIO IRQ – NRF
 * ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	2b80      	cmp	r3, #128	@ 0x80
 80015ba:	d102      	bne.n	80015c2 <HAL_GPIO_EXTI_Callback+0x16>
    {
        nrf_rx_flag = 1;
 80015bc:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <HAL_GPIO_EXTI_Callback+0x24>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
    }
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	2000079d 	.word	0x2000079d

080015d4 <HAL_TIM_PeriodElapsedCallback>:

/* =========================================================
 *                TIMERY
 * ========================================================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    /* ---- 1 ms system tick ---- */
    if (htim->Instance == TIM7)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a1e      	ldr	r2, [pc, #120]	@ (800165c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d104      	bne.n	80015f0 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        sys_ms++;
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015ee:	6013      	str	r3, [r2, #0]
    }

    if (htim->Instance == TIM6)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d11a      	bne.n	8001630 <HAL_TIM_PeriodElapsedCallback+0x5c>
    {
        if (zone_cooldown_active[1]) zone_cooldown_timer[1]++;
 80015fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80015fc:	785b      	ldrb	r3, [r3, #1]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d004      	beq.n	800160c <HAL_TIM_PeriodElapsedCallback+0x38>
 8001602:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	3301      	adds	r3, #1
 8001608:	4a18      	ldr	r2, [pc, #96]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800160a:	6053      	str	r3, [r2, #4]
        if (zone_cooldown_active[2]) zone_cooldown_timer[2]++;
 800160c:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800160e:	789b      	ldrb	r3, [r3, #2]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d004      	beq.n	800161e <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001614:	4b15      	ldr	r3, [pc, #84]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	3301      	adds	r3, #1
 800161a:	4a14      	ldr	r2, [pc, #80]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800161c:	6093      	str	r3, [r2, #8]
        if (zone_cooldown_active[3]) zone_cooldown_timer[3]++;
 800161e:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001620:	78db      	ldrb	r3, [r3, #3]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d004      	beq.n	8001630 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8001626:	4b11      	ldr	r3, [pc, #68]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	3301      	adds	r3, #1
 800162c:	4a0f      	ldr	r2, [pc, #60]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800162e:	60d3      	str	r3, [r2, #12]




    /* ---- Nextion refresh ---- */
    if (htim->Instance == TIM14)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0e      	ldr	r2, [pc, #56]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d102      	bne.n	8001640 <HAL_TIM_PeriodElapsedCallback+0x6c>
    {
        uart_tx_flag = 1;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
    }

    /* ---- NRF TX trigger ---- */
    if (htim->Instance == TIM13)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a0c      	ldr	r2, [pc, #48]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d102      	bne.n	8001650 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
        rf_flag = 1;
 800164a:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
    }
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40001400 	.word	0x40001400
 8001660:	20000798 	.word	0x20000798
 8001664:	40001000 	.word	0x40001000
 8001668:	20000764 	.word	0x20000764
 800166c:	20000768 	.word	0x20000768
 8001670:	40002000 	.word	0x40002000
 8001674:	2000079c 	.word	0x2000079c
 8001678:	40001c00 	.word	0x40001c00
 800167c:	2000079e 	.word	0x2000079e

08001680 <HAL_UARTEx_RxEventCallback>:

/* =========================================================
 *                UART RX → FIFO
 * ========================================================= */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a08      	ldr	r2, [pc, #32]	@ (80016b4 <HAL_UARTEx_RxEventCallback+0x34>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d109      	bne.n	80016aa <HAL_UARTEx_RxEventCallback+0x2a>
    {
        uart_cmd_push(rx_buf, Size);
 8001696:	887b      	ldrh	r3, [r7, #2]
 8001698:	4619      	mov	r1, r3
 800169a:	4807      	ldr	r0, [pc, #28]	@ (80016b8 <HAL_UARTEx_RxEventCallback+0x38>)
 800169c:	f000 ffa6 	bl	80025ec <uart_cmd_push>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 80016a0:	2220      	movs	r2, #32
 80016a2:	4905      	ldr	r1, [pc, #20]	@ (80016b8 <HAL_UARTEx_RxEventCallback+0x38>)
 80016a4:	4805      	ldr	r0, [pc, #20]	@ (80016bc <HAL_UARTEx_RxEventCallback+0x3c>)
 80016a6:	f004 ff2e 	bl	8006506 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40011000 	.word	0x40011000
 80016b8:	200007a0 	.word	0x200007a0
 80016bc:	20000d94 	.word	0x20000d94

080016c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c4:	f001 fa46 	bl	8002b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c8:	f000 f81a 	bl	8001700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016cc:	f7ff fc36 	bl	8000f3c <MX_GPIO_Init>
  MX_DMA_Init();
 80016d0:	f7ff fc04 	bl	8000edc <MX_DMA_Init>
  MX_ADC1_Init();
 80016d4:	f7fe ff36 	bl	8000544 <MX_ADC1_Init>
  MX_TIM10_Init();
 80016d8:	f000 fe84 	bl	80023e4 <MX_TIM10_Init>
  MX_TIM14_Init();
 80016dc:	f000 feca 	bl	8002474 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 80016e0:	f001 f92c 	bl	800293c <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80016e4:	f000 fc86 	bl	8001ff4 <MX_SPI2_Init>
  MX_TIM13_Init();
 80016e8:	f000 fea0 	bl	800242c <MX_TIM13_Init>
  MX_TIM6_Init();
 80016ec:	f000 fe24 	bl	8002338 <MX_TIM6_Init>
  MX_TIM7_Init();
 80016f0:	f000 fe58 	bl	80023a4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  init();
 80016f4:	f7ff ff1e 	bl	8001534 <init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  cycle();
 80016f8:	f7ff fb6a 	bl	8000dd0 <cycle>
 80016fc:	e7fc      	b.n	80016f8 <main+0x38>
	...

08001700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	@ 0x50
 8001704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	2234      	movs	r2, #52	@ 0x34
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f006 f8e2 	bl	80078d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001714:	f107 0308 	add.w	r3, r7, #8
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	4b28      	ldr	r3, [pc, #160]	@ (80017cc <SystemClock_Config+0xcc>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172c:	4a27      	ldr	r2, [pc, #156]	@ (80017cc <SystemClock_Config+0xcc>)
 800172e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	@ 0x40
 8001734:	4b25      	ldr	r3, [pc, #148]	@ (80017cc <SystemClock_Config+0xcc>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001740:	2300      	movs	r3, #0
 8001742:	603b      	str	r3, [r7, #0]
 8001744:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <SystemClock_Config+0xd0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a21      	ldr	r2, [pc, #132]	@ (80017d0 <SystemClock_Config+0xd0>)
 800174a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <SystemClock_Config+0xd0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800175c:	2302      	movs	r3, #2
 800175e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001760:	2301      	movs	r3, #1
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001764:	2310      	movs	r3, #16
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001768:	2302      	movs	r3, #2
 800176a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800176c:	2300      	movs	r3, #0
 800176e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001770:	2308      	movs	r3, #8
 8001772:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001774:	2364      	movs	r3, #100	@ 0x64
 8001776:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001778:	2302      	movs	r3, #2
 800177a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800177c:	2302      	movs	r3, #2
 800177e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001780:	2302      	movs	r3, #2
 8001782:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001784:	f107 031c 	add.w	r3, r7, #28
 8001788:	4618      	mov	r0, r3
 800178a:	f003 f949 	bl	8004a20 <HAL_RCC_OscConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001794:	f000 f81e 	bl	80017d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001798:	230f      	movs	r3, #15
 800179a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179c:	2302      	movs	r3, #2
 800179e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017ae:	f107 0308 	add.w	r3, r7, #8
 80017b2:	2103      	movs	r1, #3
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 ff53 	bl	8004660 <HAL_RCC_ClockConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80017c0:	f000 f808 	bl	80017d4 <Error_Handler>
  }
}
 80017c4:	bf00      	nop
 80017c6:	3750      	adds	r7, #80	@ 0x50
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40007000 	.word	0x40007000

080017d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d8:	b672      	cpsid	i
}
 80017da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <Error_Handler+0x8>

080017e0 <build_nextion_msg>:
// statyczne bufory dla DMA — jeden na każdą wiadomość (bezpieczne dla DMA)
#define NEXTION_MSG_MAX 32
static uint8_t dma_buf[4][NEXTION_MSG_MAX];

static int build_nextion_msg(const char *comp, int temp, uint8_t *outbuf)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b091      	sub	sp, #68	@ 0x44
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
    // ❌ nie wysyłamy ujemnych temperatur
    if (temp < 0) {
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	da02      	bge.n	80017f8 <build_nextion_msg+0x18>
        return -1;
 80017f2:	f04f 33ff 	mov.w	r3, #4294967295
 80017f6:	e0d1      	b.n	800199c <build_nextion_msg+0x1bc>
    }

    // budujemy: comp.txt="xx.xC" + 0xFF 0xFF 0xFF
    int i = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // component name i ".txt="
    const char *p = comp;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (*p && i < NEXTION_MSG_MAX) outbuf[i++] = *p++;
 8001800:	e00a      	b.n	8001818 <build_nextion_msg+0x38>
 8001802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001804:	1c5a      	adds	r2, r3, #1
 8001806:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001808:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800180a:	1c51      	adds	r1, r2, #1
 800180c:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800180e:	4611      	mov	r1, r2
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	440a      	add	r2, r1
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	7013      	strb	r3, [r2, #0]
 8001818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d002      	beq.n	8001826 <build_nextion_msg+0x46>
 8001820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001822:	2b1f      	cmp	r3, #31
 8001824:	dded      	ble.n	8001802 <build_nextion_msg+0x22>
    const char suffix[] = ".txt=\"";
 8001826:	4a60      	ldr	r2, [pc, #384]	@ (80019a8 <build_nextion_msg+0x1c8>)
 8001828:	f107 0318 	add.w	r3, r7, #24
 800182c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001830:	6018      	str	r0, [r3, #0]
 8001832:	3304      	adds	r3, #4
 8001834:	8019      	strh	r1, [r3, #0]
 8001836:	3302      	adds	r3, #2
 8001838:	0c0a      	lsrs	r2, r1, #16
 800183a:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 800183c:	2300      	movs	r3, #0
 800183e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001840:	e00e      	b.n	8001860 <build_nextion_msg+0x80>
        outbuf[i++] = suffix[k];
 8001842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001848:	461a      	mov	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	f107 0118 	add.w	r1, r7, #24
 8001852:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001854:	440a      	add	r2, r1
 8001856:	7812      	ldrb	r2, [r2, #0]
 8001858:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 800185a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800185c:	3301      	adds	r3, #1
 800185e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001862:	2b05      	cmp	r3, #5
 8001864:	dc02      	bgt.n	800186c <build_nextion_msg+0x8c>
 8001866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001868:	2b1f      	cmp	r3, #31
 800186a:	ddea      	ble.n	8001842 <build_nextion_msg+0x62>

    // temp jest w dziesiątych (np. 245 -> 24.5)
    int integer = temp / 10;
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4a4f      	ldr	r2, [pc, #316]	@ (80019ac <build_nextion_msg+0x1cc>)
 8001870:	fb82 1203 	smull	r1, r2, r2, r3
 8001874:	1092      	asrs	r2, r2, #2
 8001876:	17db      	asrs	r3, r3, #31
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
    int frac = temp % 10;
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	4b4b      	ldr	r3, [pc, #300]	@ (80019ac <build_nextion_msg+0x1cc>)
 8001880:	fb83 1302 	smull	r1, r3, r3, r2
 8001884:	1099      	asrs	r1, r3, #2
 8001886:	17d3      	asrs	r3, r2, #31
 8001888:	1ac9      	subs	r1, r1, r3
 800188a:	460b      	mov	r3, r1
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	440b      	add	r3, r1
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	623b      	str	r3, [r7, #32]

    // część całkowita
    char numbuf[8];
    int idx = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	633b      	str	r3, [r7, #48]	@ 0x30
    if (integer == 0) numbuf[idx++] = '0';
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <build_nextion_msg+0xd2>
 80018a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80018a6:	3340      	adds	r3, #64	@ 0x40
 80018a8:	443b      	add	r3, r7
 80018aa:	2230      	movs	r2, #48	@ 0x30
 80018ac:	f803 2c30 	strb.w	r2, [r3, #-48]
 80018b0:	e026      	b.n	8001900 <build_nextion_msg+0x120>
    else {
        int t = integer;
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80018b6:	e01d      	b.n	80018f4 <build_nextion_msg+0x114>
            numbuf[idx++] = '0' + (t % 10);
 80018b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018ba:	4b3c      	ldr	r3, [pc, #240]	@ (80019ac <build_nextion_msg+0x1cc>)
 80018bc:	fb83 1302 	smull	r1, r3, r3, r2
 80018c0:	1099      	asrs	r1, r3, #2
 80018c2:	17d3      	asrs	r3, r2, #31
 80018c4:	1ac9      	subs	r1, r1, r3
 80018c6:	460b      	mov	r3, r1
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	1ad1      	subs	r1, r2, r3
 80018d0:	b2ca      	uxtb	r2, r1
 80018d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018d4:	1c59      	adds	r1, r3, #1
 80018d6:	6339      	str	r1, [r7, #48]	@ 0x30
 80018d8:	3230      	adds	r2, #48	@ 0x30
 80018da:	b2d2      	uxtb	r2, r2
 80018dc:	3340      	adds	r3, #64	@ 0x40
 80018de:	443b      	add	r3, r7
 80018e0:	f803 2c30 	strb.w	r2, [r3, #-48]
            t /= 10;
 80018e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e6:	4a31      	ldr	r2, [pc, #196]	@ (80019ac <build_nextion_msg+0x1cc>)
 80018e8:	fb82 1203 	smull	r1, r2, r2, r3
 80018ec:	1092      	asrs	r2, r2, #2
 80018ee:	17db      	asrs	r3, r3, #31
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	dd02      	ble.n	8001900 <build_nextion_msg+0x120>
 80018fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018fc:	2b07      	cmp	r3, #7
 80018fe:	dddb      	ble.n	80018b8 <build_nextion_msg+0xd8>
        }
    }

    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001902:	3b01      	subs	r3, #1
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001906:	e00e      	b.n	8001926 <build_nextion_msg+0x146>
        outbuf[i++] = numbuf[j];
 8001908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800190e:	461a      	mov	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4413      	add	r3, r2
 8001914:	f107 0110 	add.w	r1, r7, #16
 8001918:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800191a:	440a      	add	r2, r1
 800191c:	7812      	ldrb	r2, [r2, #0]
 800191e:	701a      	strb	r2, [r3, #0]
    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001922:	3b01      	subs	r3, #1
 8001924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001928:	2b00      	cmp	r3, #0
 800192a:	db02      	blt.n	8001932 <build_nextion_msg+0x152>
 800192c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192e:	2b1f      	cmp	r3, #31
 8001930:	ddea      	ble.n	8001908 <build_nextion_msg+0x128>
    // część ułamkowa
   // if (i < NEXTION_MSG_MAX) outbuf[i++] = '.';
    //if (i < NEXTION_MSG_MAX) outbuf[i++] = '0' + frac;

    // 'C' i zamknięcie
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 8001932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001934:	2b1f      	cmp	r3, #31
 8001936:	dc07      	bgt.n	8001948 <build_nextion_msg+0x168>
 8001938:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193a:	1c5a      	adds	r2, r3, #1
 800193c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800193e:	461a      	mov	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4413      	add	r3, r2
 8001944:	2243      	movs	r2, #67	@ 0x43
 8001946:	701a      	strb	r2, [r3, #0]
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 8001948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800194a:	2b1f      	cmp	r3, #31
 800194c:	dc07      	bgt.n	800195e <build_nextion_msg+0x17e>
 800194e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001950:	1c5a      	adds	r2, r3, #1
 8001952:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001954:	461a      	mov	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	2222      	movs	r2, #34	@ 0x22
 800195c:	701a      	strb	r2, [r3, #0]

    // terminator Nextion
    if (i + 3 <= NEXTION_MSG_MAX) {
 800195e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001960:	2b1d      	cmp	r3, #29
 8001962:	dc19      	bgt.n	8001998 <build_nextion_msg+0x1b8>
        outbuf[i++] = 0xFF;
 8001964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800196a:	461a      	mov	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	22ff      	movs	r2, #255	@ 0xff
 8001972:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 8001974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800197a:	461a      	mov	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	22ff      	movs	r2, #255	@ 0xff
 8001982:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 8001984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001986:	1c5a      	adds	r2, r3, #1
 8001988:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800198a:	461a      	mov	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	22ff      	movs	r2, #255	@ 0xff
 8001992:	701a      	strb	r2, [r3, #0]
    } else {
        return -1;
    }

    return i;
 8001994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001996:	e001      	b.n	800199c <build_nextion_msg+0x1bc>
        return -1;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
}
 800199c:	4618      	mov	r0, r3
 800199e:	3744      	adds	r7, #68	@ 0x44
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	08007a34 	.word	0x08007a34
 80019ac:	66666667 	.word	0x66666667

080019b0 <SendTemperatureNextion>:


void SendTemperatureNextion(void)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
    /* ===================== RX z NRF ===================== */
    if (rx_data[0] == 7 && rx_data[1] == 7)
 80019b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <SendTemperatureNextion+0xb0>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b07      	cmp	r3, #7
 80019bc:	d103      	bne.n	80019c6 <SendTemperatureNextion+0x16>
 80019be:	4b28      	ldr	r3, [pc, #160]	@ (8001a60 <SendTemperatureNextion+0xb0>)
 80019c0:	785b      	ldrb	r3, [r3, #1]
 80019c2:	2b07      	cmp	r3, #7
 80019c4:	d009      	beq.n	80019da <SendTemperatureNextion+0x2a>
    {
        // pakiet synchronizacyjny – nic nie rób
    }
    else
    {
        temperature[2] = (rx_data[0] * 10) ;
 80019c6:	4b26      	ldr	r3, [pc, #152]	@ (8001a60 <SendTemperatureNextion+0xb0>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	4613      	mov	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b23      	ldr	r3, [pc, #140]	@ (8001a64 <SendTemperatureNextion+0xb4>)
 80019d8:	609a      	str	r2, [r3, #8]
    }

    /* ===================== ROUND ROBIN ===================== */
    static uint8_t current_index = 0;

    const char *names[4] = {
 80019da:	4b23      	ldr	r3, [pc, #140]	@ (8001a68 <SendTemperatureNextion+0xb8>)
 80019dc:	1d3c      	adds	r4, r7, #4
 80019de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "t_room",
        "tTemp4"
    };

    /* ===================== BUILD FRAME ===================== */
    int len = build_nextion_msg(
 80019e4:	4b21      	ldr	r3, [pc, #132]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	3318      	adds	r3, #24
 80019ec:	443b      	add	r3, r7
 80019ee:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80019f2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	461a      	mov	r2, r3
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <SendTemperatureNextion+0xb4>)
 80019fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        names[current_index],
        temperature[current_index],
        dma_buf[current_index]
 80019fe:	4b1b      	ldr	r3, [pc, #108]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	015b      	lsls	r3, r3, #5
 8001a04:	4a1a      	ldr	r2, [pc, #104]	@ (8001a70 <SendTemperatureNextion+0xc0>)
 8001a06:	4413      	add	r3, r2
    int len = build_nextion_msg(
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f7ff fee9 	bl	80017e0 <build_nextion_msg>
 8001a0e:	6178      	str	r0, [r7, #20]
    );

    if (len <= 0)
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	dc09      	bgt.n	8001a2a <SendTemperatureNextion+0x7a>
    {
        current_index = (current_index + 1) & 0x03;
 8001a16:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a26:	701a      	strb	r2, [r3, #0]
 8001a28:	e017      	b.n	8001a5a <SendTemperatureNextion+0xaa>
        return;
    }

    /* ===================== TX BUFFER (DMA BACKGROUND) ===================== */
    uart_tx_write(dma_buf[current_index], (uint16_t)len);
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	015b      	lsls	r3, r3, #5
 8001a30:	4a0f      	ldr	r2, [pc, #60]	@ (8001a70 <SendTemperatureNextion+0xc0>)
 8001a32:	4413      	add	r3, r2
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	b292      	uxth	r2, r2
 8001a38:	4611      	mov	r1, r2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 fe84 	bl	8002748 <uart_tx_write>

    current_index++;
 8001a40:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	3301      	adds	r3, #1
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	4b08      	ldr	r3, [pc, #32]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a4a:	701a      	strb	r2, [r3, #0]
    if (current_index >= 4)
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d902      	bls.n	8001a5a <SendTemperatureNextion+0xaa>
        current_index = 0;
 8001a54:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <SendTemperatureNextion+0xbc>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
}
 8001a5a:	371c      	adds	r7, #28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd90      	pop	{r4, r7, pc}
 8001a60:	20000580 	.word	0x20000580
 8001a64:	20000560 	.word	0x20000560
 8001a68:	08007a5c 	.word	0x08007a5c
 8001a6c:	20000840 	.word	0x20000840
 8001a70:	200007c0 	.word	0x200007c0

08001a74 <cs_high>:
/* ============================================================
 *  GPIO helpers
 * ============================================================ */

static inline void cs_high(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a78:	2201      	movs	r2, #1
 8001a7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a7e:	4802      	ldr	r0, [pc, #8]	@ (8001a88 <cs_high+0x14>)
 8001a80:	f002 fdbc 	bl	80045fc <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40020800 	.word	0x40020800

08001a8c <cs_low>:

static inline void cs_low(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a90:	2200      	movs	r2, #0
 8001a92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a96:	4802      	ldr	r0, [pc, #8]	@ (8001aa0 <cs_low+0x14>)
 8001a98:	f002 fdb0 	bl	80045fc <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40020800 	.word	0x40020800

08001aa4 <ce_high>:

static inline void ce_high(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aae:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <ce_high+0x14>)
 8001ab0:	f002 fda4 	bl	80045fc <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40020000 	.word	0x40020000

08001abc <ce_low>:

static inline void ce_low(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ac6:	4802      	ldr	r0, [pc, #8]	@ (8001ad0 <ce_low+0x14>)
 8001ac8:	f002 fd98 	bl	80045fc <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40020000 	.word	0x40020000

08001ad4 <read_register>:
/* ============================================================
 *  SPI low level
 * ============================================================ */

static uint8_t read_register(uint8_t reg)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	73fb      	strb	r3, [r7, #15]
    uint8_t status, val;

    cs_low();
 8001ae2:	f7ff ffd3 	bl	8001a8c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001ae6:	f107 020e 	add.w	r2, r7, #14
 8001aea:	f107 010f 	add.w	r1, r7, #15
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	2301      	movs	r3, #1
 8001af6:	4809      	ldr	r0, [pc, #36]	@ (8001b1c <read_register+0x48>)
 8001af8:	f003 fcfc 	bl	80054f4 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001afc:	f107 010d 	add.w	r1, r7, #13
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	2201      	movs	r2, #1
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <read_register+0x48>)
 8001b08:	f003 fbdb 	bl	80052c2 <HAL_SPI_Receive>
    cs_high();
 8001b0c:	f7ff ffb2 	bl	8001a74 <cs_high>

    return val;
 8001b10:	7b7b      	ldrb	r3, [r7, #13]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000844 	.word	0x20000844

08001b20 <write_register>:

static void write_register(uint8_t reg, uint8_t value)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	460a      	mov	r2, r1
 8001b2a:	71fb      	strb	r3, [r7, #7]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	f043 0320 	orr.w	r3, r3, #32
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001b3a:	f7ff ffa7 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b3e:	f107 010f 	add.w	r1, r7, #15
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	2201      	movs	r2, #1
 8001b48:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <write_register+0x48>)
 8001b4a:	f003 fa76 	bl	800503a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001b4e:	1db9      	adds	r1, r7, #6
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
 8001b54:	2201      	movs	r2, #1
 8001b56:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <write_register+0x48>)
 8001b58:	f003 fa6f 	bl	800503a <HAL_SPI_Transmit>
    cs_high();
 8001b5c:	f7ff ff8a 	bl	8001a74 <cs_high>
}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000844 	.word	0x20000844

08001b6c <write_address>:

static void write_address(uint8_t reg, const uint8_t *addr, uint8_t len)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	6039      	str	r1, [r7, #0]
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	f043 0320 	orr.w	r3, r3, #32
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001b86:	f7ff ff81 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b8a:	f107 010f 	add.w	r1, r7, #15
 8001b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b92:	2201      	movs	r2, #1
 8001b94:	4808      	ldr	r0, [pc, #32]	@ (8001bb8 <write_address+0x4c>)
 8001b96:	f003 fa50 	bl	800503a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 8001b9a:	79bb      	ldrb	r3, [r7, #6]
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	6839      	ldr	r1, [r7, #0]
 8001ba4:	4804      	ldr	r0, [pc, #16]	@ (8001bb8 <write_address+0x4c>)
 8001ba6:	f003 fa48 	bl	800503a <HAL_SPI_Transmit>
    cs_high();
 8001baa:	f7ff ff63 	bl	8001a74 <cs_high>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000844 	.word	0x20000844

08001bbc <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
    cs_high();
 8001bc0:	f7ff ff58 	bl	8001a74 <cs_high>
    ce_low();
 8001bc4:	f7ff ff7a 	bl	8001abc <ce_low>

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 8001bc8:	2108      	movs	r1, #8
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff ffa8 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001bd0:	213f      	movs	r1, #63	@ 0x3f
 8001bd2:	2001      	movs	r0, #1
 8001bd4:	f7ff ffa4 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
 8001bd8:	2101      	movs	r1, #1
 8001bda:	2002      	movs	r0, #2
 8001bdc:	f7ff ffa0 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 8001be0:	2103      	movs	r1, #3
 8001be2:	2003      	movs	r0, #3
 8001be4:	f7ff ff9c 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 8001be8:	2113      	movs	r1, #19
 8001bea:	2004      	movs	r0, #4
 8001bec:	f7ff ff98 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_RF_CH,      76);
 8001bf0:	214c      	movs	r1, #76	@ 0x4c
 8001bf2:	2005      	movs	r0, #5
 8001bf4:	f7ff ff94 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 8001bf8:	2107      	movs	r1, #7
 8001bfa:	2006      	movs	r0, #6
 8001bfc:	f7ff ff90 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 8001c00:	2170      	movs	r1, #112	@ 0x70
 8001c02:	2007      	movs	r0, #7
 8001c04:	f7ff ff8c 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_DYNPD,      0x00);
 8001c08:	2100      	movs	r1, #0
 8001c0a:	201c      	movs	r0, #28
 8001c0c:	f7ff ff88 	bl	8001b20 <write_register>
    write_register(NRF24L01P_REG_FEATURE,    0x00);
 8001c10:	2100      	movs	r1, #0
 8001c12:	201d      	movs	r0, #29
 8001c14:	f7ff ff84 	bl	8001b20 <write_register>

    nrf24l01p_flush_rx_fifo();
 8001c18:	f000 f8aa 	bl	8001d70 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001c1c:	f000 f892 	bl	8001d44 <nrf24l01p_flush_tx_fifo>
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <nrf24l01p_power_up>:

void nrf24l01p_power_up(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff ff52 	bl	8001ad4 <read_register>
 8001c30:	4603      	mov	r3, r0
 8001c32:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f043 0302 	orr.w	r3, r3, #2
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7ff ff6e 	bl	8001b20 <write_register>
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff ff3e 	bl	8001ad4 <read_register>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4619      	mov	r1, r3
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff ff5a 	bl	8001b20 <write_register>
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f7ff ff2a 	bl	8001ad4 <read_register>
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	f023 0301 	bic.w	r3, r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7ff ff46 	bl	8001b20 <write_register>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <nrf24l01p_set_rf_channel>:
/* ============================================================
 *  RF
 * ============================================================ */

void nrf24l01p_set_rf_channel(channel MHz)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	3b60      	subs	r3, #96	@ 0x60
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	4619      	mov	r1, r3
 8001cb0:	2005      	movs	r0, #5
 8001cb2:	f7ff ff35 	bl	8001b20 <write_register>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b084      	sub	sp, #16
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001cc8:	2006      	movs	r0, #6
 8001cca:	f7ff ff03 	bl	8001ad4 <read_register>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001cd4:	73fb      	strb	r3, [r7, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d104      	bne.n	8001ce6 <nrf24l01p_set_rf_air_data_rate+0x28>
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	f043 0308 	orr.w	r3, r3, #8
 8001ce2:	73fb      	strb	r3, [r7, #15]
 8001ce4:	e006      	b.n	8001cf4 <nrf24l01p_set_rf_air_data_rate+0x36>
    else if (bps == _250kbps) rf |= (1 << 5);
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d103      	bne.n	8001cf4 <nrf24l01p_set_rf_air_data_rate+0x36>
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	f043 0320 	orr.w	r3, r3, #32
 8001cf2:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2006      	movs	r0, #6
 8001cfa:	f7ff ff11 	bl	8001b20 <write_register>
}
 8001cfe:	bf00      	nop
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b084      	sub	sp, #16
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001d10:	2006      	movs	r0, #6
 8001d12:	f7ff fedf 	bl	8001ad4 <read_register>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f023 0306 	bic.w	r3, r3, #6
 8001d1c:	73fb      	strb	r3, [r7, #15]
    rf |= (dBm << 1);
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	b25a      	sxtb	r2, r3
 8001d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	4619      	mov	r1, r3
 8001d34:	2006      	movs	r0, #6
 8001d36:	f7ff fef3 	bl	8001b20 <write_register>
}
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <nrf24l01p_flush_tx_fifo>:
/* ============================================================
 *  FIFO
 * ============================================================ */

void nrf24l01p_flush_tx_fifo(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001d4a:	23e1      	movs	r3, #225	@ 0xe1
 8001d4c:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001d4e:	f7ff fe9d 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d52:	1df9      	adds	r1, r7, #7
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4804      	ldr	r0, [pc, #16]	@ (8001d6c <nrf24l01p_flush_tx_fifo+0x28>)
 8001d5c:	f003 f96d 	bl	800503a <HAL_SPI_Transmit>
    cs_high();
 8001d60:	f7ff fe88 	bl	8001a74 <cs_high>
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000844 	.word	0x20000844

08001d70 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001d76:	23e2      	movs	r3, #226	@ 0xe2
 8001d78:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001d7a:	f7ff fe87 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d7e:	1df9      	adds	r1, r7, #7
 8001d80:	f04f 33ff 	mov.w	r3, #4294967295
 8001d84:	2201      	movs	r2, #1
 8001d86:	4804      	ldr	r0, [pc, #16]	@ (8001d98 <nrf24l01p_flush_rx_fifo+0x28>)
 8001d88:	f003 f957 	bl	800503a <HAL_SPI_Transmit>
    cs_high();
 8001d8c:	f7ff fe72 	bl	8001a74 <cs_high>
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000844 	.word	0x20000844

08001d9c <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	460a      	mov	r2, r1
 8001da6:	80fb      	strh	r3, [r7, #6]
 8001da8:	4613      	mov	r3, r2
 8001daa:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8001dac:	f7ff ff06 	bl	8001bbc <nrf24l01p_reset>
    nrf24l01p_prx_mode();
 8001db0:	f7ff ff4c 	bl	8001c4c <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8001db4:	f7ff ff36 	bl	8001c24 <nrf24l01p_power_up>
    HAL_Delay(2);
 8001db8:	2002      	movs	r0, #2
 8001dba:	f000 ff3d 	bl	8002c38 <HAL_Delay>

    nrf24l01p_set_rf_channel(MHz);
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff6b 	bl	8001c9c <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8001dc6:	797b      	ldrb	r3, [r7, #5]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff78 	bl	8001cbe <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8001dce:	2003      	movs	r0, #3
 8001dd0:	f7ff ff99 	bl	8001d06 <nrf24l01p_set_rf_tx_output_power>

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
 8001dd4:	2205      	movs	r2, #5
 8001dd6:	4907      	ldr	r1, [pc, #28]	@ (8001df4 <nrf24l01p_rx_init+0x58>)
 8001dd8:	200a      	movs	r0, #10
 8001dda:	f7ff fec7 	bl	8001b6c <write_address>
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 8001dde:	2108      	movs	r1, #8
 8001de0:	2011      	movs	r0, #17
 8001de2:	f7ff fe9d 	bl	8001b20 <write_register>

    ce_high();   // RX ciągle włączony
 8001de6:	f7ff fe5d 	bl	8001aa4 <ce_high>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	08007a6c 	.word	0x08007a6c

08001df8 <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    // skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001e00:	2170      	movs	r1, #112	@ 0x70
 8001e02:	2007      	movs	r0, #7
 8001e04:	f7ff fe8c 	bl	8001b20 <write_register>

    // FIFO musi być puste
    nrf24l01p_flush_tx_fifo();
 8001e08:	f7ff ff9c 	bl	8001d44 <nrf24l01p_flush_tx_fifo>

    // załaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8001e0c:	23a0      	movs	r3, #160	@ 0xa0
 8001e0e:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001e10:	f7ff fe3c 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e14:	f107 010f 	add.w	r1, r7, #15
 8001e18:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	480b      	ldr	r0, [pc, #44]	@ (8001e4c <nrf24l01p_tx_transmit+0x54>)
 8001e20:	f003 f90b 	bl	800503a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
 8001e28:	2208      	movs	r2, #8
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4807      	ldr	r0, [pc, #28]	@ (8001e4c <nrf24l01p_tx_transmit+0x54>)
 8001e2e:	f003 f904 	bl	800503a <HAL_SPI_Transmit>
    cs_high();
 8001e32:	f7ff fe1f 	bl	8001a74 <cs_high>

    // impuls CE (>=10 µs)
    ce_high();
 8001e36:	f7ff fe35 	bl	8001aa4 <ce_high>
    delay_us(20);
 8001e3a:	2014      	movs	r0, #20
 8001e3c:	f7ff f82c 	bl	8000e98 <delay_us>
    ce_low();
 8001e40:	f7ff fe3c 	bl	8001abc <ce_low>
}
 8001e44:	bf00      	nop
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20000844 	.word	0x20000844

08001e50 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 8001e58:	2361      	movs	r3, #97	@ 0x61
 8001e5a:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001e5c:	f7ff fe16 	bl	8001a8c <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e60:	f107 010f 	add.w	r1, r7, #15
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
 8001e68:	2201      	movs	r2, #1
 8001e6a:	480a      	ldr	r0, [pc, #40]	@ (8001e94 <nrf24l01p_rx_receive+0x44>)
 8001e6c:	f003 f8e5 	bl	800503a <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295
 8001e74:	2208      	movs	r2, #8
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	4806      	ldr	r0, [pc, #24]	@ (8001e94 <nrf24l01p_rx_receive+0x44>)
 8001e7a:	f003 fa22 	bl	80052c2 <HAL_SPI_Receive>
    cs_high();
 8001e7e:	f7ff fdf9 	bl	8001a74 <cs_high>

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 8001e82:	2140      	movs	r1, #64	@ 0x40
 8001e84:	2007      	movs	r0, #7
 8001e86:	f7ff fe4b 	bl	8001b20 <write_register>
}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000844 	.word	0x20000844

08001e98 <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przełączenie z RX do TX (bez wysyłania danych)
 *        Zawsze wołaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
    // 1️⃣ ZAWSZE CE LOW przed zmianą trybu
    ce_low();
 8001e9c:	f7ff fe0e 	bl	8001abc <ce_low>

    // 2️⃣ Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001ea0:	2170      	movs	r1, #112	@ 0x70
 8001ea2:	2007      	movs	r0, #7
 8001ea4:	f7ff fe3c 	bl	8001b20 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_rx_fifo();
 8001ea8:	f7ff ff62 	bl	8001d70 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001eac:	f7ff ff4a 	bl	8001d44 <nrf24l01p_flush_tx_fifo>

    // 4️⃣ Tryb TX
    nrf24l01p_ptx_mode();
 8001eb0:	f7ff fee0 	bl	8001c74 <nrf24l01p_ptx_mode>

    // 5️⃣ Czas przejścia STBY->TX (datasheet)
    delay_us(130);
 8001eb4:	2082      	movs	r0, #130	@ 0x82
 8001eb6:	f7fe ffef 	bl	8000e98 <delay_us>
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przełączenie z TX do RX (powrót do nasłuchu)
 *        Wołaj PO wysłaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	af00      	add	r7, sp, #0
    // 1️⃣ CE LOW
    ce_low();
 8001ec2:	f7ff fdfb 	bl	8001abc <ce_low>

    // 2️⃣ Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001ec6:	2170      	movs	r1, #112	@ 0x70
 8001ec8:	2007      	movs	r0, #7
 8001eca:	f7ff fe29 	bl	8001b20 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_tx_fifo();
 8001ece:	f7ff ff39 	bl	8001d44 <nrf24l01p_flush_tx_fifo>
    nrf24l01p_flush_rx_fifo();
 8001ed2:	f7ff ff4d 	bl	8001d70 <nrf24l01p_flush_rx_fifo>

    // 4️⃣ Tryb RX
    nrf24l01p_prx_mode();
 8001ed6:	f7ff feb9 	bl	8001c4c <nrf24l01p_prx_mode>

    // 5️⃣ Czas STBY->RX
    delay_us(130);
 8001eda:	2082      	movs	r0, #130	@ 0x82
 8001edc:	f7fe ffdc 	bl	8000e98 <delay_us>

    // 6️⃣ Start nasłuchu
    ce_high();
 8001ee0:	f7ff fde0 	bl	8001aa4 <ce_high>
}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <relay1>:




void relay1(uint8_t state)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d106      	bne.n	8001f06 <relay1+0x1e>
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001efe:	4807      	ldr	r0, [pc, #28]	@ (8001f1c <relay1+0x34>)
 8001f00:	f002 fb7c 	bl	80045fc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
	}
}
 8001f04:	e005      	b.n	8001f12 <relay1+0x2a>
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f0c:	4803      	ldr	r0, [pc, #12]	@ (8001f1c <relay1+0x34>)
 8001f0e:	f002 fb75 	bl	80045fc <HAL_GPIO_WritePin>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40020400 	.word	0x40020400

08001f20 <relay2>:


void relay2(uint8_t state)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d106      	bne.n	8001f3e <relay2+0x1e>
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001f30:	2200      	movs	r2, #0
 8001f32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f36:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <relay2+0x34>)
 8001f38:	f002 fb60 	bl	80045fc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
	}
}
 8001f3c:	e005      	b.n	8001f4a <relay2+0x2a>
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f44:	4803      	ldr	r0, [pc, #12]	@ (8001f54 <relay2+0x34>)
 8001f46:	f002 fb59 	bl	80045fc <HAL_GPIO_WritePin>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40020400 	.word	0x40020400

08001f58 <relay3>:


void relay3(uint8_t state)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d105      	bne.n	8001f74 <relay3+0x1c>
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2180      	movs	r1, #128	@ 0x80
 8001f6c:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <relay3+0x30>)
 8001f6e:	f002 fb45 	bl	80045fc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
	}
}
 8001f72:	e004      	b.n	8001f7e <relay3+0x26>
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001f74:	2201      	movs	r2, #1
 8001f76:	2180      	movs	r1, #128	@ 0x80
 8001f78:	4803      	ldr	r0, [pc, #12]	@ (8001f88 <relay3+0x30>)
 8001f7a:	f002 fb3f 	bl	80045fc <HAL_GPIO_WritePin>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40020400 	.word	0x40020400

08001f8c <relay4>:

void relay4(uint8_t state)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <relay4+0x1c>
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_RESET);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2140      	movs	r1, #64	@ 0x40
 8001fa0:	4806      	ldr	r0, [pc, #24]	@ (8001fbc <relay4+0x30>)
 8001fa2:	f002 fb2b 	bl	80045fc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
	}
}
 8001fa6:	e004      	b.n	8001fb2 <relay4+0x26>
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
 8001fa8:	2201      	movs	r2, #1
 8001faa:	2140      	movs	r1, #64	@ 0x40
 8001fac:	4803      	ldr	r0, [pc, #12]	@ (8001fbc <relay4+0x30>)
 8001fae:	f002 fb25 	bl	80045fc <HAL_GPIO_WritePin>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40020400 	.word	0x40020400

08001fc0 <relay5>:


void relay5(uint8_t state)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d105      	bne.n	8001fdc <relay5+0x1c>
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2120      	movs	r1, #32
 8001fd4:	4806      	ldr	r0, [pc, #24]	@ (8001ff0 <relay5+0x30>)
 8001fd6:	f002 fb11 	bl	80045fc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
	}
}
 8001fda:	e004      	b.n	8001fe6 <relay5+0x26>
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8001fdc:	2201      	movs	r2, #1
 8001fde:	2120      	movs	r1, #32
 8001fe0:	4803      	ldr	r0, [pc, #12]	@ (8001ff0 <relay5+0x30>)
 8001fe2:	f002 fb0b 	bl	80045fc <HAL_GPIO_WritePin>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40020400 	.word	0x40020400

08001ff4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001ff8:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <MX_SPI2_Init+0x64>)
 8001ffa:	4a18      	ldr	r2, [pc, #96]	@ (800205c <MX_SPI2_Init+0x68>)
 8001ffc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ffe:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002000:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002004:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002006:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <MX_SPI2_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002012:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002018:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <MX_SPI2_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800201e:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002020:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002024:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002026:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002028:	2230      	movs	r2, #48	@ 0x30
 800202a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800202c:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <MX_SPI2_Init+0x64>)
 800202e:	2200      	movs	r2, #0
 8002030:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002034:	2200      	movs	r2, #0
 8002036:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002038:	4b07      	ldr	r3, [pc, #28]	@ (8002058 <MX_SPI2_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002040:	220a      	movs	r2, #10
 8002042:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002044:	4804      	ldr	r0, [pc, #16]	@ (8002058 <MX_SPI2_Init+0x64>)
 8002046:	f002 ff6f 	bl	8004f28 <HAL_SPI_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002050:	f7ff fbc0 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000844 	.word	0x20000844
 800205c:	40003800 	.word	0x40003800

08002060 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	@ 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2c      	ldr	r2, [pc, #176]	@ (8002130 <HAL_SPI_MspInit+0xd0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d152      	bne.n	8002128 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b2b      	ldr	r3, [pc, #172]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a2a      	ldr	r2, [pc, #168]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 800208c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
 8002092:	4b28      	ldr	r3, [pc, #160]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b24      	ldr	r3, [pc, #144]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a23      	ldr	r2, [pc, #140]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020a8:	f043 0304 	orr.w	r3, r3, #4
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002134 <HAL_SPI_MspInit+0xd4>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020d6:	230c      	movs	r3, #12
 80020d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	2303      	movs	r3, #3
 80020e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020e6:	2305      	movs	r3, #5
 80020e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4811      	ldr	r0, [pc, #68]	@ (8002138 <HAL_SPI_MspInit+0xd8>)
 80020f2:	f002 f907 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002104:	2303      	movs	r3, #3
 8002106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002108:	2305      	movs	r3, #5
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	480a      	ldr	r0, [pc, #40]	@ (800213c <HAL_SPI_MspInit+0xdc>)
 8002114:	f002 f8f6 	bl	8004304 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002118:	2200      	movs	r2, #0
 800211a:	2100      	movs	r1, #0
 800211c:	2024      	movs	r0, #36	@ 0x24
 800211e:	f001 fcb8 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002122:	2024      	movs	r0, #36	@ 0x24
 8002124:	f001 fcd1 	bl	8003aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40003800 	.word	0x40003800
 8002134:	40023800 	.word	0x40023800
 8002138:	40020800 	.word	0x40020800
 800213c:	40020400 	.word	0x40020400

08002140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <HAL_MspInit+0x4c>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a0f      	ldr	r2, [pc, #60]	@ (800218c <HAL_MspInit+0x4c>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <HAL_MspInit+0x4c>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	603b      	str	r3, [r7, #0]
 8002166:	4b09      	ldr	r3, [pc, #36]	@ (800218c <HAL_MspInit+0x4c>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	4a08      	ldr	r2, [pc, #32]	@ (800218c <HAL_MspInit+0x4c>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	6413      	str	r3, [r2, #64]	@ 0x40
 8002172:	4b06      	ldr	r3, [pc, #24]	@ (800218c <HAL_MspInit+0x4c>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800

08002190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <NMI_Handler+0x4>

08002198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <HardFault_Handler+0x4>

080021a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <MemManage_Handler+0x4>

080021a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <BusFault_Handler+0x4>

080021b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <UsageFault_Handler+0x4>

080021b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e6:	f000 fd07 	bl	8002bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <ADC_IRQHandler+0x10>)
 80021f6:	f000 fe3b 	bl	8002e70 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200004ac 	.word	0x200004ac

08002204 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 8002208:	2080      	movs	r0, #128	@ 0x80
 800220a:	f002 fa11 	bl	8004630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002218:	4802      	ldr	r0, [pc, #8]	@ (8002224 <SPI2_IRQHandler+0x10>)
 800221a:	f003 fb15 	bl	8005848 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000844 	.word	0x20000844

08002228 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800222c:	4802      	ldr	r0, [pc, #8]	@ (8002238 <USART1_IRQHandler+0x10>)
 800222e:	f004 f9c3 	bl	80065b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000d94 	.word	0x20000d94

0800223c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002240:	4802      	ldr	r0, [pc, #8]	@ (800224c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002242:	f003 fe21 	bl	8005e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000974 	.word	0x20000974

08002250 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002254:	4802      	ldr	r0, [pc, #8]	@ (8002260 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8002256:	f003 fe17 	bl	8005e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200009bc 	.word	0x200009bc

08002264 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002268:	4802      	ldr	r0, [pc, #8]	@ (8002274 <TIM6_IRQHandler+0x10>)
 800226a:	f003 fe0d 	bl	8005e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	2000089c 	.word	0x2000089c

08002278 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <TIM7_IRQHandler+0x10>)
 800227e:	f003 fe03 	bl	8005e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200008e4 	.word	0x200008e4

0800228c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <DMA2_Stream0_IRQHandler+0x10>)
 8002292:	f001 fdcd 	bl	8003e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200004f4 	.word	0x200004f4

080022a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <DMA2_Stream2_IRQHandler+0x10>)
 80022a6:	f001 fdc3 	bl	8003e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000ddc 	.word	0x20000ddc

080022b4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80022b8:	4802      	ldr	r0, [pc, #8]	@ (80022c4 <DMA2_Stream7_IRQHandler+0x10>)
 80022ba:	f001 fdb9 	bl	8003e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000e3c 	.word	0x20000e3c

080022c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <SystemInit+0x20>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d2:	4a05      	ldr	r2, [pc, #20]	@ (80022e8 <SystemInit+0x20>)
 80022d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <NTC_ADC2Temperature>:
  -442, -461, -482, -507, -534, -567, -608,
  -663, -751, -839
};


int NTC_ADC2Temperature(unsigned int adc_value){
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002334 <NTC_ADC2Temperature+0x48>)
 80022fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fe:	60fb      	str	r3, [r7, #12]
  p2 = NTC_table[ (adc_value >> 4)+1];
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	091b      	lsrs	r3, r3, #4
 8002304:	3301      	adds	r3, #1
 8002306:	4a0b      	ldr	r2, [pc, #44]	@ (8002334 <NTC_ADC2Temperature+0x48>)
 8002308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230c:	60bb      	str	r3, [r7, #8]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	68f9      	ldr	r1, [r7, #12]
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	1acb      	subs	r3, r1, r3
 8002316:	4619      	mov	r1, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	1ad3      	subs	r3, r2, r3
};
 8002326:	4618      	mov	r0, r3
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000034 	.word	0x20000034

08002338 <MX_TIM6_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233e:	463b      	mov	r3, r7
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <MX_TIM6_Init+0x64>)
 8002348:	4a15      	ldr	r2, [pc, #84]	@ (80023a0 <MX_TIM6_Init+0x68>)
 800234a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1599;
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <MX_TIM6_Init+0x64>)
 800234e:	f240 623f 	movw	r2, #1599	@ 0x63f
 8002352:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <MX_TIM6_Init+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 62499;
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <MX_TIM6_Init+0x64>)
 800235c:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8002360:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <MX_TIM6_Init+0x64>)
 8002364:	2200      	movs	r2, #0
 8002366:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <MX_TIM6_Init+0x64>)
 800236a:	f003 fccd 	bl	8005d08 <HAL_TIM_Base_Init>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002374:	f7ff fa2e 	bl	80017d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002378:	2300      	movs	r3, #0
 800237a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002380:	463b      	mov	r3, r7
 8002382:	4619      	mov	r1, r3
 8002384:	4805      	ldr	r0, [pc, #20]	@ (800239c <MX_TIM6_Init+0x64>)
 8002386:	f003 ff3d 	bl	8006204 <HAL_TIMEx_MasterConfigSynchronization>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002390:	f7ff fa20 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	2000089c 	.word	0x2000089c
 80023a0:	40001000 	.word	0x40001000

080023a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023aa:	4a0d      	ldr	r2, [pc, #52]	@ (80023e0 <MX_TIM7_Init+0x3c>)
 80023ac:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 80023ae:	4b0b      	ldr	r3, [pc, #44]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023b4:	4b09      	ldr	r3, [pc, #36]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49999;
 80023ba:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023bc:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80023c0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c2:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023c8:	4804      	ldr	r0, [pc, #16]	@ (80023dc <MX_TIM7_Init+0x38>)
 80023ca:	f003 fc9d 	bl	8005d08 <HAL_TIM_Base_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 80023d4:	f7ff f9fe 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200008e4 	.word	0x200008e4
 80023e0:	40001400 	.word	0x40001400

080023e4 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80023e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <MX_TIM10_Init+0x40>)
 80023ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002428 <MX_TIM10_Init+0x44>)
 80023ec:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80023ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <MX_TIM10_Init+0x40>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <MX_TIM10_Init+0x40>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <MX_TIM10_Init+0x40>)
 80023fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002400:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002402:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <MX_TIM10_Init+0x40>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002408:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <MX_TIM10_Init+0x40>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800240e:	4805      	ldr	r0, [pc, #20]	@ (8002424 <MX_TIM10_Init+0x40>)
 8002410:	f003 fc7a 	bl	8005d08 <HAL_TIM_Base_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800241a:	f7ff f9db 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	2000092c 	.word	0x2000092c
 8002428:	40014400 	.word	0x40014400

0800242c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002430:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <MX_TIM13_Init+0x40>)
 8002432:	4a0f      	ldr	r2, [pc, #60]	@ (8002470 <MX_TIM13_Init+0x44>)
 8002434:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 799;
 8002436:	4b0d      	ldr	r3, [pc, #52]	@ (800246c <MX_TIM13_Init+0x40>)
 8002438:	f240 321f 	movw	r2, #799	@ 0x31f
 800243c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243e:	4b0b      	ldr	r3, [pc, #44]	@ (800246c <MX_TIM13_Init+0x40>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 62499;
 8002444:	4b09      	ldr	r3, [pc, #36]	@ (800246c <MX_TIM13_Init+0x40>)
 8002446:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800244a:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	4b07      	ldr	r3, [pc, #28]	@ (800246c <MX_TIM13_Init+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002452:	4b06      	ldr	r3, [pc, #24]	@ (800246c <MX_TIM13_Init+0x40>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002458:	4804      	ldr	r0, [pc, #16]	@ (800246c <MX_TIM13_Init+0x40>)
 800245a:	f003 fc55 	bl	8005d08 <HAL_TIM_Base_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002464:	f7ff f9b6 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000974 	.word	0x20000974
 8002470:	40001c00 	.word	0x40001c00

08002474 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002478:	4b0e      	ldr	r3, [pc, #56]	@ (80024b4 <MX_TIM14_Init+0x40>)
 800247a:	4a0f      	ldr	r2, [pc, #60]	@ (80024b8 <MX_TIM14_Init+0x44>)
 800247c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 400;
 800247e:	4b0d      	ldr	r3, [pc, #52]	@ (80024b4 <MX_TIM14_Init+0x40>)
 8002480:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002484:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002486:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <MX_TIM14_Init+0x40>)
 8002488:	2200      	movs	r2, #0
 800248a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 49999;
 800248c:	4b09      	ldr	r3, [pc, #36]	@ (80024b4 <MX_TIM14_Init+0x40>)
 800248e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002492:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002494:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <MX_TIM14_Init+0x40>)
 8002496:	2200      	movs	r2, #0
 8002498:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249a:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <MX_TIM14_Init+0x40>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80024a0:	4804      	ldr	r0, [pc, #16]	@ (80024b4 <MX_TIM14_Init+0x40>)
 80024a2:	f003 fc31 	bl	8005d08 <HAL_TIM_Base_Init>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80024ac:	f7ff f992 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	200009bc 	.word	0x200009bc
 80024b8:	40002000 	.word	0x40002000

080024bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a42      	ldr	r2, [pc, #264]	@ (80025d4 <HAL_TIM_Base_MspInit+0x118>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d116      	bne.n	80024fc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
 80024d2:	4b41      	ldr	r3, [pc, #260]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	4a40      	ldr	r2, [pc, #256]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80024d8:	f043 0310 	orr.w	r3, r3, #16
 80024dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80024de:	4b3e      	ldr	r3, [pc, #248]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	61fb      	str	r3, [r7, #28]
 80024e8:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80024ea:	2200      	movs	r2, #0
 80024ec:	2100      	movs	r1, #0
 80024ee:	2036      	movs	r0, #54	@ 0x36
 80024f0:	f001 facf 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80024f4:	2036      	movs	r0, #54	@ 0x36
 80024f6:	f001 fae8 	bl	8003aca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80024fa:	e066      	b.n	80025ca <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM7)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a36      	ldr	r2, [pc, #216]	@ (80025dc <HAL_TIM_Base_MspInit+0x120>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d116      	bne.n	8002534 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	4a32      	ldr	r2, [pc, #200]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002510:	f043 0320 	orr.w	r3, r3, #32
 8002514:	6413      	str	r3, [r2, #64]	@ 0x40
 8002516:	4b30      	ldr	r3, [pc, #192]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	f003 0320 	and.w	r3, r3, #32
 800251e:	61bb      	str	r3, [r7, #24]
 8002520:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2100      	movs	r1, #0
 8002526:	2037      	movs	r0, #55	@ 0x37
 8002528:	f001 fab3 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800252c:	2037      	movs	r0, #55	@ 0x37
 800252e:	f001 facc 	bl	8003aca <HAL_NVIC_EnableIRQ>
}
 8002532:	e04a      	b.n	80025ca <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM10)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a29      	ldr	r2, [pc, #164]	@ (80025e0 <HAL_TIM_Base_MspInit+0x124>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d10e      	bne.n	800255c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	4b25      	ldr	r3, [pc, #148]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	4a24      	ldr	r2, [pc, #144]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800254c:	6453      	str	r3, [r2, #68]	@ 0x44
 800254e:	4b22      	ldr	r3, [pc, #136]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	697b      	ldr	r3, [r7, #20]
}
 800255a:	e036      	b.n	80025ca <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM13)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a20      	ldr	r2, [pc, #128]	@ (80025e4 <HAL_TIM_Base_MspInit+0x128>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d116      	bne.n	8002594 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	4a1a      	ldr	r2, [pc, #104]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002574:	6413      	str	r3, [r2, #64]	@ 0x40
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	202c      	movs	r0, #44	@ 0x2c
 8002588:	f001 fa83 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800258c:	202c      	movs	r0, #44	@ 0x2c
 800258e:	f001 fa9c 	bl	8003aca <HAL_NVIC_EnableIRQ>
}
 8002592:	e01a      	b.n	80025ca <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM14)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a13      	ldr	r2, [pc, #76]	@ (80025e8 <HAL_TIM_Base_MspInit+0x12c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d115      	bne.n	80025ca <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	4b0d      	ldr	r3, [pc, #52]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	4a0c      	ldr	r2, [pc, #48]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80025a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ae:	4b0a      	ldr	r3, [pc, #40]	@ (80025d8 <HAL_TIM_Base_MspInit+0x11c>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	202d      	movs	r0, #45	@ 0x2d
 80025c0:	f001 fa67 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80025c4:	202d      	movs	r0, #45	@ 0x2d
 80025c6:	f001 fa80 	bl	8003aca <HAL_NVIC_EnableIRQ>
}
 80025ca:	bf00      	nop
 80025cc:	3720      	adds	r7, #32
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40001000 	.word	0x40001000
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40001400 	.word	0x40001400
 80025e0:	40014400 	.word	0x40014400
 80025e4:	40001c00 	.word	0x40001c00
 80025e8:	40002000 	.word	0x40002000

080025ec <uart_cmd_push>:
static uint16_t cmd_tail = 0;



uint8_t uart_cmd_push(const uint8_t *data, uint16_t len)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
    if (len > CMD_BUF_SIZE)
 80025f8:	887b      	ldrh	r3, [r7, #2]
 80025fa:	2b80      	cmp	r3, #128	@ 0x80
 80025fc:	d901      	bls.n	8002602 <uart_cmd_push+0x16>
        return 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	e042      	b.n	8002688 <uart_cmd_push+0x9c>
  __ASM volatile ("cpsid i" : : : "memory");
 8002602:	b672      	cpsid	i
}
 8002604:	bf00      	nop

    __disable_irq();

    uint16_t free = (cmd_head >= cmd_tail)
 8002606:	4b23      	ldr	r3, [pc, #140]	@ (8002694 <uart_cmd_push+0xa8>)
 8002608:	881a      	ldrh	r2, [r3, #0]
 800260a:	4b23      	ldr	r3, [pc, #140]	@ (8002698 <uart_cmd_push+0xac>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d308      	bcc.n	8002624 <uart_cmd_push+0x38>
        ? (CMD_BUF_SIZE - (cmd_head - cmd_tail) - 1)
 8002612:	4b21      	ldr	r3, [pc, #132]	@ (8002698 <uart_cmd_push+0xac>)
 8002614:	881a      	ldrh	r2, [r3, #0]
 8002616:	4b1f      	ldr	r3, [pc, #124]	@ (8002694 <uart_cmd_push+0xa8>)
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 800261e:	337f      	adds	r3, #127	@ 0x7f
 8002620:	b29b      	uxth	r3, r3
 8002622:	e007      	b.n	8002634 <uart_cmd_push+0x48>
        : (cmd_tail - cmd_head - 1);
 8002624:	4b1c      	ldr	r3, [pc, #112]	@ (8002698 <uart_cmd_push+0xac>)
 8002626:	881a      	ldrh	r2, [r3, #0]
 8002628:	4b1a      	ldr	r3, [pc, #104]	@ (8002694 <uart_cmd_push+0xa8>)
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 8002630:	3b01      	subs	r3, #1
 8002632:	b29b      	uxth	r3, r3
 8002634:	81bb      	strh	r3, [r7, #12]

    if (len > free)
 8002636:	887a      	ldrh	r2, [r7, #2]
 8002638:	89bb      	ldrh	r3, [r7, #12]
 800263a:	429a      	cmp	r2, r3
 800263c:	d903      	bls.n	8002646 <uart_cmd_push+0x5a>
  __ASM volatile ("cpsie i" : : : "memory");
 800263e:	b662      	cpsie	i
}
 8002640:	bf00      	nop
    {
        __enable_irq();
        return 0;
 8002642:	2300      	movs	r3, #0
 8002644:	e020      	b.n	8002688 <uart_cmd_push+0x9c>
    }

    for (uint16_t i = 0; i < len; i++)
 8002646:	2300      	movs	r3, #0
 8002648:	81fb      	strh	r3, [r7, #14]
 800264a:	e016      	b.n	800267a <uart_cmd_push+0x8e>
    {
        cmd_buf[cmd_head++] = data[i];
 800264c:	89fb      	ldrh	r3, [r7, #14]
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	441a      	add	r2, r3
 8002652:	4b10      	ldr	r3, [pc, #64]	@ (8002694 <uart_cmd_push+0xa8>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	1c59      	adds	r1, r3, #1
 8002658:	b288      	uxth	r0, r1
 800265a:	490e      	ldr	r1, [pc, #56]	@ (8002694 <uart_cmd_push+0xa8>)
 800265c:	8008      	strh	r0, [r1, #0]
 800265e:	4619      	mov	r1, r3
 8002660:	7812      	ldrb	r2, [r2, #0]
 8002662:	4b0e      	ldr	r3, [pc, #56]	@ (800269c <uart_cmd_push+0xb0>)
 8002664:	545a      	strb	r2, [r3, r1]
        if (cmd_head >= CMD_BUF_SIZE)
 8002666:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <uart_cmd_push+0xa8>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	2b7f      	cmp	r3, #127	@ 0x7f
 800266c:	d902      	bls.n	8002674 <uart_cmd_push+0x88>
            cmd_head = 0;
 800266e:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <uart_cmd_push+0xa8>)
 8002670:	2200      	movs	r2, #0
 8002672:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 8002674:	89fb      	ldrh	r3, [r7, #14]
 8002676:	3301      	adds	r3, #1
 8002678:	81fb      	strh	r3, [r7, #14]
 800267a:	89fa      	ldrh	r2, [r7, #14]
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	429a      	cmp	r2, r3
 8002680:	d3e4      	bcc.n	800264c <uart_cmd_push+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 8002682:	b662      	cpsie	i
}
 8002684:	bf00      	nop
    }

    __enable_irq();
    return 1;
 8002686:	2301      	movs	r3, #1
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	20000a84 	.word	0x20000a84
 8002698:	20000a86 	.word	0x20000a86
 800269c:	20000a04 	.word	0x20000a04

080026a0 <uart_cmd_pop>:

uint8_t uart_cmd_pop(uint8_t *out, uint16_t maxlen)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	807b      	strh	r3, [r7, #2]
    uint16_t len = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80026b0:	b672      	cpsid	i
}
 80026b2:	bf00      	nop

    __disable_irq();

    while (cmd_tail != cmd_head && len < maxlen)
 80026b4:	e016      	b.n	80026e4 <uart_cmd_pop+0x44>
    {
        out[len++] = cmd_buf[cmd_tail++];
 80026b6:	4b15      	ldr	r3, [pc, #84]	@ (800270c <uart_cmd_pop+0x6c>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	1c5a      	adds	r2, r3, #1
 80026bc:	b291      	uxth	r1, r2
 80026be:	4a13      	ldr	r2, [pc, #76]	@ (800270c <uart_cmd_pop+0x6c>)
 80026c0:	8011      	strh	r1, [r2, #0]
 80026c2:	4619      	mov	r1, r3
 80026c4:	89fb      	ldrh	r3, [r7, #14]
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	81fa      	strh	r2, [r7, #14]
 80026ca:	461a      	mov	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4413      	add	r3, r2
 80026d0:	4a0f      	ldr	r2, [pc, #60]	@ (8002710 <uart_cmd_pop+0x70>)
 80026d2:	5c52      	ldrb	r2, [r2, r1]
 80026d4:	701a      	strb	r2, [r3, #0]
        if (cmd_tail >= CMD_BUF_SIZE)
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <uart_cmd_pop+0x6c>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	2b7f      	cmp	r3, #127	@ 0x7f
 80026dc:	d902      	bls.n	80026e4 <uart_cmd_pop+0x44>
            cmd_tail = 0;
 80026de:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <uart_cmd_pop+0x6c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	801a      	strh	r2, [r3, #0]
    while (cmd_tail != cmd_head && len < maxlen)
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <uart_cmd_pop+0x6c>)
 80026e6:	881a      	ldrh	r2, [r3, #0]
 80026e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <uart_cmd_pop+0x74>)
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d003      	beq.n	80026f8 <uart_cmd_pop+0x58>
 80026f0:	89fa      	ldrh	r2, [r7, #14]
 80026f2:	887b      	ldrh	r3, [r7, #2]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d3de      	bcc.n	80026b6 <uart_cmd_pop+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 80026f8:	b662      	cpsie	i
}
 80026fa:	bf00      	nop
    }

    __enable_irq();
    return len;
 80026fc:	89fb      	ldrh	r3, [r7, #14]
 80026fe:	b2db      	uxtb	r3, r3
}
 8002700:	4618      	mov	r0, r3
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	20000a86 	.word	0x20000a86
 8002710:	20000a04 	.word	0x20000a04
 8002714:	20000a84 	.word	0x20000a84

08002718 <uart_tx_init>:

/* =========================================================
 *                         TX
 * ========================================================= */
void uart_tx_init(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
    tx_head = tx_tail = 0;
 800271c:	2100      	movs	r1, #0
 800271e:	4b07      	ldr	r3, [pc, #28]	@ (800273c <uart_tx_init+0x24>)
 8002720:	460a      	mov	r2, r1
 8002722:	801a      	strh	r2, [r3, #0]
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <uart_tx_init+0x28>)
 8002726:	460a      	mov	r2, r1
 8002728:	801a      	strh	r2, [r3, #0]
    tx_dma_busy = 0;
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <uart_tx_init+0x2c>)
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]
}
 8002730:	bf00      	nop
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000c8a 	.word	0x20000c8a
 8002740:	20000c88 	.word	0x20000c88
 8002744:	20000c8c 	.word	0x20000c8c

08002748 <uart_tx_write>:

uint8_t uart_tx_write(const uint8_t *data, uint16_t len)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	807b      	strh	r3, [r7, #2]
    uint16_t free;

    if (tx_head >= tx_tail)
 8002754:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <uart_tx_write+0xb8>)
 8002756:	881b      	ldrh	r3, [r3, #0]
 8002758:	b29a      	uxth	r2, r3
 800275a:	4b2a      	ldr	r3, [pc, #168]	@ (8002804 <uart_tx_write+0xbc>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	429a      	cmp	r2, r3
 8002762:	d30b      	bcc.n	800277c <uart_tx_write+0x34>
        free = UART_TX_BUF_SIZE - (tx_head - tx_tail) - 1;
 8002764:	4b27      	ldr	r3, [pc, #156]	@ (8002804 <uart_tx_write+0xbc>)
 8002766:	881b      	ldrh	r3, [r3, #0]
 8002768:	b29a      	uxth	r2, r3
 800276a:	4b25      	ldr	r3, [pc, #148]	@ (8002800 <uart_tx_write+0xb8>)
 800276c:	881b      	ldrh	r3, [r3, #0]
 800276e:	b29b      	uxth	r3, r3
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	b29b      	uxth	r3, r3
 8002774:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8002778:	81fb      	strh	r3, [r7, #14]
 800277a:	e009      	b.n	8002790 <uart_tx_write+0x48>
    else
        free = tx_tail - tx_head - 1;
 800277c:	4b21      	ldr	r3, [pc, #132]	@ (8002804 <uart_tx_write+0xbc>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b29a      	uxth	r2, r3
 8002782:	4b1f      	ldr	r3, [pc, #124]	@ (8002800 <uart_tx_write+0xb8>)
 8002784:	881b      	ldrh	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	b29b      	uxth	r3, r3
 800278c:	3b01      	subs	r3, #1
 800278e:	81fb      	strh	r3, [r7, #14]

    if (len > free)
 8002790:	887a      	ldrh	r2, [r7, #2]
 8002792:	89fb      	ldrh	r3, [r7, #14]
 8002794:	429a      	cmp	r2, r3
 8002796:	d901      	bls.n	800279c <uart_tx_write+0x54>
        return 0;
 8002798:	2300      	movs	r3, #0
 800279a:	e02c      	b.n	80027f6 <uart_tx_write+0xae>

    for (uint16_t i = 0; i < len; i++)
 800279c:	2300      	movs	r3, #0
 800279e:	81bb      	strh	r3, [r7, #12]
 80027a0:	e019      	b.n	80027d6 <uart_tx_write+0x8e>
    {
        tx_buf[tx_head++] = data[i];
 80027a2:	89bb      	ldrh	r3, [r7, #12]
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	441a      	add	r2, r3
 80027a8:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <uart_tx_write+0xb8>)
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	1c59      	adds	r1, r3, #1
 80027b0:	b288      	uxth	r0, r1
 80027b2:	4913      	ldr	r1, [pc, #76]	@ (8002800 <uart_tx_write+0xb8>)
 80027b4:	8008      	strh	r0, [r1, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	7812      	ldrb	r2, [r2, #0]
 80027ba:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <uart_tx_write+0xc0>)
 80027bc:	545a      	strb	r2, [r3, r1]
        if (tx_head >= UART_TX_BUF_SIZE)
 80027be:	4b10      	ldr	r3, [pc, #64]	@ (8002800 <uart_tx_write+0xb8>)
 80027c0:	881b      	ldrh	r3, [r3, #0]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027c8:	d302      	bcc.n	80027d0 <uart_tx_write+0x88>
            tx_head = 0;
 80027ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002800 <uart_tx_write+0xb8>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 80027d0:	89bb      	ldrh	r3, [r7, #12]
 80027d2:	3301      	adds	r3, #1
 80027d4:	81bb      	strh	r3, [r7, #12]
 80027d6:	89ba      	ldrh	r2, [r7, #12]
 80027d8:	887b      	ldrh	r3, [r7, #2]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d3e1      	bcc.n	80027a2 <uart_tx_write+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 80027de:	b672      	cpsid	i
}
 80027e0:	bf00      	nop
    }

    __disable_irq();
    if (!tx_dma_busy)
 80027e2:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <uart_tx_write+0xc4>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <uart_tx_write+0xa8>
        uart_tx_start_dma();
 80027ec:	f000 f810 	bl	8002810 <uart_tx_start_dma>
  __ASM volatile ("cpsie i" : : : "memory");
 80027f0:	b662      	cpsie	i
}
 80027f2:	bf00      	nop
    __enable_irq();

    return 1;
 80027f4:	2301      	movs	r3, #1
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000c88 	.word	0x20000c88
 8002804:	20000c8a 	.word	0x20000c8a
 8002808:	20000a88 	.word	0x20000a88
 800280c:	20000c8c 	.word	0x20000c8c

08002810 <uart_tx_start_dma>:

static void uart_tx_start_dma(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
    if (tx_dma_busy || tx_head == tx_tail)
 8002816:	4b1b      	ldr	r3, [pc, #108]	@ (8002884 <uart_tx_start_dma+0x74>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d12d      	bne.n	800287c <uart_tx_start_dma+0x6c>
 8002820:	4b19      	ldr	r3, [pc, #100]	@ (8002888 <uart_tx_start_dma+0x78>)
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	b29a      	uxth	r2, r3
 8002826:	4b19      	ldr	r3, [pc, #100]	@ (800288c <uart_tx_start_dma+0x7c>)
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	b29b      	uxth	r3, r3
 800282c:	429a      	cmp	r2, r3
 800282e:	d025      	beq.n	800287c <uart_tx_start_dma+0x6c>
        return;

    tx_dma_busy = 1;
 8002830:	4b14      	ldr	r3, [pc, #80]	@ (8002884 <uart_tx_start_dma+0x74>)
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]

    uint16_t len;
    if (tx_head > tx_tail)
 8002836:	4b14      	ldr	r3, [pc, #80]	@ (8002888 <uart_tx_start_dma+0x78>)
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	b29a      	uxth	r2, r3
 800283c:	4b13      	ldr	r3, [pc, #76]	@ (800288c <uart_tx_start_dma+0x7c>)
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
 8002842:	429a      	cmp	r2, r3
 8002844:	d908      	bls.n	8002858 <uart_tx_start_dma+0x48>
        len = tx_head - tx_tail;
 8002846:	4b10      	ldr	r3, [pc, #64]	@ (8002888 <uart_tx_start_dma+0x78>)
 8002848:	881b      	ldrh	r3, [r3, #0]
 800284a:	b29a      	uxth	r2, r3
 800284c:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <uart_tx_start_dma+0x7c>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	b29b      	uxth	r3, r3
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	80fb      	strh	r3, [r7, #6]
 8002856:	e005      	b.n	8002864 <uart_tx_start_dma+0x54>
    else
        len = UART_TX_BUF_SIZE - tx_tail;
 8002858:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <uart_tx_start_dma+0x7c>)
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	b29b      	uxth	r3, r3
 800285e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8002862:	80fb      	strh	r3, [r7, #6]

    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 8002864:	4b09      	ldr	r3, [pc, #36]	@ (800288c <uart_tx_start_dma+0x7c>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	461a      	mov	r2, r3
 800286c:	4b08      	ldr	r3, [pc, #32]	@ (8002890 <uart_tx_start_dma+0x80>)
 800286e:	4413      	add	r3, r2
 8002870:	88fa      	ldrh	r2, [r7, #6]
 8002872:	4619      	mov	r1, r3
 8002874:	4807      	ldr	r0, [pc, #28]	@ (8002894 <uart_tx_start_dma+0x84>)
 8002876:	f003 fda5 	bl	80063c4 <HAL_UART_Transmit_DMA>
 800287a:	e000      	b.n	800287e <uart_tx_start_dma+0x6e>
        return;
 800287c:	bf00      	nop
}
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	20000c8c 	.word	0x20000c8c
 8002888:	20000c88 	.word	0x20000c88
 800288c:	20000c8a 	.word	0x20000c8a
 8002890:	20000a88 	.word	0x20000a88
 8002894:	20000d94 	.word	0x20000d94

08002898 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
    if (huart != &huart1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a12      	ldr	r2, [pc, #72]	@ (80028ec <HAL_UART_TxCpltCallback+0x54>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d11c      	bne.n	80028e2 <HAL_UART_TxCpltCallback+0x4a>
        return;

    tx_tail += huart->TxXferSize;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80028ac:	4b10      	ldr	r3, [pc, #64]	@ (80028f0 <HAL_UART_TxCpltCallback+0x58>)
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	4413      	add	r3, r2
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <HAL_UART_TxCpltCallback+0x58>)
 80028b8:	801a      	strh	r2, [r3, #0]
    if (tx_tail >= UART_TX_BUF_SIZE)
 80028ba:	4b0d      	ldr	r3, [pc, #52]	@ (80028f0 <HAL_UART_TxCpltCallback+0x58>)
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028c4:	d307      	bcc.n	80028d6 <HAL_UART_TxCpltCallback+0x3e>
        tx_tail -= UART_TX_BUF_SIZE;
 80028c6:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <HAL_UART_TxCpltCallback+0x58>)
 80028c8:	881b      	ldrh	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	4b07      	ldr	r3, [pc, #28]	@ (80028f0 <HAL_UART_TxCpltCallback+0x58>)
 80028d4:	801a      	strh	r2, [r3, #0]

    tx_dma_busy = 0;
 80028d6:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <HAL_UART_TxCpltCallback+0x5c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	701a      	strb	r2, [r3, #0]
    uart_tx_start_dma();
 80028dc:	f7ff ff98 	bl	8002810 <uart_tx_start_dma>
 80028e0:	e000      	b.n	80028e4 <HAL_UART_TxCpltCallback+0x4c>
        return;
 80028e2:	bf00      	nop
}
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000d94 	.word	0x20000d94
 80028f0:	20000c8a 	.word	0x20000c8a
 80028f4:	20000c8c 	.word	0x20000c8c

080028f8 <uart_rx_init>:

/* =========================================================
 *                         RX
 * ========================================================= */
void uart_rx_init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
    rx_head = rx_tail = 0;
 80028fc:	2100      	movs	r1, #0
 80028fe:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <uart_rx_init+0x34>)
 8002900:	460a      	mov	r2, r1
 8002902:	801a      	strh	r2, [r3, #0]
 8002904:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <uart_rx_init+0x38>)
 8002906:	460a      	mov	r2, r1
 8002908:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 800290a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800290e:	4909      	ldr	r1, [pc, #36]	@ (8002934 <uart_rx_init+0x3c>)
 8002910:	4809      	ldr	r0, [pc, #36]	@ (8002938 <uart_rx_init+0x40>)
 8002912:	f003 fdd3 	bl	80064bc <HAL_UART_Receive_DMA>

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <uart_rx_init+0x40>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68da      	ldr	r2, [r3, #12]
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <uart_rx_init+0x40>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 0210 	orr.w	r2, r2, #16
 8002924:	60da      	str	r2, [r3, #12]
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000d92 	.word	0x20000d92
 8002930:	20000d90 	.word	0x20000d90
 8002934:	20000c90 	.word	0x20000c90
 8002938:	20000d94 	.word	0x20000d94

0800293c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002940:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002942:	4a12      	ldr	r2, [pc, #72]	@ (800298c <MX_USART1_UART_Init+0x50>)
 8002944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800295a:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002972:	4805      	ldr	r0, [pc, #20]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002974:	f003 fcd6 	bl	8006324 <HAL_UART_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800297e:	f7fe ff29 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000d94 	.word	0x20000d94
 800298c:	40011000 	.word	0x40011000

08002990 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08a      	sub	sp, #40	@ 0x28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a4d      	ldr	r2, [pc, #308]	@ (8002ae4 <HAL_UART_MspInit+0x154>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	f040 8093 	bne.w	8002ada <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029b4:	2300      	movs	r3, #0
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029be:	f043 0310 	orr.w	r3, r3, #16
 80029c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c4:	4b48      	ldr	r3, [pc, #288]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d0:	2300      	movs	r3, #0
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	4b44      	ldr	r3, [pc, #272]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	4a43      	ldr	r2, [pc, #268]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e0:	4b41      	ldr	r3, [pc, #260]	@ (8002ae8 <HAL_UART_MspInit+0x158>)
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029ec:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fa:	2303      	movs	r3, #3
 80029fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029fe:	2307      	movs	r3, #7
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a02:	f107 0314 	add.w	r3, r7, #20
 8002a06:	4619      	mov	r1, r3
 8002a08:	4838      	ldr	r0, [pc, #224]	@ (8002aec <HAL_UART_MspInit+0x15c>)
 8002a0a:	f001 fc7b 	bl	8004304 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002a0e:	4b38      	ldr	r3, [pc, #224]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a10:	4a38      	ldr	r2, [pc, #224]	@ (8002af4 <HAL_UART_MspInit+0x164>)
 8002a12:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002a14:	4b36      	ldr	r3, [pc, #216]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a16:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a1a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a1c:	4b34      	ldr	r3, [pc, #208]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a22:	4b33      	ldr	r3, [pc, #204]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a28:	4b31      	ldr	r3, [pc, #196]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a2e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a30:	4b2f      	ldr	r3, [pc, #188]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a36:	4b2e      	ldr	r3, [pc, #184]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a42:	4b2b      	ldr	r3, [pc, #172]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a44:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a48:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a4a:	4b29      	ldr	r3, [pc, #164]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a50:	4827      	ldr	r0, [pc, #156]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a52:	f001 f855 	bl	8003b00 <HAL_DMA_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002a5c:	f7fe feba 	bl	80017d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a23      	ldr	r2, [pc, #140]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a66:	4a22      	ldr	r2, [pc, #136]	@ (8002af0 <HAL_UART_MspInit+0x160>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002a6c:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a6e:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <HAL_UART_MspInit+0x16c>)
 8002a70:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002a72:	4b21      	ldr	r3, [pc, #132]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a78:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a7c:	2240      	movs	r2, #64	@ 0x40
 8002a7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a80:	4b1d      	ldr	r3, [pc, #116]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a86:	4b1c      	ldr	r3, [pc, #112]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a8c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a94:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a9a:	4b17      	ldr	r3, [pc, #92]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002aa0:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002aa2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002aa6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aa8:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002aae:	4812      	ldr	r0, [pc, #72]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002ab0:	f001 f826 	bl	8003b00 <HAL_DMA_Init>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002aba:	f7fe fe8b 	bl	80017d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002ac2:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8002af8 <HAL_UART_MspInit+0x168>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2100      	movs	r1, #0
 8002ace:	2025      	movs	r0, #37	@ 0x25
 8002ad0:	f000 ffdf 	bl	8003a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ad4:	2025      	movs	r0, #37	@ 0x25
 8002ad6:	f000 fff8 	bl	8003aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ada:	bf00      	nop
 8002adc:	3728      	adds	r7, #40	@ 0x28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40011000 	.word	0x40011000
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	40020000 	.word	0x40020000
 8002af0:	20000ddc 	.word	0x20000ddc
 8002af4:	40026440 	.word	0x40026440
 8002af8:	20000e3c 	.word	0x20000e3c
 8002afc:	400264b8 	.word	0x400264b8

08002b00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002b00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b04:	f7ff fbe0 	bl	80022c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b08:	480c      	ldr	r0, [pc, #48]	@ (8002b3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b0a:	490d      	ldr	r1, [pc, #52]	@ (8002b40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b10:	e002      	b.n	8002b18 <LoopCopyDataInit>

08002b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b16:	3304      	adds	r3, #4

08002b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b1c:	d3f9      	bcc.n	8002b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b20:	4c0a      	ldr	r4, [pc, #40]	@ (8002b4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b24:	e001      	b.n	8002b2a <LoopFillZerobss>

08002b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b28:	3204      	adds	r2, #4

08002b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b2c:	d3fb      	bcc.n	8002b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b2e:	f004 fef3 	bl	8007918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b32:	f7fe fdc5 	bl	80016c0 <main>
  bx  lr    
 8002b36:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002b38:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b40:	20000490 	.word	0x20000490
  ldr r2, =_sidata
 8002b44:	08007ba8 	.word	0x08007ba8
  ldr r2, =_sbss
 8002b48:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8002b4c:	20000fd8 	.word	0x20000fd8

08002b50 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b50:	e7fe      	b.n	8002b50 <CAN1_RX0_IRQHandler>
	...

08002b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b58:	4b0e      	ldr	r3, [pc, #56]	@ (8002b94 <HAL_Init+0x40>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b94 <HAL_Init+0x40>)
 8002b5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b64:	4b0b      	ldr	r3, [pc, #44]	@ (8002b94 <HAL_Init+0x40>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a0a      	ldr	r2, [pc, #40]	@ (8002b94 <HAL_Init+0x40>)
 8002b6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b70:	4b08      	ldr	r3, [pc, #32]	@ (8002b94 <HAL_Init+0x40>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a07      	ldr	r2, [pc, #28]	@ (8002b94 <HAL_Init+0x40>)
 8002b76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b7c:	2003      	movs	r0, #3
 8002b7e:	f000 ff7d 	bl	8003a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b82:	200f      	movs	r0, #15
 8002b84:	f000 f808 	bl	8002b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b88:	f7ff fada 	bl	8002140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40023c00 	.word	0x40023c00

08002b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ba0:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <HAL_InitTick+0x54>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <HAL_InitTick+0x58>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 ff95 	bl	8003ae6 <HAL_SYSTICK_Config>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e00e      	b.n	8002be4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b0f      	cmp	r3, #15
 8002bca:	d80a      	bhi.n	8002be2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bcc:	2200      	movs	r2, #0
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd4:	f000 ff5d 	bl	8003a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bd8:	4a06      	ldr	r2, [pc, #24]	@ (8002bf4 <HAL_InitTick+0x5c>)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	e000      	b.n	8002be4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	20000030 	.word	0x20000030
 8002bf0:	2000043c 	.word	0x2000043c
 8002bf4:	20000438 	.word	0x20000438

08002bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bfc:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_IncTick+0x20>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <HAL_IncTick+0x24>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4413      	add	r3, r2
 8002c08:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <HAL_IncTick+0x24>)
 8002c0a:	6013      	str	r3, [r2, #0]
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	2000043c 	.word	0x2000043c
 8002c1c:	20000e9c 	.word	0x20000e9c

08002c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return uwTick;
 8002c24:	4b03      	ldr	r3, [pc, #12]	@ (8002c34 <HAL_GetTick+0x14>)
 8002c26:	681b      	ldr	r3, [r3, #0]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000e9c 	.word	0x20000e9c

08002c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c40:	f7ff ffee 	bl	8002c20 <HAL_GetTick>
 8002c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c50:	d005      	beq.n	8002c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c52:	4b0a      	ldr	r3, [pc, #40]	@ (8002c7c <HAL_Delay+0x44>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c5e:	bf00      	nop
 8002c60:	f7ff ffde 	bl	8002c20 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d8f7      	bhi.n	8002c60 <HAL_Delay+0x28>
  {
  }
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2000043c 	.word	0x2000043c

08002c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e033      	b.n	8002cfe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fd fd28 	bl	80006f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d118      	bne.n	8002cf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cc6:	f023 0302 	bic.w	r3, r3, #2
 8002cca:	f043 0202 	orr.w	r2, r3, #2
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 fc7a 	bl	80035cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	f023 0303 	bic.w	r3, r3, #3
 8002ce6:	f043 0201 	orr.w	r2, r3, #1
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cee:	e001      	b.n	8002cf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <HAL_ADC_Start+0x1a>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e097      	b.n	8002e52 <HAL_ADC_Start+0x14a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d018      	beq.n	8002d6a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d48:	4b45      	ldr	r3, [pc, #276]	@ (8002e60 <HAL_ADC_Start+0x158>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a45      	ldr	r2, [pc, #276]	@ (8002e64 <HAL_ADC_Start+0x15c>)
 8002d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d52:	0c9a      	lsrs	r2, r3, #18
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d5c:	e002      	b.n	8002d64 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	3b01      	subs	r3, #1
 8002d62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f9      	bne.n	8002d5e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d15f      	bne.n	8002e38 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d80:	f023 0301 	bic.w	r3, r3, #1
 8002d84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d007      	beq.n	8002daa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002da2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002db6:	d106      	bne.n	8002dc6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbc:	f023 0206 	bic.w	r2, r3, #6
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	645a      	str	r2, [r3, #68]	@ 0x44
 8002dc4:	e002      	b.n	8002dcc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dd4:	4b24      	ldr	r3, [pc, #144]	@ (8002e68 <HAL_ADC_Start+0x160>)
 8002dd6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002de0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10f      	bne.n	8002e0e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d129      	bne.n	8002e50 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	e020      	b.n	8002e50 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <HAL_ADC_Start+0x164>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d11b      	bne.n	8002e50 <HAL_ADC_Start+0x148>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d114      	bne.n	8002e50 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e34:	609a      	str	r2, [r3, #8]
 8002e36:	e00b      	b.n	8002e50 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f043 0210 	orr.w	r2, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	20000030 	.word	0x20000030
 8002e64:	431bde83 	.word	0x431bde83
 8002e68:	40012300 	.word	0x40012300
 8002e6c:	40012000 	.word	0x40012000

08002e70 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f003 0320 	and.w	r3, r3, #32
 8002e9e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d049      	beq.n	8002f3a <HAL_ADC_IRQHandler+0xca>
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d046      	beq.n	8002f3a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d105      	bne.n	8002ec4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d12b      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d127      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d006      	beq.n	8002ef6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d119      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0220 	bic.w	r2, r2, #32
 8002f04:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d105      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f9a4 	bl	8003278 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0212 	mvn.w	r2, #18
 8002f38:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f48:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d057      	beq.n	8003000 <HAL_ADC_IRQHandler+0x190>
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d054      	beq.n	8003000 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d139      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f82:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d006      	beq.n	8002f98 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d12b      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d124      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d11d      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d119      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fca:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d105      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	f043 0201 	orr.w	r2, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 fc69 	bl	80038c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f06f 020c 	mvn.w	r2, #12
 8002ffe:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d017      	beq.n	8003046 <HAL_ADC_IRQHandler+0x1d6>
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d014      	beq.n	8003046 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d10d      	bne.n	8003046 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f932 	bl	80032a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0201 	mvn.w	r2, #1
 8003044:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003054:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d015      	beq.n	8003088 <HAL_ADC_IRQHandler+0x218>
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d012      	beq.n	8003088 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003066:	f043 0202 	orr.w	r2, r3, #2
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f06f 0220 	mvn.w	r2, #32
 8003076:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 f91b 	bl	80032b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f06f 0220 	mvn.w	r2, #32
 8003086:	601a      	str	r2, [r3, #0]
  }
}
 8003088:	bf00      	nop
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b088      	sub	sp, #32
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d101      	bne.n	80030b2 <HAL_ADC_Start_DMA+0x22>
 80030ae:	2302      	movs	r3, #2
 80030b0:	e0d0      	b.n	8003254 <HAL_ADC_Start_DMA+0x1c4>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d018      	beq.n	80030fa <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030d8:	4b60      	ldr	r3, [pc, #384]	@ (800325c <HAL_ADC_Start_DMA+0x1cc>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a60      	ldr	r2, [pc, #384]	@ (8003260 <HAL_ADC_Start_DMA+0x1d0>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	0c9a      	lsrs	r2, r3, #18
 80030e4:	4613      	mov	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	4413      	add	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80030ec:	e002      	b.n	80030f4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	3b01      	subs	r3, #1
 80030f2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f9      	bne.n	80030ee <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003104:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003108:	d107      	bne.n	800311a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003118:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b01      	cmp	r3, #1
 8003126:	f040 8088 	bne.w	800323a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003132:	f023 0301 	bic.w	r3, r3, #1
 8003136:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003148:	2b00      	cmp	r3, #0
 800314a:	d007      	beq.n	800315c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003150:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003154:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003168:	d106      	bne.n	8003178 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316e:	f023 0206 	bic.w	r2, r3, #6
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	@ 0x44
 8003176:	e002      	b.n	800317e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003186:	4b37      	ldr	r3, [pc, #220]	@ (8003264 <HAL_ADC_Start_DMA+0x1d4>)
 8003188:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800318e:	4a36      	ldr	r2, [pc, #216]	@ (8003268 <HAL_ADC_Start_DMA+0x1d8>)
 8003190:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003196:	4a35      	ldr	r2, [pc, #212]	@ (800326c <HAL_ADC_Start_DMA+0x1dc>)
 8003198:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800319e:	4a34      	ldr	r2, [pc, #208]	@ (8003270 <HAL_ADC_Start_DMA+0x1e0>)
 80031a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031ba:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689a      	ldr	r2, [r3, #8]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ca:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	334c      	adds	r3, #76	@ 0x4c
 80031d6:	4619      	mov	r1, r3
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f000 fd3e 	bl	8003c5c <HAL_DMA_Start_IT>
 80031e0:	4603      	mov	r3, r0
 80031e2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10f      	bne.n	8003210 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d129      	bne.n	8003252 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	e020      	b.n	8003252 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a17      	ldr	r2, [pc, #92]	@ (8003274 <HAL_ADC_Start_DMA+0x1e4>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d11b      	bne.n	8003252 <HAL_ADC_Start_DMA+0x1c2>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d114      	bne.n	8003252 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	e00b      	b.n	8003252 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f043 0210 	orr.w	r2, r3, #16
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324a:	f043 0201 	orr.w	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003252:	7ffb      	ldrb	r3, [r7, #31]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3720      	adds	r7, #32
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000030 	.word	0x20000030
 8003260:	431bde83 	.word	0x431bde83
 8003264:	40012300 	.word	0x40012300
 8003268:	080037c5 	.word	0x080037c5
 800326c:	0800387f 	.word	0x0800387f
 8003270:	0800389b 	.word	0x0800389b
 8003274:	40012000 	.word	0x40012000

08003278 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1c>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e105      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x228>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b09      	cmp	r3, #9
 80032f2:	d925      	bls.n	8003340 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68d9      	ldr	r1, [r3, #12]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	461a      	mov	r2, r3
 8003302:	4613      	mov	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4413      	add	r3, r2
 8003308:	3b1e      	subs	r3, #30
 800330a:	2207      	movs	r2, #7
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43da      	mvns	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	400a      	ands	r2, r1
 8003318:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68d9      	ldr	r1, [r3, #12]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	b29b      	uxth	r3, r3
 800332a:	4618      	mov	r0, r3
 800332c:	4603      	mov	r3, r0
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4403      	add	r3, r0
 8003332:	3b1e      	subs	r3, #30
 8003334:	409a      	lsls	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	60da      	str	r2, [r3, #12]
 800333e:	e022      	b.n	8003386 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6919      	ldr	r1, [r3, #16]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	461a      	mov	r2, r3
 800334e:	4613      	mov	r3, r2
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	4413      	add	r3, r2
 8003354:	2207      	movs	r2, #7
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	43da      	mvns	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	400a      	ands	r2, r1
 8003362:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6919      	ldr	r1, [r3, #16]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	4618      	mov	r0, r3
 8003376:	4603      	mov	r3, r0
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	4403      	add	r3, r0
 800337c:	409a      	lsls	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b06      	cmp	r3, #6
 800338c:	d824      	bhi.n	80033d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	3b05      	subs	r3, #5
 80033a0:	221f      	movs	r2, #31
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43da      	mvns	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	400a      	ands	r2, r1
 80033ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	4618      	mov	r0, r3
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	3b05      	subs	r3, #5
 80033ca:	fa00 f203 	lsl.w	r2, r0, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80033d6:	e04c      	b.n	8003472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b0c      	cmp	r3, #12
 80033de:	d824      	bhi.n	800342a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4413      	add	r3, r2
 80033f0:	3b23      	subs	r3, #35	@ 0x23
 80033f2:	221f      	movs	r2, #31
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43da      	mvns	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	400a      	ands	r2, r1
 8003400:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	b29b      	uxth	r3, r3
 800340e:	4618      	mov	r0, r3
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	3b23      	subs	r3, #35	@ 0x23
 800341c:	fa00 f203 	lsl.w	r2, r0, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	631a      	str	r2, [r3, #48]	@ 0x30
 8003428:	e023      	b.n	8003472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	3b41      	subs	r3, #65	@ 0x41
 800343c:	221f      	movs	r2, #31
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43da      	mvns	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	400a      	ands	r2, r1
 800344a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	b29b      	uxth	r3, r3
 8003458:	4618      	mov	r0, r3
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4413      	add	r3, r2
 8003464:	3b41      	subs	r3, #65	@ 0x41
 8003466:	fa00 f203 	lsl.w	r2, r0, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003472:	4b22      	ldr	r3, [pc, #136]	@ (80034fc <HAL_ADC_ConfigChannel+0x234>)
 8003474:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a21      	ldr	r2, [pc, #132]	@ (8003500 <HAL_ADC_ConfigChannel+0x238>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d109      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x1cc>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b12      	cmp	r3, #18
 8003486:	d105      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a19      	ldr	r2, [pc, #100]	@ (8003500 <HAL_ADC_ConfigChannel+0x238>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d123      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x21e>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d003      	beq.n	80034ae <HAL_ADC_ConfigChannel+0x1e6>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b11      	cmp	r3, #17
 80034ac:	d11b      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2b10      	cmp	r3, #16
 80034c0:	d111      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034c2:	4b10      	ldr	r3, [pc, #64]	@ (8003504 <HAL_ADC_ConfigChannel+0x23c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a10      	ldr	r2, [pc, #64]	@ (8003508 <HAL_ADC_ConfigChannel+0x240>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	0c9a      	lsrs	r2, r3, #18
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034d8:	e002      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	3b01      	subs	r3, #1
 80034de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f9      	bne.n	80034da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	40012300 	.word	0x40012300
 8003500:	40012000 	.word	0x40012000
 8003504:	20000030 	.word	0x20000030
 8003508:	431bde83 	.word	0x431bde83

0800350c <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */

  /* Process locked */
  __HAL_LOCK(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800351c:	2b01      	cmp	r3, #1
 800351e:	d101      	bne.n	8003524 <HAL_ADC_AnalogWDGConfig+0x18>
 8003520:	2302      	movs	r3, #2
 8003522:	e04d      	b.n	80035c0 <HAL_ADC_AnalogWDGConfig+0xb4>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (AnalogWDGConfig->ITMode == ENABLE)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	7c1b      	ldrb	r3, [r3, #16]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d108      	bne.n	8003546 <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003542:	605a      	str	r2, [r3, #4]
 8003544:	e007      	b.n	8003556 <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003554:	605a      	str	r2, [r3, #4]
  }

  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003564:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003568:	6053      	str	r3, [r2, #4]

  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6859      	ldr	r1, [r3, #4]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	605a      	str	r2, [r3, #4]

  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	6852      	ldr	r2, [r2, #4]
 8003584:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	6892      	ldr	r2, [r2, #8]
 800358e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 021f 	bic.w	r2, r2, #31
 800359e:	605a      	str	r2, [r3, #4]

  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	4619      	mov	r1, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	605a      	str	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035d4:	4b79      	ldr	r3, [pc, #484]	@ (80037bc <ADC_Init+0x1f0>)
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	431a      	orrs	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003600:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6859      	ldr	r1, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	021a      	lsls	r2, r3, #8
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003624:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003646:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6899      	ldr	r1, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365e:	4a58      	ldr	r2, [pc, #352]	@ (80037c0 <ADC_Init+0x1f4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d022      	beq.n	80036aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003672:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6899      	ldr	r1, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003694:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6899      	ldr	r1, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	e00f      	b.n	80036ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0202 	bic.w	r2, r2, #2
 80036d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6899      	ldr	r1, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	7e1b      	ldrb	r3, [r3, #24]
 80036e4:	005a      	lsls	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d01b      	beq.n	8003730 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003706:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003716:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6859      	ldr	r1, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003722:	3b01      	subs	r3, #1
 8003724:	035a      	lsls	r2, r3, #13
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	e007      	b.n	8003740 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800373e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800374e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	3b01      	subs	r3, #1
 800375c:	051a      	lsls	r2, r3, #20
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003782:	025a      	lsls	r2, r3, #9
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800379a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6899      	ldr	r1, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	029a      	lsls	r2, r3, #10
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]
}
 80037b0:	bf00      	nop
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	40012300 	.word	0x40012300
 80037c0:	0f000001 	.word	0x0f000001

080037c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d13c      	bne.n	8003858 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d12b      	bne.n	8003850 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d127      	bne.n	8003850 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003806:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003818:	2b00      	cmp	r3, #0
 800381a:	d119      	bne.n	8003850 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0220 	bic.w	r2, r2, #32
 800382a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003830:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003848:	f043 0201 	orr.w	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff fd11 	bl	8003278 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003856:	e00e      	b.n	8003876 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	2b00      	cmp	r3, #0
 8003862:	d003      	beq.n	800386c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f7ff fd25 	bl	80032b4 <HAL_ADC_ErrorCallback>
}
 800386a:	e004      	b.n	8003876 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	4798      	blx	r3
}
 8003876:	bf00      	nop
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b084      	sub	sp, #16
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800388a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f7ff fcfd 	bl	800328c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003892:	bf00      	nop
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2240      	movs	r2, #64	@ 0x40
 80038ac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f043 0204 	orr.w	r2, r3, #4
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f7ff fcfa 	bl	80032b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038c0:	bf00      	nop
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003920 <__NVIC_SetPriorityGrouping+0x44>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038f8:	4013      	ands	r3, r2
 80038fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003904:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800390c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800390e:	4a04      	ldr	r2, [pc, #16]	@ (8003920 <__NVIC_SetPriorityGrouping+0x44>)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	60d3      	str	r3, [r2, #12]
}
 8003914:	bf00      	nop
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003928:	4b04      	ldr	r3, [pc, #16]	@ (800393c <__NVIC_GetPriorityGrouping+0x18>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	0a1b      	lsrs	r3, r3, #8
 800392e:	f003 0307 	and.w	r3, r3, #7
}
 8003932:	4618      	mov	r0, r3
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	4603      	mov	r3, r0
 8003948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	2b00      	cmp	r3, #0
 8003950:	db0b      	blt.n	800396a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	f003 021f 	and.w	r2, r3, #31
 8003958:	4907      	ldr	r1, [pc, #28]	@ (8003978 <__NVIC_EnableIRQ+0x38>)
 800395a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	2001      	movs	r0, #1
 8003962:	fa00 f202 	lsl.w	r2, r0, r2
 8003966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	e000e100 	.word	0xe000e100

0800397c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398c:	2b00      	cmp	r3, #0
 800398e:	db0a      	blt.n	80039a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	b2da      	uxtb	r2, r3
 8003994:	490c      	ldr	r1, [pc, #48]	@ (80039c8 <__NVIC_SetPriority+0x4c>)
 8003996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399a:	0112      	lsls	r2, r2, #4
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	440b      	add	r3, r1
 80039a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039a4:	e00a      	b.n	80039bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	4908      	ldr	r1, [pc, #32]	@ (80039cc <__NVIC_SetPriority+0x50>)
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	3b04      	subs	r3, #4
 80039b4:	0112      	lsls	r2, r2, #4
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	440b      	add	r3, r1
 80039ba:	761a      	strb	r2, [r3, #24]
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	e000e100 	.word	0xe000e100
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b089      	sub	sp, #36	@ 0x24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f1c3 0307 	rsb	r3, r3, #7
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	bf28      	it	cs
 80039ee:	2304      	movcs	r3, #4
 80039f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	3304      	adds	r3, #4
 80039f6:	2b06      	cmp	r3, #6
 80039f8:	d902      	bls.n	8003a00 <NVIC_EncodePriority+0x30>
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3b03      	subs	r3, #3
 80039fe:	e000      	b.n	8003a02 <NVIC_EncodePriority+0x32>
 8003a00:	2300      	movs	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a04:	f04f 32ff 	mov.w	r2, #4294967295
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43da      	mvns	r2, r3
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	401a      	ands	r2, r3
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a18:	f04f 31ff 	mov.w	r1, #4294967295
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a22:	43d9      	mvns	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a28:	4313      	orrs	r3, r2
         );
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3724      	adds	r7, #36	@ 0x24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
	...

08003a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a48:	d301      	bcc.n	8003a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e00f      	b.n	8003a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a78 <SysTick_Config+0x40>)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a56:	210f      	movs	r1, #15
 8003a58:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5c:	f7ff ff8e 	bl	800397c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <SysTick_Config+0x40>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a66:	4b04      	ldr	r3, [pc, #16]	@ (8003a78 <SysTick_Config+0x40>)
 8003a68:	2207      	movs	r2, #7
 8003a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	e000e010 	.word	0xe000e010

08003a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff ff29 	bl	80038dc <__NVIC_SetPriorityGrouping>
}
 8003a8a:	bf00      	nop
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b086      	sub	sp, #24
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	4603      	mov	r3, r0
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aa4:	f7ff ff3e 	bl	8003924 <__NVIC_GetPriorityGrouping>
 8003aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	68b9      	ldr	r1, [r7, #8]
 8003aae:	6978      	ldr	r0, [r7, #20]
 8003ab0:	f7ff ff8e 	bl	80039d0 <NVIC_EncodePriority>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aba:	4611      	mov	r1, r2
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff ff5d 	bl	800397c <__NVIC_SetPriority>
}
 8003ac2:	bf00      	nop
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b082      	sub	sp, #8
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff ff31 	bl	8003940 <__NVIC_EnableIRQ>
}
 8003ade:	bf00      	nop
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff ffa2 	bl	8003a38 <SysTick_Config>
 8003af4:	4603      	mov	r3, r0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b0c:	f7ff f888 	bl	8002c20 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e099      	b.n	8003c50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 0201 	bic.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b3c:	e00f      	b.n	8003b5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b3e:	f7ff f86f 	bl	8002c20 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b05      	cmp	r3, #5
 8003b4a:	d908      	bls.n	8003b5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2203      	movs	r2, #3
 8003b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e078      	b.n	8003c50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1e8      	bne.n	8003b3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	4b38      	ldr	r3, [pc, #224]	@ (8003c58 <HAL_DMA_Init+0x158>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d107      	bne.n	8003bc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f023 0307 	bic.w	r3, r3, #7
 8003bde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	d117      	bne.n	8003c22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00e      	beq.n	8003c22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 fb01 	bl	800420c <DMA_CheckFifoParam>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2240      	movs	r2, #64	@ 0x40
 8003c14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e016      	b.n	8003c50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fab8 	bl	80041a0 <DMA_CalcBaseAndBitshift>
 8003c30:	4603      	mov	r3, r0
 8003c32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c38:	223f      	movs	r2, #63	@ 0x3f
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	f010803f 	.word	0xf010803f

08003c5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_DMA_Start_IT+0x26>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e040      	b.n	8003d04 <HAL_DMA_Start_IT+0xa8>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d12f      	bne.n	8003cf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	68b9      	ldr	r1, [r7, #8]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fa4a 	bl	8004144 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb4:	223f      	movs	r2, #63	@ 0x3f
 8003cb6:	409a      	lsls	r2, r3
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0216 	orr.w	r2, r2, #22
 8003cca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d007      	beq.n	8003ce4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0208 	orr.w	r2, r2, #8
 8003ce2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	e005      	b.n	8003d02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003cfe:	2302      	movs	r3, #2
 8003d00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d1a:	f7fe ff81 	bl	8002c20 <HAL_GetTick>
 8003d1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d008      	beq.n	8003d3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2280      	movs	r2, #128	@ 0x80
 8003d30:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e052      	b.n	8003de4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0216 	bic.w	r2, r2, #22
 8003d4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695a      	ldr	r2, [r3, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d103      	bne.n	8003d6e <HAL_DMA_Abort+0x62>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d007      	beq.n	8003d7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0208 	bic.w	r2, r2, #8
 8003d7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0201 	bic.w	r2, r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d8e:	e013      	b.n	8003db8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d90:	f7fe ff46 	bl	8002c20 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b05      	cmp	r3, #5
 8003d9c:	d90c      	bls.n	8003db8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2220      	movs	r2, #32
 8003da2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2203      	movs	r2, #3
 8003da8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e015      	b.n	8003de4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e4      	bne.n	8003d90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dca:	223f      	movs	r2, #63	@ 0x3f
 8003dcc:	409a      	lsls	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d004      	beq.n	8003e0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2280      	movs	r2, #128	@ 0x80
 8003e04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e00c      	b.n	8003e24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2205      	movs	r2, #5
 8003e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0201 	bic.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e3c:	4b8e      	ldr	r3, [pc, #568]	@ (8004078 <HAL_DMA_IRQHandler+0x248>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a8e      	ldr	r2, [pc, #568]	@ (800407c <HAL_DMA_IRQHandler+0x24c>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	0a9b      	lsrs	r3, r3, #10
 8003e48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2208      	movs	r2, #8
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d01a      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d013      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0204 	bic.w	r2, r2, #4
 8003e82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e88:	2208      	movs	r2, #8
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e94:	f043 0201 	orr.w	r2, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d012      	beq.n	8003ed2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00b      	beq.n	8003ed2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eca:	f043 0202 	orr.w	r2, r3, #2
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed6:	2204      	movs	r2, #4
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d012      	beq.n	8003f08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00b      	beq.n	8003f08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef4:	2204      	movs	r2, #4
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f0c:	2210      	movs	r2, #16
 8003f0e:	409a      	lsls	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d043      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d03c      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	409a      	lsls	r2, r3
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d018      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d108      	bne.n	8003f60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d024      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	4798      	blx	r3
 8003f5e:	e01f      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d01b      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	4798      	blx	r3
 8003f70:	e016      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d107      	bne.n	8003f90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0208 	bic.w	r2, r2, #8
 8003f8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	409a      	lsls	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 808f 	beq.w	80040d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0310 	and.w	r3, r3, #16
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 8087 	beq.w	80040d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b05      	cmp	r3, #5
 8003fd8:	d136      	bne.n	8004048 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0216 	bic.w	r2, r2, #22
 8003fe8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ff8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d103      	bne.n	800400a <HAL_DMA_IRQHandler+0x1da>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0208 	bic.w	r2, r2, #8
 8004018:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800401e:	223f      	movs	r2, #63	@ 0x3f
 8004020:	409a      	lsls	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403a:	2b00      	cmp	r3, #0
 800403c:	d07e      	beq.n	800413c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	4798      	blx	r3
        }
        return;
 8004046:	e079      	b.n	800413c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d01d      	beq.n	8004092 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10d      	bne.n	8004080 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004068:	2b00      	cmp	r3, #0
 800406a:	d031      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	4798      	blx	r3
 8004074:	e02c      	b.n	80040d0 <HAL_DMA_IRQHandler+0x2a0>
 8004076:	bf00      	nop
 8004078:	20000030 	.word	0x20000030
 800407c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004084:	2b00      	cmp	r3, #0
 8004086:	d023      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
 8004090:	e01e      	b.n	80040d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10f      	bne.n	80040c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0210 	bic.w	r2, r2, #16
 80040ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d032      	beq.n	800413e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d022      	beq.n	800412a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2205      	movs	r2, #5
 80040e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0201 	bic.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	3301      	adds	r3, #1
 8004100:	60bb      	str	r3, [r7, #8]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	429a      	cmp	r2, r3
 8004106:	d307      	bcc.n	8004118 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f2      	bne.n	80040fc <HAL_DMA_IRQHandler+0x2cc>
 8004116:	e000      	b.n	800411a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004118:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	4798      	blx	r3
 800413a:	e000      	b.n	800413e <HAL_DMA_IRQHandler+0x30e>
        return;
 800413c:	bf00      	nop
    }
  }
}
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004160:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b40      	cmp	r3, #64	@ 0x40
 8004170:	d108      	bne.n	8004184 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004182:	e007      	b.n	8004194 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	60da      	str	r2, [r3, #12]
}
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	3b10      	subs	r3, #16
 80041b0:	4a14      	ldr	r2, [pc, #80]	@ (8004204 <DMA_CalcBaseAndBitshift+0x64>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	091b      	lsrs	r3, r3, #4
 80041b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041ba:	4a13      	ldr	r2, [pc, #76]	@ (8004208 <DMA_CalcBaseAndBitshift+0x68>)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4413      	add	r3, r2
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b03      	cmp	r3, #3
 80041cc:	d909      	bls.n	80041e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041d6:	f023 0303 	bic.w	r3, r3, #3
 80041da:	1d1a      	adds	r2, r3, #4
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	659a      	str	r2, [r3, #88]	@ 0x58
 80041e0:	e007      	b.n	80041f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041ea:	f023 0303 	bic.w	r3, r3, #3
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	aaaaaaab 	.word	0xaaaaaaab
 8004208:	08007a8c 	.word	0x08007a8c

0800420c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d11f      	bne.n	8004266 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d856      	bhi.n	80042da <DMA_CheckFifoParam+0xce>
 800422c:	a201      	add	r2, pc, #4	@ (adr r2, 8004234 <DMA_CheckFifoParam+0x28>)
 800422e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004232:	bf00      	nop
 8004234:	08004245 	.word	0x08004245
 8004238:	08004257 	.word	0x08004257
 800423c:	08004245 	.word	0x08004245
 8004240:	080042db 	.word	0x080042db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d046      	beq.n	80042de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004254:	e043      	b.n	80042de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800425e:	d140      	bne.n	80042e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004264:	e03d      	b.n	80042e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800426e:	d121      	bne.n	80042b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	2b03      	cmp	r3, #3
 8004274:	d837      	bhi.n	80042e6 <DMA_CheckFifoParam+0xda>
 8004276:	a201      	add	r2, pc, #4	@ (adr r2, 800427c <DMA_CheckFifoParam+0x70>)
 8004278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800427c:	0800428d 	.word	0x0800428d
 8004280:	08004293 	.word	0x08004293
 8004284:	0800428d 	.word	0x0800428d
 8004288:	080042a5 	.word	0x080042a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
      break;
 8004290:	e030      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004296:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d025      	beq.n	80042ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042a2:	e022      	b.n	80042ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042ac:	d11f      	bne.n	80042ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042b2:	e01c      	b.n	80042ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d903      	bls.n	80042c2 <DMA_CheckFifoParam+0xb6>
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	2b03      	cmp	r3, #3
 80042be:	d003      	beq.n	80042c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042c0:	e018      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      break;
 80042c6:	e015      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00e      	beq.n	80042f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	73fb      	strb	r3, [r7, #15]
      break;
 80042d8:	e00b      	b.n	80042f2 <DMA_CheckFifoParam+0xe6>
      break;
 80042da:	bf00      	nop
 80042dc:	e00a      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;
 80042de:	bf00      	nop
 80042e0:	e008      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;
 80042e2:	bf00      	nop
 80042e4:	e006      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;
 80042e6:	bf00      	nop
 80042e8:	e004      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;
 80042ea:	bf00      	nop
 80042ec:	e002      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80042ee:	bf00      	nop
 80042f0:	e000      	b.n	80042f4 <DMA_CheckFifoParam+0xe8>
      break;
 80042f2:	bf00      	nop
    }
  } 
  
  return status; 
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop

08004304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004304:	b480      	push	{r7}
 8004306:	b089      	sub	sp, #36	@ 0x24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800430e:	2300      	movs	r3, #0
 8004310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004312:	2300      	movs	r3, #0
 8004314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004316:	2300      	movs	r3, #0
 8004318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800431a:	2300      	movs	r3, #0
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	e153      	b.n	80045c8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004320:	2201      	movs	r2, #1
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	fa02 f303 	lsl.w	r3, r2, r3
 8004328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4013      	ands	r3, r2
 8004332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	429a      	cmp	r2, r3
 800433a:	f040 8142 	bne.w	80045c2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	2b01      	cmp	r3, #1
 8004348:	d005      	beq.n	8004356 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004352:	2b02      	cmp	r3, #2
 8004354:	d130      	bne.n	80043b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	2203      	movs	r2, #3
 8004362:	fa02 f303 	lsl.w	r3, r2, r3
 8004366:	43db      	mvns	r3, r3
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	4013      	ands	r3, r2
 800436c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4313      	orrs	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	69ba      	ldr	r2, [r7, #24]
 8004384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800438c:	2201      	movs	r2, #1
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	091b      	lsrs	r3, r3, #4
 80043a2:	f003 0201 	and.w	r2, r3, #1
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 0303 	and.w	r3, r3, #3
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d017      	beq.n	80043f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	2203      	movs	r2, #3
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	43db      	mvns	r3, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4013      	ands	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	689a      	ldr	r2, [r3, #8]
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d123      	bne.n	8004448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	08da      	lsrs	r2, r3, #3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3208      	adds	r2, #8
 8004408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800440c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	220f      	movs	r2, #15
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	43db      	mvns	r3, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4013      	ands	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	691a      	ldr	r2, [r3, #16]
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f003 0307 	and.w	r3, r3, #7
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	fa02 f303 	lsl.w	r3, r2, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4313      	orrs	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	08da      	lsrs	r2, r3, #3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	3208      	adds	r2, #8
 8004442:	69b9      	ldr	r1, [r7, #24]
 8004444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	2203      	movs	r2, #3
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	43db      	mvns	r3, r3
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	4013      	ands	r3, r2
 800445e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 0203 	and.w	r2, r3, #3
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4313      	orrs	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004484:	2b00      	cmp	r3, #0
 8004486:	f000 809c 	beq.w	80045c2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	4b54      	ldr	r3, [pc, #336]	@ (80045e0 <HAL_GPIO_Init+0x2dc>)
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	4a53      	ldr	r2, [pc, #332]	@ (80045e0 <HAL_GPIO_Init+0x2dc>)
 8004494:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004498:	6453      	str	r3, [r2, #68]	@ 0x44
 800449a:	4b51      	ldr	r3, [pc, #324]	@ (80045e0 <HAL_GPIO_Init+0x2dc>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044a2:	60fb      	str	r3, [r7, #12]
 80044a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044a6:	4a4f      	ldr	r2, [pc, #316]	@ (80045e4 <HAL_GPIO_Init+0x2e0>)
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	089b      	lsrs	r3, r3, #2
 80044ac:	3302      	adds	r3, #2
 80044ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	220f      	movs	r2, #15
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43db      	mvns	r3, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4013      	ands	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a46      	ldr	r2, [pc, #280]	@ (80045e8 <HAL_GPIO_Init+0x2e4>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d013      	beq.n	80044fa <HAL_GPIO_Init+0x1f6>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a45      	ldr	r2, [pc, #276]	@ (80045ec <HAL_GPIO_Init+0x2e8>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d00d      	beq.n	80044f6 <HAL_GPIO_Init+0x1f2>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a44      	ldr	r2, [pc, #272]	@ (80045f0 <HAL_GPIO_Init+0x2ec>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d007      	beq.n	80044f2 <HAL_GPIO_Init+0x1ee>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a43      	ldr	r2, [pc, #268]	@ (80045f4 <HAL_GPIO_Init+0x2f0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d101      	bne.n	80044ee <HAL_GPIO_Init+0x1ea>
 80044ea:	2303      	movs	r3, #3
 80044ec:	e006      	b.n	80044fc <HAL_GPIO_Init+0x1f8>
 80044ee:	2307      	movs	r3, #7
 80044f0:	e004      	b.n	80044fc <HAL_GPIO_Init+0x1f8>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e002      	b.n	80044fc <HAL_GPIO_Init+0x1f8>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <HAL_GPIO_Init+0x1f8>
 80044fa:	2300      	movs	r3, #0
 80044fc:	69fa      	ldr	r2, [r7, #28]
 80044fe:	f002 0203 	and.w	r2, r2, #3
 8004502:	0092      	lsls	r2, r2, #2
 8004504:	4093      	lsls	r3, r2
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4313      	orrs	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800450c:	4935      	ldr	r1, [pc, #212]	@ (80045e4 <HAL_GPIO_Init+0x2e0>)
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	3302      	adds	r3, #2
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800451a:	4b37      	ldr	r3, [pc, #220]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	43db      	mvns	r3, r3
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	4013      	ands	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800453e:	4a2e      	ldr	r2, [pc, #184]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004544:	4b2c      	ldr	r3, [pc, #176]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004568:	4a23      	ldr	r2, [pc, #140]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800456e:	4b22      	ldr	r3, [pc, #136]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	43db      	mvns	r3, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4013      	ands	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004592:	4a19      	ldr	r2, [pc, #100]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004598:	4b17      	ldr	r3, [pc, #92]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	43db      	mvns	r3, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4013      	ands	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d003      	beq.n	80045bc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045bc:	4a0e      	ldr	r2, [pc, #56]	@ (80045f8 <HAL_GPIO_Init+0x2f4>)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3301      	adds	r3, #1
 80045c6:	61fb      	str	r3, [r7, #28]
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	2b0f      	cmp	r3, #15
 80045cc:	f67f aea8 	bls.w	8004320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	3724      	adds	r7, #36	@ 0x24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40023800 	.word	0x40023800
 80045e4:	40013800 	.word	0x40013800
 80045e8:	40020000 	.word	0x40020000
 80045ec:	40020400 	.word	0x40020400
 80045f0:	40020800 	.word	0x40020800
 80045f4:	40020c00 	.word	0x40020c00
 80045f8:	40013c00 	.word	0x40013c00

080045fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	807b      	strh	r3, [r7, #2]
 8004608:	4613      	mov	r3, r2
 800460a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800460c:	787b      	ldrb	r3, [r7, #1]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004612:	887a      	ldrh	r2, [r7, #2]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004618:	e003      	b.n	8004622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800461a:	887b      	ldrh	r3, [r7, #2]
 800461c:	041a      	lsls	r2, r3, #16
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	619a      	str	r2, [r3, #24]
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800463a:	4b08      	ldr	r3, [pc, #32]	@ (800465c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800463c:	695a      	ldr	r2, [r3, #20]
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	4013      	ands	r3, r2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d006      	beq.n	8004654 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004646:	4a05      	ldr	r2, [pc, #20]	@ (800465c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004648:	88fb      	ldrh	r3, [r7, #6]
 800464a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800464c:	88fb      	ldrh	r3, [r7, #6]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc ffac 	bl	80015ac <HAL_GPIO_EXTI_Callback>
  }
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	40013c00 	.word	0x40013c00

08004660 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e0cc      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004674:	4b68      	ldr	r3, [pc, #416]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d90c      	bls.n	800469c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004682:	4b65      	ldr	r3, [pc, #404]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	4b63      	ldr	r3, [pc, #396]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d001      	beq.n	800469c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e0b8      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d020      	beq.n	80046ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d005      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b4:	4b59      	ldr	r3, [pc, #356]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	4a58      	ldr	r2, [pc, #352]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0308 	and.w	r3, r3, #8
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d005      	beq.n	80046d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046cc:	4b53      	ldr	r3, [pc, #332]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	4a52      	ldr	r2, [pc, #328]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d8:	4b50      	ldr	r3, [pc, #320]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	494d      	ldr	r1, [pc, #308]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d044      	beq.n	8004780 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d107      	bne.n	800470e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fe:	4b47      	ldr	r3, [pc, #284]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d119      	bne.n	800473e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e07f      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d003      	beq.n	800471e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800471a:	2b03      	cmp	r3, #3
 800471c:	d107      	bne.n	800472e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471e:	4b3f      	ldr	r3, [pc, #252]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d109      	bne.n	800473e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e06f      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472e:	4b3b      	ldr	r3, [pc, #236]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e067      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800473e:	4b37      	ldr	r3, [pc, #220]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f023 0203 	bic.w	r2, r3, #3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	4934      	ldr	r1, [pc, #208]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	4313      	orrs	r3, r2
 800474e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004750:	f7fe fa66 	bl	8002c20 <HAL_GetTick>
 8004754:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004756:	e00a      	b.n	800476e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004758:	f7fe fa62 	bl	8002c20 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004766:	4293      	cmp	r3, r2
 8004768:	d901      	bls.n	800476e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e04f      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476e:	4b2b      	ldr	r3, [pc, #172]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 020c 	and.w	r2, r3, #12
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	429a      	cmp	r2, r3
 800477e:	d1eb      	bne.n	8004758 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004780:	4b25      	ldr	r3, [pc, #148]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d20c      	bcs.n	80047a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b22      	ldr	r3, [pc, #136]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	4b20      	ldr	r3, [pc, #128]	@ (8004818 <HAL_RCC_ClockConfig+0x1b8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e032      	b.n	800480e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b4:	4b19      	ldr	r3, [pc, #100]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	4916      	ldr	r1, [pc, #88]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d009      	beq.n	80047e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047d2:	4b12      	ldr	r3, [pc, #72]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	00db      	lsls	r3, r3, #3
 80047e0:	490e      	ldr	r1, [pc, #56]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047e6:	f000 f821 	bl	800482c <HAL_RCC_GetSysClockFreq>
 80047ea:	4602      	mov	r2, r0
 80047ec:	4b0b      	ldr	r3, [pc, #44]	@ (800481c <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	091b      	lsrs	r3, r3, #4
 80047f2:	f003 030f 	and.w	r3, r3, #15
 80047f6:	490a      	ldr	r1, [pc, #40]	@ (8004820 <HAL_RCC_ClockConfig+0x1c0>)
 80047f8:	5ccb      	ldrb	r3, [r1, r3]
 80047fa:	fa22 f303 	lsr.w	r3, r2, r3
 80047fe:	4a09      	ldr	r2, [pc, #36]	@ (8004824 <HAL_RCC_ClockConfig+0x1c4>)
 8004800:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004802:	4b09      	ldr	r3, [pc, #36]	@ (8004828 <HAL_RCC_ClockConfig+0x1c8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe f9c6 	bl	8002b98 <HAL_InitTick>

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40023c00 	.word	0x40023c00
 800481c:	40023800 	.word	0x40023800
 8004820:	08007a74 	.word	0x08007a74
 8004824:	20000030 	.word	0x20000030
 8004828:	20000438 	.word	0x20000438

0800482c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800482c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004830:	b090      	sub	sp, #64	@ 0x40
 8004832:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004844:	4b59      	ldr	r3, [pc, #356]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 030c 	and.w	r3, r3, #12
 800484c:	2b08      	cmp	r3, #8
 800484e:	d00d      	beq.n	800486c <HAL_RCC_GetSysClockFreq+0x40>
 8004850:	2b08      	cmp	r3, #8
 8004852:	f200 80a1 	bhi.w	8004998 <HAL_RCC_GetSysClockFreq+0x16c>
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <HAL_RCC_GetSysClockFreq+0x34>
 800485a:	2b04      	cmp	r3, #4
 800485c:	d003      	beq.n	8004866 <HAL_RCC_GetSysClockFreq+0x3a>
 800485e:	e09b      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004860:	4b53      	ldr	r3, [pc, #332]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004862:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004864:	e09b      	b.n	800499e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004866:	4b53      	ldr	r3, [pc, #332]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004868:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800486a:	e098      	b.n	800499e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800486c:	4b4f      	ldr	r3, [pc, #316]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004874:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004876:	4b4d      	ldr	r3, [pc, #308]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d028      	beq.n	80048d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004882:	4b4a      	ldr	r3, [pc, #296]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	099b      	lsrs	r3, r3, #6
 8004888:	2200      	movs	r2, #0
 800488a:	623b      	str	r3, [r7, #32]
 800488c:	627a      	str	r2, [r7, #36]	@ 0x24
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004894:	2100      	movs	r1, #0
 8004896:	4b47      	ldr	r3, [pc, #284]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004898:	fb03 f201 	mul.w	r2, r3, r1
 800489c:	2300      	movs	r3, #0
 800489e:	fb00 f303 	mul.w	r3, r0, r3
 80048a2:	4413      	add	r3, r2
 80048a4:	4a43      	ldr	r2, [pc, #268]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80048a6:	fba0 1202 	umull	r1, r2, r0, r2
 80048aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048ac:	460a      	mov	r2, r1
 80048ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b2:	4413      	add	r3, r2
 80048b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b8:	2200      	movs	r2, #0
 80048ba:	61bb      	str	r3, [r7, #24]
 80048bc:	61fa      	str	r2, [r7, #28]
 80048be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048c6:	f7fb fca7 	bl	8000218 <__aeabi_uldivmod>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4613      	mov	r3, r2
 80048d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d2:	e053      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048d4:	4b35      	ldr	r3, [pc, #212]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	099b      	lsrs	r3, r3, #6
 80048da:	2200      	movs	r2, #0
 80048dc:	613b      	str	r3, [r7, #16]
 80048de:	617a      	str	r2, [r7, #20]
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048e6:	f04f 0b00 	mov.w	fp, #0
 80048ea:	4652      	mov	r2, sl
 80048ec:	465b      	mov	r3, fp
 80048ee:	f04f 0000 	mov.w	r0, #0
 80048f2:	f04f 0100 	mov.w	r1, #0
 80048f6:	0159      	lsls	r1, r3, #5
 80048f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048fc:	0150      	lsls	r0, r2, #5
 80048fe:	4602      	mov	r2, r0
 8004900:	460b      	mov	r3, r1
 8004902:	ebb2 080a 	subs.w	r8, r2, sl
 8004906:	eb63 090b 	sbc.w	r9, r3, fp
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004916:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800491a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800491e:	ebb2 0408 	subs.w	r4, r2, r8
 8004922:	eb63 0509 	sbc.w	r5, r3, r9
 8004926:	f04f 0200 	mov.w	r2, #0
 800492a:	f04f 0300 	mov.w	r3, #0
 800492e:	00eb      	lsls	r3, r5, #3
 8004930:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004934:	00e2      	lsls	r2, r4, #3
 8004936:	4614      	mov	r4, r2
 8004938:	461d      	mov	r5, r3
 800493a:	eb14 030a 	adds.w	r3, r4, sl
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	eb45 030b 	adc.w	r3, r5, fp
 8004944:	607b      	str	r3, [r7, #4]
 8004946:	f04f 0200 	mov.w	r2, #0
 800494a:	f04f 0300 	mov.w	r3, #0
 800494e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004952:	4629      	mov	r1, r5
 8004954:	028b      	lsls	r3, r1, #10
 8004956:	4621      	mov	r1, r4
 8004958:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800495c:	4621      	mov	r1, r4
 800495e:	028a      	lsls	r2, r1, #10
 8004960:	4610      	mov	r0, r2
 8004962:	4619      	mov	r1, r3
 8004964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004966:	2200      	movs	r2, #0
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	60fa      	str	r2, [r7, #12]
 800496c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004970:	f7fb fc52 	bl	8000218 <__aeabi_uldivmod>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	4613      	mov	r3, r2
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x180>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	0c1b      	lsrs	r3, r3, #16
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	3301      	adds	r3, #1
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800498c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	fbb2 f3f3 	udiv	r3, r2, r3
 8004994:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004996:	e002      	b.n	800499e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004998:	4b05      	ldr	r3, [pc, #20]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800499a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800499c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800499e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3740      	adds	r7, #64	@ 0x40
 80049a4:	46bd      	mov	sp, r7
 80049a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049aa:	bf00      	nop
 80049ac:	40023800 	.word	0x40023800
 80049b0:	00f42400 	.word	0x00f42400
 80049b4:	017d7840 	.word	0x017d7840

080049b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049bc:	4b03      	ldr	r3, [pc, #12]	@ (80049cc <HAL_RCC_GetHCLKFreq+0x14>)
 80049be:	681b      	ldr	r3, [r3, #0]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	20000030 	.word	0x20000030

080049d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049d4:	f7ff fff0 	bl	80049b8 <HAL_RCC_GetHCLKFreq>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b05      	ldr	r3, [pc, #20]	@ (80049f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	0a9b      	lsrs	r3, r3, #10
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	4903      	ldr	r1, [pc, #12]	@ (80049f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049e6:	5ccb      	ldrb	r3, [r1, r3]
 80049e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40023800 	.word	0x40023800
 80049f4:	08007a84 	.word	0x08007a84

080049f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049fc:	f7ff ffdc 	bl	80049b8 <HAL_RCC_GetHCLKFreq>
 8004a00:	4602      	mov	r2, r0
 8004a02:	4b05      	ldr	r3, [pc, #20]	@ (8004a18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	0b5b      	lsrs	r3, r3, #13
 8004a08:	f003 0307 	and.w	r3, r3, #7
 8004a0c:	4903      	ldr	r1, [pc, #12]	@ (8004a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a0e:	5ccb      	ldrb	r3, [r1, r3]
 8004a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	08007a84 	.word	0x08007a84

08004a20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e273      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d075      	beq.n	8004b2a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a3e:	4b88      	ldr	r3, [pc, #544]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 030c 	and.w	r3, r3, #12
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d00c      	beq.n	8004a64 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a4a:	4b85      	ldr	r3, [pc, #532]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d112      	bne.n	8004a7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a56:	4b82      	ldr	r3, [pc, #520]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a62:	d10b      	bne.n	8004a7c <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a64:	4b7e      	ldr	r3, [pc, #504]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d05b      	beq.n	8004b28 <HAL_RCC_OscConfig+0x108>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d157      	bne.n	8004b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e24e      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a84:	d106      	bne.n	8004a94 <HAL_RCC_OscConfig+0x74>
 8004a86:	4b76      	ldr	r3, [pc, #472]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a75      	ldr	r2, [pc, #468]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	e01d      	b.n	8004ad0 <HAL_RCC_OscConfig+0xb0>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x98>
 8004a9e:	4b70      	ldr	r3, [pc, #448]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a6f      	ldr	r2, [pc, #444]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aa8:	6013      	str	r3, [r2, #0]
 8004aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a6c      	ldr	r2, [pc, #432]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	e00b      	b.n	8004ad0 <HAL_RCC_OscConfig+0xb0>
 8004ab8:	4b69      	ldr	r3, [pc, #420]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a68      	ldr	r2, [pc, #416]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	4b66      	ldr	r3, [pc, #408]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a65      	ldr	r2, [pc, #404]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d013      	beq.n	8004b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad8:	f7fe f8a2 	bl	8002c20 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ae0:	f7fe f89e 	bl	8002c20 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b64      	cmp	r3, #100	@ 0x64
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e213      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af2:	4b5b      	ldr	r3, [pc, #364]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCC_OscConfig+0xc0>
 8004afe:	e014      	b.n	8004b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b00:	f7fe f88e 	bl	8002c20 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b08:	f7fe f88a 	bl	8002c20 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b64      	cmp	r3, #100	@ 0x64
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e1ff      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b1a:	4b51      	ldr	r3, [pc, #324]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0xe8>
 8004b26:	e000      	b.n	8004b2a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d063      	beq.n	8004bfe <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b36:	4b4a      	ldr	r3, [pc, #296]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 030c 	and.w	r3, r3, #12
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00b      	beq.n	8004b5a <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b42:	4b47      	ldr	r3, [pc, #284]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f003 030c 	and.w	r3, r3, #12
        || \
 8004b4a:	2b08      	cmp	r3, #8
 8004b4c:	d11c      	bne.n	8004b88 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4e:	4b44      	ldr	r3, [pc, #272]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d116      	bne.n	8004b88 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b5a:	4b41      	ldr	r3, [pc, #260]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d005      	beq.n	8004b72 <HAL_RCC_OscConfig+0x152>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d001      	beq.n	8004b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e1d3      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b72:	4b3b      	ldr	r3, [pc, #236]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	4937      	ldr	r1, [pc, #220]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b86:	e03a      	b.n	8004bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d020      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b90:	4b34      	ldr	r3, [pc, #208]	@ (8004c64 <HAL_RCC_OscConfig+0x244>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b96:	f7fe f843 	bl	8002c20 <HAL_GetTick>
 8004b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9e:	f7fe f83f 	bl	8002c20 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e1b4      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0f0      	beq.n	8004b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bbc:	4b28      	ldr	r3, [pc, #160]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	4925      	ldr	r1, [pc, #148]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	600b      	str	r3, [r1, #0]
 8004bd0:	e015      	b.n	8004bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bd2:	4b24      	ldr	r3, [pc, #144]	@ (8004c64 <HAL_RCC_OscConfig+0x244>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd8:	f7fe f822 	bl	8002c20 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004be0:	f7fe f81e 	bl	8002c20 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e193      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d036      	beq.n	8004c78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d016      	beq.n	8004c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c12:	4b15      	ldr	r3, [pc, #84]	@ (8004c68 <HAL_RCC_OscConfig+0x248>)
 8004c14:	2201      	movs	r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c18:	f7fe f802 	bl	8002c20 <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c20:	f7fd fffe 	bl	8002c20 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e173      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c32:	4b0b      	ldr	r3, [pc, #44]	@ (8004c60 <HAL_RCC_OscConfig+0x240>)
 8004c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0f0      	beq.n	8004c20 <HAL_RCC_OscConfig+0x200>
 8004c3e:	e01b      	b.n	8004c78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c40:	4b09      	ldr	r3, [pc, #36]	@ (8004c68 <HAL_RCC_OscConfig+0x248>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c46:	f7fd ffeb 	bl	8002c20 <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c4c:	e00e      	b.n	8004c6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c4e:	f7fd ffe7 	bl	8002c20 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d907      	bls.n	8004c6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e15c      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
 8004c60:	40023800 	.word	0x40023800
 8004c64:	42470000 	.word	0x42470000
 8004c68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c6c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1ea      	bne.n	8004c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 8097 	beq.w	8004db4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c86:	2300      	movs	r3, #0
 8004c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c8a:	4b83      	ldr	r3, [pc, #524]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10f      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c96:	2300      	movs	r3, #0
 8004c98:	60bb      	str	r3, [r7, #8]
 8004c9a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	4a7e      	ldr	r2, [pc, #504]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ca6:	4b7c      	ldr	r3, [pc, #496]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cae:	60bb      	str	r3, [r7, #8]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb6:	4b79      	ldr	r3, [pc, #484]	@ (8004e9c <HAL_RCC_OscConfig+0x47c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d118      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cc2:	4b76      	ldr	r3, [pc, #472]	@ (8004e9c <HAL_RCC_OscConfig+0x47c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a75      	ldr	r2, [pc, #468]	@ (8004e9c <HAL_RCC_OscConfig+0x47c>)
 8004cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cce:	f7fd ffa7 	bl	8002c20 <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd6:	f7fd ffa3 	bl	8002c20 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e118      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce8:	4b6c      	ldr	r3, [pc, #432]	@ (8004e9c <HAL_RCC_OscConfig+0x47c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d0f0      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d106      	bne.n	8004d0a <HAL_RCC_OscConfig+0x2ea>
 8004cfc:	4b66      	ldr	r3, [pc, #408]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d00:	4a65      	ldr	r2, [pc, #404]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d02:	f043 0301 	orr.w	r3, r3, #1
 8004d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d08:	e01c      	b.n	8004d44 <HAL_RCC_OscConfig+0x324>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	2b05      	cmp	r3, #5
 8004d10:	d10c      	bne.n	8004d2c <HAL_RCC_OscConfig+0x30c>
 8004d12:	4b61      	ldr	r3, [pc, #388]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d16:	4a60      	ldr	r2, [pc, #384]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d18:	f043 0304 	orr.w	r3, r3, #4
 8004d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1e:	4b5e      	ldr	r3, [pc, #376]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d22:	4a5d      	ldr	r2, [pc, #372]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d2a:	e00b      	b.n	8004d44 <HAL_RCC_OscConfig+0x324>
 8004d2c:	4b5a      	ldr	r3, [pc, #360]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d30:	4a59      	ldr	r2, [pc, #356]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d32:	f023 0301 	bic.w	r3, r3, #1
 8004d36:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d38:	4b57      	ldr	r3, [pc, #348]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3c:	4a56      	ldr	r2, [pc, #344]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d3e:	f023 0304 	bic.w	r3, r3, #4
 8004d42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d015      	beq.n	8004d78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4c:	f7fd ff68 	bl	8002c20 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d54:	f7fd ff64 	bl	8002c20 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e0d7      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d6a:	4b4b      	ldr	r3, [pc, #300]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0ee      	beq.n	8004d54 <HAL_RCC_OscConfig+0x334>
 8004d76:	e014      	b.n	8004da2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d78:	f7fd ff52 	bl	8002c20 <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7e:	e00a      	b.n	8004d96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d80:	f7fd ff4e 	bl	8002c20 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e0c1      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1ee      	bne.n	8004d80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004da2:	7dfb      	ldrb	r3, [r7, #23]
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d105      	bne.n	8004db4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004da8:	4b3b      	ldr	r3, [pc, #236]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dac:	4a3a      	ldr	r2, [pc, #232]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004db2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 80ad 	beq.w	8004f18 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dbe:	4b36      	ldr	r3, [pc, #216]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
 8004dc6:	2b08      	cmp	r3, #8
 8004dc8:	d060      	beq.n	8004e8c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d145      	bne.n	8004e5e <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dd2:	4b33      	ldr	r3, [pc, #204]	@ (8004ea0 <HAL_RCC_OscConfig+0x480>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fd ff22 	bl	8002c20 <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de0:	f7fd ff1e 	bl	8002c20 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e093      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df2:	4b29      	ldr	r3, [pc, #164]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1f0      	bne.n	8004de0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69da      	ldr	r2, [r3, #28]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0c:	019b      	lsls	r3, r3, #6
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e14:	085b      	lsrs	r3, r3, #1
 8004e16:	3b01      	subs	r3, #1
 8004e18:	041b      	lsls	r3, r3, #16
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	061b      	lsls	r3, r3, #24
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	071b      	lsls	r3, r3, #28
 8004e2a:	491b      	ldr	r1, [pc, #108]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e30:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea0 <HAL_RCC_OscConfig+0x480>)
 8004e32:	2201      	movs	r2, #1
 8004e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e36:	f7fd fef3 	bl	8002c20 <HAL_GetTick>
 8004e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3c:	e008      	b.n	8004e50 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e3e:	f7fd feef 	bl	8002c20 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d901      	bls.n	8004e50 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e064      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e50:	4b11      	ldr	r3, [pc, #68]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0f0      	beq.n	8004e3e <HAL_RCC_OscConfig+0x41e>
 8004e5c:	e05c      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5e:	4b10      	ldr	r3, [pc, #64]	@ (8004ea0 <HAL_RCC_OscConfig+0x480>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e64:	f7fd fedc 	bl	8002c20 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e6c:	f7fd fed8 	bl	8002c20 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e04d      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7e:	4b06      	ldr	r3, [pc, #24]	@ (8004e98 <HAL_RCC_OscConfig+0x478>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0x44c>
 8004e8a:	e045      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d107      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e040      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	40007000 	.word	0x40007000
 8004ea0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8004f24 <HAL_RCC_OscConfig+0x504>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d030      	beq.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d129      	bne.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d122      	bne.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d119      	bne.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	085b      	lsrs	r3, r3, #1
 8004eec:	3b01      	subs	r3, #1
 8004eee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d10f      	bne.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d107      	bne.n	8004f14 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d001      	beq.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e000      	b.n	8004f1a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3718      	adds	r7, #24
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40023800 	.word	0x40023800

08004f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e07b      	b.n	8005032 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d108      	bne.n	8004f54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f4a:	d009      	beq.n	8004f60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	61da      	str	r2, [r3, #28]
 8004f52:	e005      	b.n	8004f60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7fd f870 	bl	8002060 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	f003 0302 	and.w	r3, r3, #2
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	431a      	orrs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe4:	ea42 0103 	orr.w	r1, r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	0c1b      	lsrs	r3, r3, #16
 8004ffe:	f003 0104 	and.w	r1, r3, #4
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	f003 0210 	and.w	r2, r3, #16
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69da      	ldr	r2, [r3, #28]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005020:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b088      	sub	sp, #32
 800503e:	af00      	add	r7, sp, #0
 8005040:	60f8      	str	r0, [r7, #12]
 8005042:	60b9      	str	r1, [r7, #8]
 8005044:	603b      	str	r3, [r7, #0]
 8005046:	4613      	mov	r3, r2
 8005048:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800504a:	f7fd fde9 	bl	8002c20 <HAL_GetTick>
 800504e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005050:	88fb      	ldrh	r3, [r7, #6]
 8005052:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b01      	cmp	r3, #1
 800505e:	d001      	beq.n	8005064 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005060:	2302      	movs	r3, #2
 8005062:	e12a      	b.n	80052ba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_SPI_Transmit+0x36>
 800506a:	88fb      	ldrh	r3, [r7, #6]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e122      	b.n	80052ba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_SPI_Transmit+0x48>
 800507e:	2302      	movs	r3, #2
 8005080:	e11b      	b.n	80052ba <HAL_SPI_Transmit+0x280>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2203      	movs	r2, #3
 800508e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	88fa      	ldrh	r2, [r7, #6]
 80050a2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	88fa      	ldrh	r2, [r7, #6]
 80050a8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050d0:	d10f      	bne.n	80050f2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050fc:	2b40      	cmp	r3, #64	@ 0x40
 80050fe:	d007      	beq.n	8005110 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800510e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005118:	d152      	bne.n	80051c0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d002      	beq.n	8005128 <HAL_SPI_Transmit+0xee>
 8005122:	8b7b      	ldrh	r3, [r7, #26]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d145      	bne.n	80051b4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512c:	881a      	ldrh	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	1c9a      	adds	r2, r3, #2
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005142:	b29b      	uxth	r3, r3
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800514c:	e032      	b.n	80051b4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b02      	cmp	r3, #2
 800515a:	d112      	bne.n	8005182 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005160:	881a      	ldrh	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516c:	1c9a      	adds	r2, r3, #2
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005180:	e018      	b.n	80051b4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005182:	f7fd fd4d 	bl	8002c20 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	429a      	cmp	r2, r3
 8005190:	d803      	bhi.n	800519a <HAL_SPI_Transmit+0x160>
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005198:	d102      	bne.n	80051a0 <HAL_SPI_Transmit+0x166>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d109      	bne.n	80051b4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e082      	b.n	80052ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1c7      	bne.n	800514e <HAL_SPI_Transmit+0x114>
 80051be:	e053      	b.n	8005268 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_SPI_Transmit+0x194>
 80051c8:	8b7b      	ldrh	r3, [r7, #26]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d147      	bne.n	800525e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	7812      	ldrb	r2, [r2, #0]
 80051da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3b01      	subs	r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051f4:	e033      	b.n	800525e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b02      	cmp	r3, #2
 8005202:	d113      	bne.n	800522c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	7812      	ldrb	r2, [r2, #0]
 8005210:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	86da      	strh	r2, [r3, #54]	@ 0x36
 800522a:	e018      	b.n	800525e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800522c:	f7fd fcf8 	bl	8002c20 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	429a      	cmp	r2, r3
 800523a:	d803      	bhi.n	8005244 <HAL_SPI_Transmit+0x20a>
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005242:	d102      	bne.n	800524a <HAL_SPI_Transmit+0x210>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d109      	bne.n	800525e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e02d      	b.n	80052ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1c6      	bne.n	80051f6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005268:	69fa      	ldr	r2, [r7, #28]
 800526a:	6839      	ldr	r1, [r7, #0]
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 fcf7 	bl	8005c60 <SPI_EndRxTxTransaction>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10a      	bne.n	800529c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80052b8:	2300      	movs	r3, #0
  }
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3720      	adds	r7, #32
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b088      	sub	sp, #32
 80052c6:	af02      	add	r7, sp, #8
 80052c8:	60f8      	str	r0, [r7, #12]
 80052ca:	60b9      	str	r1, [r7, #8]
 80052cc:	603b      	str	r3, [r7, #0]
 80052ce:	4613      	mov	r3, r2
 80052d0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d001      	beq.n	80052e2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80052de:	2302      	movs	r3, #2
 80052e0:	e104      	b.n	80054ec <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d002      	beq.n	80052ee <HAL_SPI_Receive+0x2c>
 80052e8:	88fb      	ldrh	r3, [r7, #6]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e0fc      	b.n	80054ec <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052fa:	d112      	bne.n	8005322 <HAL_SPI_Receive+0x60>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10e      	bne.n	8005322 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2204      	movs	r2, #4
 8005308:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800530c:	88fa      	ldrh	r2, [r7, #6]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	4613      	mov	r3, r2
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 f8eb 	bl	80054f4 <HAL_SPI_TransmitReceive>
 800531e:	4603      	mov	r3, r0
 8005320:	e0e4      	b.n	80054ec <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005322:	f7fd fc7d 	bl	8002c20 <HAL_GetTick>
 8005326:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800532e:	2b01      	cmp	r3, #1
 8005330:	d101      	bne.n	8005336 <HAL_SPI_Receive+0x74>
 8005332:	2302      	movs	r3, #2
 8005334:	e0da      	b.n	80054ec <HAL_SPI_Receive+0x22a>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2204      	movs	r2, #4
 8005342:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	88fa      	ldrh	r2, [r7, #6]
 8005356:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	88fa      	ldrh	r2, [r7, #6]
 800535c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2200      	movs	r2, #0
 8005362:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005384:	d10f      	bne.n	80053a6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005394:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b0:	2b40      	cmp	r3, #64	@ 0x40
 80053b2:	d007      	beq.n	80053c4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d170      	bne.n	80054ae <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053cc:	e035      	b.n	800543a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d115      	bne.n	8005408 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f103 020c 	add.w	r2, r3, #12
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e8:	7812      	ldrb	r2, [r2, #0]
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005406:	e018      	b.n	800543a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005408:	f7fd fc0a 	bl	8002c20 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	429a      	cmp	r2, r3
 8005416:	d803      	bhi.n	8005420 <HAL_SPI_Receive+0x15e>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541e:	d102      	bne.n	8005426 <HAL_SPI_Receive+0x164>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d109      	bne.n	800543a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e058      	b.n	80054ec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1c4      	bne.n	80053ce <HAL_SPI_Receive+0x10c>
 8005444:	e038      	b.n	80054b8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b01      	cmp	r3, #1
 8005452:	d113      	bne.n	800547c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68da      	ldr	r2, [r3, #12]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	b292      	uxth	r2, r2
 8005460:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005466:	1c9a      	adds	r2, r3, #2
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005470:	b29b      	uxth	r3, r3
 8005472:	3b01      	subs	r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800547a:	e018      	b.n	80054ae <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800547c:	f7fd fbd0 	bl	8002c20 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	429a      	cmp	r2, r3
 800548a:	d803      	bhi.n	8005494 <HAL_SPI_Receive+0x1d2>
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005492:	d102      	bne.n	800549a <HAL_SPI_Receive+0x1d8>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d109      	bne.n	80054ae <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e01e      	b.n	80054ec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1c6      	bne.n	8005446 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	6839      	ldr	r1, [r7, #0]
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 fb69 	bl	8005b94 <SPI_EndRxTransaction>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d002      	beq.n	80054ce <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2201      	movs	r2, #1
 80054d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80054ea:	2300      	movs	r3, #0
  }
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08a      	sub	sp, #40	@ 0x28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
 8005500:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005502:	2301      	movs	r3, #1
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005506:	f7fd fb8b 	bl	8002c20 <HAL_GetTick>
 800550a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005512:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800551a:	887b      	ldrh	r3, [r7, #2]
 800551c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800551e:	7ffb      	ldrb	r3, [r7, #31]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d00c      	beq.n	800553e <HAL_SPI_TransmitReceive+0x4a>
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800552a:	d106      	bne.n	800553a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d102      	bne.n	800553a <HAL_SPI_TransmitReceive+0x46>
 8005534:	7ffb      	ldrb	r3, [r7, #31]
 8005536:	2b04      	cmp	r3, #4
 8005538:	d001      	beq.n	800553e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800553a:	2302      	movs	r3, #2
 800553c:	e17f      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x5c>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d002      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x5c>
 800554a:	887b      	ldrh	r3, [r7, #2]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e174      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <HAL_SPI_TransmitReceive+0x6e>
 800555e:	2302      	movs	r3, #2
 8005560:	e16d      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b04      	cmp	r3, #4
 8005574:	d003      	beq.n	800557e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2205      	movs	r2, #5
 800557a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	887a      	ldrh	r2, [r7, #2]
 800558e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	887a      	ldrh	r2, [r7, #2]
 8005594:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	887a      	ldrh	r2, [r7, #2]
 80055a0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	887a      	ldrh	r2, [r7, #2]
 80055a6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055be:	2b40      	cmp	r3, #64	@ 0x40
 80055c0:	d007      	beq.n	80055d2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055da:	d17e      	bne.n	80056da <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d002      	beq.n	80055ea <HAL_SPI_TransmitReceive+0xf6>
 80055e4:	8afb      	ldrh	r3, [r7, #22]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d16c      	bne.n	80056c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	881a      	ldrh	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fa:	1c9a      	adds	r2, r3, #2
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800560e:	e059      	b.n	80056c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b02      	cmp	r3, #2
 800561c:	d11b      	bne.n	8005656 <HAL_SPI_TransmitReceive+0x162>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d016      	beq.n	8005656 <HAL_SPI_TransmitReceive+0x162>
 8005628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562a:	2b01      	cmp	r3, #1
 800562c:	d113      	bne.n	8005656 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005632:	881a      	ldrh	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	1c9a      	adds	r2, r3, #2
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005652:	2300      	movs	r3, #0
 8005654:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b01      	cmp	r3, #1
 8005662:	d119      	bne.n	8005698 <HAL_SPI_TransmitReceive+0x1a4>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d014      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	b292      	uxth	r2, r2
 800567a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005680:	1c9a      	adds	r2, r3, #2
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005694:	2301      	movs	r3, #1
 8005696:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005698:	f7fd fac2 	bl	8002c20 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d80d      	bhi.n	80056c4 <HAL_SPI_TransmitReceive+0x1d0>
 80056a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ae:	d009      	beq.n	80056c4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e0bc      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1a0      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x11c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d19b      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x11c>
 80056d8:	e082      	b.n	80057e0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_SPI_TransmitReceive+0x1f4>
 80056e2:	8afb      	ldrh	r3, [r7, #22]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d171      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	7812      	ldrb	r2, [r2, #0]
 80056f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800570e:	e05d      	b.n	80057cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b02      	cmp	r3, #2
 800571c:	d11c      	bne.n	8005758 <HAL_SPI_TransmitReceive+0x264>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005722:	b29b      	uxth	r3, r3
 8005724:	2b00      	cmp	r3, #0
 8005726:	d017      	beq.n	8005758 <HAL_SPI_TransmitReceive+0x264>
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	2b01      	cmp	r3, #1
 800572c:	d114      	bne.n	8005758 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	330c      	adds	r3, #12
 8005738:	7812      	ldrb	r2, [r2, #0]
 800573a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800574a:	b29b      	uxth	r3, r3
 800574c:	3b01      	subs	r3, #1
 800574e:	b29a      	uxth	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b01      	cmp	r3, #1
 8005764:	d119      	bne.n	800579a <HAL_SPI_TransmitReceive+0x2a6>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d014      	beq.n	800579a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68da      	ldr	r2, [r3, #12]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005782:	1c5a      	adds	r2, r3, #1
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800578c:	b29b      	uxth	r3, r3
 800578e:	3b01      	subs	r3, #1
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005796:	2301      	movs	r3, #1
 8005798:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800579a:	f7fd fa41 	bl	8002c20 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d803      	bhi.n	80057b2 <HAL_SPI_TransmitReceive+0x2be>
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d102      	bne.n	80057b8 <HAL_SPI_TransmitReceive+0x2c4>
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d109      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e038      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d19c      	bne.n	8005710 <HAL_SPI_TransmitReceive+0x21c>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057da:	b29b      	uxth	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d197      	bne.n	8005710 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057e0:	6a3a      	ldr	r2, [r7, #32]
 80057e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f000 fa3b 	bl	8005c60 <SPI_EndRxTxTransaction>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d008      	beq.n	8005802 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e01d      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10a      	bne.n	8005820 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800580a:	2300      	movs	r3, #0
 800580c:	613b      	str	r3, [r7, #16]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	613b      	str	r3, [r7, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800583c:	2300      	movs	r3, #0
  }
}
 800583e:	4618      	mov	r0, r3
 8005840:	3728      	adds	r7, #40	@ 0x28
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
	...

08005848 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	099b      	lsrs	r3, r3, #6
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10f      	bne.n	800588c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	099b      	lsrs	r3, r3, #6
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d004      	beq.n	800588c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	4798      	blx	r3
    return;
 800588a:	e0d7      	b.n	8005a3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00a      	beq.n	80058ae <HAL_SPI_IRQHandler+0x66>
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	09db      	lsrs	r3, r3, #7
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d004      	beq.n	80058ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	4798      	blx	r3
    return;
 80058ac:	e0c6      	b.n	8005a3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	095b      	lsrs	r3, r3, #5
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10c      	bne.n	80058d4 <HAL_SPI_IRQHandler+0x8c>
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	099b      	lsrs	r3, r3, #6
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	0a1b      	lsrs	r3, r3, #8
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 80b4 	beq.w	8005a3c <HAL_SPI_IRQHandler+0x1f4>
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	095b      	lsrs	r3, r3, #5
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 80ad 	beq.w	8005a3c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	099b      	lsrs	r3, r3, #6
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d023      	beq.n	8005936 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b03      	cmp	r3, #3
 80058f8:	d011      	beq.n	800591e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058fe:	f043 0204 	orr.w	r2, r3, #4
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005906:	2300      	movs	r3, #0
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	617b      	str	r3, [r7, #20]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	e00b      	b.n	8005936 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800591e:	2300      	movs	r3, #0
 8005920:	613b      	str	r3, [r7, #16]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	613b      	str	r3, [r7, #16]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	693b      	ldr	r3, [r7, #16]
        return;
 8005934:	e082      	b.n	8005a3c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	095b      	lsrs	r3, r3, #5
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d014      	beq.n	800596c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005946:	f043 0201 	orr.w	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800594e:	2300      	movs	r3, #0
 8005950:	60fb      	str	r3, [r7, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	0a1b      	lsrs	r3, r3, #8
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00c      	beq.n	8005992 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597c:	f043 0208 	orr.w	r2, r3, #8
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005984:	2300      	movs	r3, #0
 8005986:	60bb      	str	r3, [r7, #8]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	60bb      	str	r3, [r7, #8]
 8005990:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005996:	2b00      	cmp	r3, #0
 8005998:	d04f      	beq.n	8005a3a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059a8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d104      	bne.n	80059c6 <HAL_SPI_IRQHandler+0x17e>
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d034      	beq.n	8005a30 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0203 	bic.w	r2, r2, #3
 80059d4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d011      	beq.n	8005a02 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059e2:	4a18      	ldr	r2, [pc, #96]	@ (8005a44 <HAL_SPI_IRQHandler+0x1fc>)
 80059e4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fe f9fe 	bl	8003dec <HAL_DMA_Abort_IT>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d005      	beq.n	8005a02 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d016      	beq.n	8005a38 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0e:	4a0d      	ldr	r2, [pc, #52]	@ (8005a44 <HAL_SPI_IRQHandler+0x1fc>)
 8005a10:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7fe f9e8 	bl	8003dec <HAL_DMA_Abort_IT>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005a2e:	e003      	b.n	8005a38 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f809 	bl	8005a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a36:	e000      	b.n	8005a3a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a38:	bf00      	nop
    return;
 8005a3a:	bf00      	nop
  }
}
 8005a3c:	3720      	adds	r7, #32
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	08005a5d 	.word	0x08005a5d

08005a48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a68:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f7ff ffe6 	bl	8005a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a7c:	bf00      	nop
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	4613      	mov	r3, r2
 8005a92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a94:	f7fd f8c4 	bl	8002c20 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9c:	1a9b      	subs	r3, r3, r2
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aa4:	f7fd f8bc 	bl	8002c20 <HAL_GetTick>
 8005aa8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aaa:	4b39      	ldr	r3, [pc, #228]	@ (8005b90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	015b      	lsls	r3, r3, #5
 8005ab0:	0d1b      	lsrs	r3, r3, #20
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	fb02 f303 	mul.w	r3, r2, r3
 8005ab8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aba:	e055      	b.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac2:	d051      	beq.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac4:	f7fd f8ac 	bl	8002c20 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d902      	bls.n	8005ada <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d13d      	bne.n	8005b56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005af2:	d111      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005afc:	d004      	beq.n	8005b08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b06:	d107      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b20:	d10f      	bne.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e018      	b.n	8005b88 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d102      	bne.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	e002      	b.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	3b01      	subs	r3, #1
 8005b66:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	4013      	ands	r3, r2
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	bf0c      	ite	eq
 8005b78:	2301      	moveq	r3, #1
 8005b7a:	2300      	movne	r3, #0
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	461a      	mov	r2, r3
 8005b80:	79fb      	ldrb	r3, [r7, #7]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d19a      	bne.n	8005abc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3720      	adds	r7, #32
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	20000030 	.word	0x20000030

08005b94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba8:	d111      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bb2:	d004      	beq.n	8005bbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bbc:	d107      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd6:	d12a      	bne.n	8005c2e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be0:	d012      	beq.n	8005c08 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	9300      	str	r3, [sp, #0]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2200      	movs	r2, #0
 8005bea:	2180      	movs	r1, #128	@ 0x80
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f7ff ff49 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d02d      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfc:	f043 0220 	orr.w	r2, r3, #32
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e026      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	2101      	movs	r1, #1
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff ff36 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d01a      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e013      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2200      	movs	r2, #0
 8005c36:	2101      	movs	r1, #1
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f7ff ff23 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d007      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c48:	f043 0220 	orr.w	r2, r3, #32
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e000      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2201      	movs	r2, #1
 8005c74:	2102      	movs	r1, #2
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f7ff ff04 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d007      	beq.n	8005c92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c86:	f043 0220 	orr.w	r2, r3, #32
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e032      	b.n	8005cf8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c92:	4b1b      	ldr	r3, [pc, #108]	@ (8005d00 <SPI_EndRxTxTransaction+0xa0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a1b      	ldr	r2, [pc, #108]	@ (8005d04 <SPI_EndRxTxTransaction+0xa4>)
 8005c98:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9c:	0d5b      	lsrs	r3, r3, #21
 8005c9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ca2:	fb02 f303 	mul.w	r3, r2, r3
 8005ca6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb0:	d112      	bne.n	8005cd8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2180      	movs	r1, #128	@ 0x80
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f7ff fee1 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d016      	beq.n	8005cf6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ccc:	f043 0220 	orr.w	r2, r3, #32
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e00f      	b.n	8005cf8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cee:	2b80      	cmp	r3, #128	@ 0x80
 8005cf0:	d0f2      	beq.n	8005cd8 <SPI_EndRxTxTransaction+0x78>
 8005cf2:	e000      	b.n	8005cf6 <SPI_EndRxTxTransaction+0x96>
        break;
 8005cf4:	bf00      	nop
  }

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3718      	adds	r7, #24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	20000030 	.word	0x20000030
 8005d04:	165e9f81 	.word	0x165e9f81

08005d08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e041      	b.n	8005d9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fc fbc4 	bl	80024bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3304      	adds	r3, #4
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	f000 f9b6 	bl	80060b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
	...

08005da8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d001      	beq.n	8005dc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e04e      	b.n	8005e5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a23      	ldr	r2, [pc, #140]	@ (8005e6c <HAL_TIM_Base_Start_IT+0xc4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d022      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dea:	d01d      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a1f      	ldr	r2, [pc, #124]	@ (8005e70 <HAL_TIM_Base_Start_IT+0xc8>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d018      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e74 <HAL_TIM_Base_Start_IT+0xcc>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a1c      	ldr	r2, [pc, #112]	@ (8005e78 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00e      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <HAL_TIM_Base_Start_IT+0xd4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a19      	ldr	r2, [pc, #100]	@ (8005e80 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d004      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a18      	ldr	r2, [pc, #96]	@ (8005e84 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d111      	bne.n	8005e4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2b06      	cmp	r3, #6
 8005e38:	d010      	beq.n	8005e5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0201 	orr.w	r2, r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4a:	e007      	b.n	8005e5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0201 	orr.w	r2, r2, #1
 8005e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40010000 	.word	0x40010000
 8005e70:	40000400 	.word	0x40000400
 8005e74:	40000800 	.word	0x40000800
 8005e78:	40000c00 	.word	0x40000c00
 8005e7c:	40010400 	.word	0x40010400
 8005e80:	40014000 	.word	0x40014000
 8005e84:	40001800 	.word	0x40001800

08005e88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f003 0302 	and.w	r3, r3, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d020      	beq.n	8005eec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01b      	beq.n	8005eec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f06f 0202 	mvn.w	r2, #2
 8005ebc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f8d2 	bl	800607c <HAL_TIM_IC_CaptureCallback>
 8005ed8:	e005      	b.n	8005ee6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f8c4 	bl	8006068 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 f8d5 	bl	8006090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f003 0304 	and.w	r3, r3, #4
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d020      	beq.n	8005f38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d01b      	beq.n	8005f38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f06f 0204 	mvn.w	r2, #4
 8005f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f8ac 	bl	800607c <HAL_TIM_IC_CaptureCallback>
 8005f24:	e005      	b.n	8005f32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f89e 	bl	8006068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f8af 	bl	8006090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d020      	beq.n	8005f84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f003 0308 	and.w	r3, r3, #8
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d01b      	beq.n	8005f84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f06f 0208 	mvn.w	r2, #8
 8005f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2204      	movs	r2, #4
 8005f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	f003 0303 	and.w	r3, r3, #3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d003      	beq.n	8005f72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f886 	bl	800607c <HAL_TIM_IC_CaptureCallback>
 8005f70:	e005      	b.n	8005f7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 f878 	bl	8006068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f000 f889 	bl	8006090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f003 0310 	and.w	r3, r3, #16
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d020      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f003 0310 	and.w	r3, r3, #16
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d01b      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f06f 0210 	mvn.w	r2, #16
 8005fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2208      	movs	r2, #8
 8005fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 f860 	bl	800607c <HAL_TIM_IC_CaptureCallback>
 8005fbc:	e005      	b.n	8005fca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 f852 	bl	8006068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 f863 	bl	8006090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00c      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d007      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0201 	mvn.w	r2, #1
 8005fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7fb faf0 	bl	80015d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00c      	beq.n	8006018 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f97c 	bl	8006310 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00c      	beq.n	800603c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006028:	2b00      	cmp	r3, #0
 800602a:	d007      	beq.n	800603c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f834 	bl	80060a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f003 0320 	and.w	r3, r3, #32
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00c      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f003 0320 	and.w	r3, r3, #32
 800604c:	2b00      	cmp	r3, #0
 800604e:	d007      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f06f 0220 	mvn.w	r2, #32
 8006058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f94e 	bl	80062fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4a43      	ldr	r2, [pc, #268]	@ (80061d8 <TIM_Base_SetConfig+0x120>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d013      	beq.n	80060f8 <TIM_Base_SetConfig+0x40>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060d6:	d00f      	beq.n	80060f8 <TIM_Base_SetConfig+0x40>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a40      	ldr	r2, [pc, #256]	@ (80061dc <TIM_Base_SetConfig+0x124>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00b      	beq.n	80060f8 <TIM_Base_SetConfig+0x40>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a3f      	ldr	r2, [pc, #252]	@ (80061e0 <TIM_Base_SetConfig+0x128>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d007      	beq.n	80060f8 <TIM_Base_SetConfig+0x40>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a3e      	ldr	r2, [pc, #248]	@ (80061e4 <TIM_Base_SetConfig+0x12c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d003      	beq.n	80060f8 <TIM_Base_SetConfig+0x40>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a3d      	ldr	r2, [pc, #244]	@ (80061e8 <TIM_Base_SetConfig+0x130>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d108      	bne.n	800610a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a32      	ldr	r2, [pc, #200]	@ (80061d8 <TIM_Base_SetConfig+0x120>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d02b      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006118:	d027      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a2f      	ldr	r2, [pc, #188]	@ (80061dc <TIM_Base_SetConfig+0x124>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d023      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a2e      	ldr	r2, [pc, #184]	@ (80061e0 <TIM_Base_SetConfig+0x128>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d01f      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a2d      	ldr	r2, [pc, #180]	@ (80061e4 <TIM_Base_SetConfig+0x12c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d01b      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a2c      	ldr	r2, [pc, #176]	@ (80061e8 <TIM_Base_SetConfig+0x130>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d017      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a2b      	ldr	r2, [pc, #172]	@ (80061ec <TIM_Base_SetConfig+0x134>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d013      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a2a      	ldr	r2, [pc, #168]	@ (80061f0 <TIM_Base_SetConfig+0x138>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d00f      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a29      	ldr	r2, [pc, #164]	@ (80061f4 <TIM_Base_SetConfig+0x13c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d00b      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a28      	ldr	r2, [pc, #160]	@ (80061f8 <TIM_Base_SetConfig+0x140>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d007      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a27      	ldr	r2, [pc, #156]	@ (80061fc <TIM_Base_SetConfig+0x144>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d003      	beq.n	800616a <TIM_Base_SetConfig+0xb2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a26      	ldr	r2, [pc, #152]	@ (8006200 <TIM_Base_SetConfig+0x148>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d108      	bne.n	800617c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006170:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	4313      	orrs	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	4313      	orrs	r3, r2
 8006188:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a0e      	ldr	r2, [pc, #56]	@ (80061d8 <TIM_Base_SetConfig+0x120>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d003      	beq.n	80061aa <TIM_Base_SetConfig+0xf2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a10      	ldr	r2, [pc, #64]	@ (80061e8 <TIM_Base_SetConfig+0x130>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d103      	bne.n	80061b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	691a      	ldr	r2, [r3, #16]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f043 0204 	orr.w	r2, r3, #4
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	601a      	str	r2, [r3, #0]
}
 80061ca:	bf00      	nop
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	40010000 	.word	0x40010000
 80061dc:	40000400 	.word	0x40000400
 80061e0:	40000800 	.word	0x40000800
 80061e4:	40000c00 	.word	0x40000c00
 80061e8:	40010400 	.word	0x40010400
 80061ec:	40014000 	.word	0x40014000
 80061f0:	40014400 	.word	0x40014400
 80061f4:	40014800 	.word	0x40014800
 80061f8:	40001800 	.word	0x40001800
 80061fc:	40001c00 	.word	0x40001c00
 8006200:	40002000 	.word	0x40002000

08006204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006218:	2302      	movs	r3, #2
 800621a:	e05a      	b.n	80062d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006242:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a21      	ldr	r2, [pc, #132]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d022      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006268:	d01d      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1d      	ldr	r2, [pc, #116]	@ (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d018      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1b      	ldr	r2, [pc, #108]	@ (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1a      	ldr	r2, [pc, #104]	@ (80062ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d00e      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a18      	ldr	r2, [pc, #96]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d009      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a17      	ldr	r2, [pc, #92]	@ (80062f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d004      	beq.n	80062a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a15      	ldr	r2, [pc, #84]	@ (80062f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d10c      	bne.n	80062c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68ba      	ldr	r2, [r7, #8]
 80062be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3714      	adds	r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	40010000 	.word	0x40010000
 80062e4:	40000400 	.word	0x40000400
 80062e8:	40000800 	.word	0x40000800
 80062ec:	40000c00 	.word	0x40000c00
 80062f0:	40010400 	.word	0x40010400
 80062f4:	40014000 	.word	0x40014000
 80062f8:	40001800 	.word	0x40001800

080062fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e042      	b.n	80063bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	d106      	bne.n	8006350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7fc fb20 	bl	8002990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2224      	movs	r2, #36	@ 0x24
 8006354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68da      	ldr	r2, [r3, #12]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 ffb9 	bl	80072e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	691a      	ldr	r2, [r3, #16]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800637c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	695a      	ldr	r2, [r3, #20]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800638c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800639c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2220      	movs	r2, #32
 80063a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2220      	movs	r2, #32
 80063b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08c      	sub	sp, #48	@ 0x30
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	4613      	mov	r3, r2
 80063d0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b20      	cmp	r3, #32
 80063dc:	d162      	bne.n	80064a4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <HAL_UART_Transmit_DMA+0x26>
 80063e4:	88fb      	ldrh	r3, [r7, #6]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e05b      	b.n	80064a6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	88fa      	ldrh	r2, [r7, #6]
 80063f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	88fa      	ldrh	r2, [r7, #6]
 80063fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2221      	movs	r2, #33	@ 0x21
 800640a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006412:	4a27      	ldr	r2, [pc, #156]	@ (80064b0 <HAL_UART_Transmit_DMA+0xec>)
 8006414:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800641a:	4a26      	ldr	r2, [pc, #152]	@ (80064b4 <HAL_UART_Transmit_DMA+0xf0>)
 800641c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006422:	4a25      	ldr	r2, [pc, #148]	@ (80064b8 <HAL_UART_Transmit_DMA+0xf4>)
 8006424:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800642a:	2200      	movs	r2, #0
 800642c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800642e:	f107 0308 	add.w	r3, r7, #8
 8006432:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643a:	6819      	ldr	r1, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3304      	adds	r3, #4
 8006442:	461a      	mov	r2, r3
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	f7fd fc09 	bl	8003c5c <HAL_DMA_Start_IT>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d008      	beq.n	8006462 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2210      	movs	r2, #16
 8006454:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2220      	movs	r2, #32
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e021      	b.n	80064a6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800646a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3314      	adds	r3, #20
 8006472:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	617b      	str	r3, [r7, #20]
   return(result);
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006482:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3314      	adds	r3, #20
 800648a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800648c:	627a      	str	r2, [r7, #36]	@ 0x24
 800648e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6a39      	ldr	r1, [r7, #32]
 8006492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	61fb      	str	r3, [r7, #28]
   return(result);
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e5      	bne.n	800646c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e000      	b.n	80064a6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80064a4:	2302      	movs	r3, #2
  }
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3730      	adds	r7, #48	@ 0x30
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	08006b5d 	.word	0x08006b5d
 80064b4:	08006bf7 	.word	0x08006bf7
 80064b8:	08006d7b 	.word	0x08006d7b

080064bc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	4613      	mov	r3, r2
 80064c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b20      	cmp	r3, #32
 80064d4:	d112      	bne.n	80064fc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <HAL_UART_Receive_DMA+0x26>
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e00b      	b.n	80064fe <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80064ec:	88fb      	ldrh	r3, [r7, #6]
 80064ee:	461a      	mov	r2, r3
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 fc8c 	bl	8006e10 <UART_Start_Receive_DMA>
 80064f8:	4603      	mov	r3, r0
 80064fa:	e000      	b.n	80064fe <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80064fc:	2302      	movs	r3, #2
  }
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b08c      	sub	sp, #48	@ 0x30
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	4613      	mov	r3, r2
 8006512:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b20      	cmp	r3, #32
 800651e:	d146      	bne.n	80065ae <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d101      	bne.n	8006530 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e03f      	b.n	80065b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2201      	movs	r2, #1
 8006534:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800653c:	88fb      	ldrh	r3, [r7, #6]
 800653e:	461a      	mov	r2, r3
 8006540:	68b9      	ldr	r1, [r7, #8]
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f000 fc64 	bl	8006e10 <UART_Start_Receive_DMA>
 8006548:	4603      	mov	r3, r0
 800654a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006552:	2b01      	cmp	r3, #1
 8006554:	d125      	bne.n	80065a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006556:	2300      	movs	r3, #0
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	613b      	str	r3, [r7, #16]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	613b      	str	r3, [r7, #16]
 800656a:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	330c      	adds	r3, #12
 8006572:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	e853 3f00 	ldrex	r3, [r3]
 800657a:	617b      	str	r3, [r7, #20]
   return(result);
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f043 0310 	orr.w	r3, r3, #16
 8006582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	330c      	adds	r3, #12
 800658a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800658c:	627a      	str	r2, [r7, #36]	@ 0x24
 800658e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006590:	6a39      	ldr	r1, [r7, #32]
 8006592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006594:	e841 2300 	strex	r3, r2, [r1]
 8006598:	61fb      	str	r3, [r7, #28]
   return(result);
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1e5      	bne.n	800656c <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80065a0:	e002      	b.n	80065a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80065a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065ac:	e000      	b.n	80065b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80065ae:	2302      	movs	r3, #2
  }
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3730      	adds	r7, #48	@ 0x30
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b0ba      	sub	sp, #232	@ 0xe8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80065de:	2300      	movs	r3, #0
 80065e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80065e4:	2300      	movs	r3, #0
 80065e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80065f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10f      	bne.n	800661e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b00      	cmp	r3, #0
 8006608:	d009      	beq.n	800661e <HAL_UART_IRQHandler+0x66>
 800660a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fda4 	bl	8007164 <UART_Receive_IT>
      return;
 800661c:	e273      	b.n	8006b06 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800661e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 80de 	beq.w	80067e4 <HAL_UART_IRQHandler+0x22c>
 8006628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d106      	bne.n	8006642 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006638:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 80d1 	beq.w	80067e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00b      	beq.n	8006666 <HAL_UART_IRQHandler+0xae>
 800664e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665e:	f043 0201 	orr.w	r2, r3, #1
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666a:	f003 0304 	and.w	r3, r3, #4
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <HAL_UART_IRQHandler+0xd2>
 8006672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006682:	f043 0202 	orr.w	r2, r3, #2
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00b      	beq.n	80066ae <HAL_UART_IRQHandler+0xf6>
 8006696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d005      	beq.n	80066ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a6:	f043 0204 	orr.w	r2, r3, #4
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b2:	f003 0308 	and.w	r3, r3, #8
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d011      	beq.n	80066de <HAL_UART_IRQHandler+0x126>
 80066ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066be:	f003 0320 	and.w	r3, r3, #32
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d105      	bne.n	80066d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d005      	beq.n	80066de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d6:	f043 0208 	orr.w	r2, r3, #8
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 820a 	beq.w	8006afc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ec:	f003 0320 	and.w	r3, r3, #32
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d008      	beq.n	8006706 <HAL_UART_IRQHandler+0x14e>
 80066f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d002      	beq.n	8006706 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fd2f 	bl	8007164 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006710:	2b40      	cmp	r3, #64	@ 0x40
 8006712:	bf0c      	ite	eq
 8006714:	2301      	moveq	r3, #1
 8006716:	2300      	movne	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006722:	f003 0308 	and.w	r3, r3, #8
 8006726:	2b00      	cmp	r3, #0
 8006728:	d103      	bne.n	8006732 <HAL_UART_IRQHandler+0x17a>
 800672a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d04f      	beq.n	80067d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 fc3a 	bl	8006fac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006742:	2b40      	cmp	r3, #64	@ 0x40
 8006744:	d141      	bne.n	80067ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3314      	adds	r3, #20
 800674c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800675c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006764:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3314      	adds	r3, #20
 800676e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006772:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800677e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800678a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1d9      	bne.n	8006746 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d013      	beq.n	80067c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679e:	4a8a      	ldr	r2, [pc, #552]	@ (80069c8 <HAL_UART_IRQHandler+0x410>)
 80067a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fd fb20 	bl	8003dec <HAL_DMA_Abort_IT>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d016      	beq.n	80067e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067bc:	4610      	mov	r0, r2
 80067be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c0:	e00e      	b.n	80067e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f9c0 	bl	8006b48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c8:	e00a      	b.n	80067e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f9bc 	bl	8006b48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067d0:	e006      	b.n	80067e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f9b8 	bl	8006b48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80067de:	e18d      	b.n	8006afc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e0:	bf00      	nop
    return;
 80067e2:	e18b      	b.n	8006afc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	f040 8167 	bne.w	8006abc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80067ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f2:	f003 0310 	and.w	r3, r3, #16
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f000 8160 	beq.w	8006abc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80067fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 8159 	beq.w	8006abc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800680a:	2300      	movs	r3, #0
 800680c:	60bb      	str	r3, [r7, #8]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	60bb      	str	r3, [r7, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	60bb      	str	r3, [r7, #8]
 800681e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682a:	2b40      	cmp	r3, #64	@ 0x40
 800682c:	f040 80ce 	bne.w	80069cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800683c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 80a9 	beq.w	8006998 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800684a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800684e:	429a      	cmp	r2, r3
 8006850:	f080 80a2 	bcs.w	8006998 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800685a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006866:	f000 8088 	beq.w	800697a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	330c      	adds	r3, #12
 8006870:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006888:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	330c      	adds	r3, #12
 8006892:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006896:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800689a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1d9      	bne.n	800686a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3314      	adds	r3, #20
 80068bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068c8:	f023 0301 	bic.w	r3, r3, #1
 80068cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3314      	adds	r3, #20
 80068d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e1      	bne.n	80068b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3314      	adds	r3, #20
 80068f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006908:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3314      	adds	r3, #20
 8006912:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006916:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006918:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800691c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006924:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e3      	bne.n	80068f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2220      	movs	r2, #32
 800692e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	330c      	adds	r3, #12
 800693e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006942:	e853 3f00 	ldrex	r3, [r3]
 8006946:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006948:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800694a:	f023 0310 	bic.w	r3, r3, #16
 800694e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	330c      	adds	r3, #12
 8006958:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800695c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800695e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006962:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006964:	e841 2300 	strex	r3, r2, [r1]
 8006968:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800696a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800696c:	2b00      	cmp	r3, #0
 800696e:	d1e3      	bne.n	8006938 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006974:	4618      	mov	r0, r3
 8006976:	f7fd f9c9 	bl	8003d0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2202      	movs	r2, #2
 800697e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006988:	b29b      	uxth	r3, r3
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	b29b      	uxth	r3, r3
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f7fa fe75 	bl	8001680 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006996:	e0b3      	b.n	8006b00 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800699c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069a0:	429a      	cmp	r2, r3
 80069a2:	f040 80ad 	bne.w	8006b00 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069aa:	69db      	ldr	r3, [r3, #28]
 80069ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069b0:	f040 80a6 	bne.w	8006b00 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069be:	4619      	mov	r1, r3
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7fa fe5d 	bl	8001680 <HAL_UARTEx_RxEventCallback>
      return;
 80069c6:	e09b      	b.n	8006b00 <HAL_UART_IRQHandler+0x548>
 80069c8:	08007073 	.word	0x08007073
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 808e 	beq.w	8006b04 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80069e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 8089 	beq.w	8006b04 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	330c      	adds	r3, #12
 80069f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fc:	e853 3f00 	ldrex	r3, [r3]
 8006a00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	330c      	adds	r3, #12
 8006a12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a16:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a1e:	e841 2300 	strex	r3, r2, [r1]
 8006a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1e3      	bne.n	80069f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	3314      	adds	r3, #20
 8006a30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a34:	e853 3f00 	ldrex	r3, [r3]
 8006a38:	623b      	str	r3, [r7, #32]
   return(result);
 8006a3a:	6a3b      	ldr	r3, [r7, #32]
 8006a3c:	f023 0301 	bic.w	r3, r3, #1
 8006a40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	3314      	adds	r3, #20
 8006a4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a56:	e841 2300 	strex	r3, r2, [r1]
 8006a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1e3      	bne.n	8006a2a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	330c      	adds	r3, #12
 8006a76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	e853 3f00 	ldrex	r3, [r3]
 8006a7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0310 	bic.w	r3, r3, #16
 8006a86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	330c      	adds	r3, #12
 8006a90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a94:	61fa      	str	r2, [r7, #28]
 8006a96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	69b9      	ldr	r1, [r7, #24]
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	617b      	str	r3, [r7, #20]
   return(result);
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e3      	bne.n	8006a70 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006aae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f7fa fde3 	bl	8001680 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006aba:	e023      	b.n	8006b04 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d009      	beq.n	8006adc <HAL_UART_IRQHandler+0x524>
 8006ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d003      	beq.n	8006adc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fadd 	bl	8007094 <UART_Transmit_IT>
    return;
 8006ada:	e014      	b.n	8006b06 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00e      	beq.n	8006b06 <HAL_UART_IRQHandler+0x54e>
 8006ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d008      	beq.n	8006b06 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 fb1d 	bl	8007134 <UART_EndTransmit_IT>
    return;
 8006afa:	e004      	b.n	8006b06 <HAL_UART_IRQHandler+0x54e>
    return;
 8006afc:	bf00      	nop
 8006afe:	e002      	b.n	8006b06 <HAL_UART_IRQHandler+0x54e>
      return;
 8006b00:	bf00      	nop
 8006b02:	e000      	b.n	8006b06 <HAL_UART_IRQHandler+0x54e>
      return;
 8006b04:	bf00      	nop
  }
}
 8006b06:	37e8      	adds	r7, #232	@ 0xe8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b090      	sub	sp, #64	@ 0x40
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d137      	bne.n	8006be8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3314      	adds	r3, #20
 8006b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b8e:	6a3b      	ldr	r3, [r7, #32]
 8006b90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	3314      	adds	r3, #20
 8006b9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e5      	bne.n	8006b7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	330c      	adds	r3, #12
 8006bb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	e853 3f00 	ldrex	r3, [r3]
 8006bc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006bd2:	61fa      	str	r2, [r7, #28]
 8006bd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd6:	69b9      	ldr	r1, [r7, #24]
 8006bd8:	69fa      	ldr	r2, [r7, #28]
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	617b      	str	r3, [r7, #20]
   return(result);
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1e5      	bne.n	8006bb2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006be6:	e002      	b.n	8006bee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006be8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006bea:	f7fb fe55 	bl	8002898 <HAL_UART_TxCpltCallback>
}
 8006bee:	bf00      	nop
 8006bf0:	3740      	adds	r7, #64	@ 0x40
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006bf6:	b580      	push	{r7, lr}
 8006bf8:	b084      	sub	sp, #16
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f7ff ff81 	bl	8006b0c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c0a:	bf00      	nop
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}

08006c12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c12:	b580      	push	{r7, lr}
 8006c14:	b09c      	sub	sp, #112	@ 0x70
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d172      	bne.n	8006d14 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c30:	2200      	movs	r2, #0
 8006c32:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	330c      	adds	r3, #12
 8006c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c3e:	e853 3f00 	ldrex	r3, [r3]
 8006c42:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	330c      	adds	r3, #12
 8006c52:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006c54:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c56:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c5c:	e841 2300 	strex	r3, r2, [r1]
 8006c60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1e5      	bne.n	8006c34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3314      	adds	r3, #20
 8006c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c7a:	f023 0301 	bic.w	r3, r3, #1
 8006c7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	3314      	adds	r3, #20
 8006c86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c88:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c8a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e5      	bne.n	8006c68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	3314      	adds	r3, #20
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	e853 3f00 	ldrex	r3, [r3]
 8006caa:	623b      	str	r3, [r7, #32]
   return(result);
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3314      	adds	r3, #20
 8006cba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006cbc:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cc4:	e841 2300 	strex	r3, r2, [r1]
 8006cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e5      	bne.n	8006c9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d119      	bne.n	8006d14 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	330c      	adds	r3, #12
 8006ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f023 0310 	bic.w	r3, r3, #16
 8006cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	330c      	adds	r3, #12
 8006cfe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d00:	61fa      	str	r2, [r7, #28]
 8006d02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	69b9      	ldr	r1, [r7, #24]
 8006d06:	69fa      	ldr	r2, [r7, #28]
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e5      	bne.n	8006ce0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d16:	2200      	movs	r2, #0
 8006d18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d106      	bne.n	8006d30 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d26:	4619      	mov	r1, r3
 8006d28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d2a:	f7fa fca9 	bl	8001680 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d2e:	e002      	b.n	8006d36 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d30:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d32:	f7ff fef5 	bl	8006b20 <HAL_UART_RxCpltCallback>
}
 8006d36:	bf00      	nop
 8006d38:	3770      	adds	r7, #112	@ 0x70
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}

08006d3e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b084      	sub	sp, #16
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d108      	bne.n	8006d6c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d5e:	085b      	lsrs	r3, r3, #1
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	4619      	mov	r1, r3
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f7fa fc8b 	bl	8001680 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d6a:	e002      	b.n	8006d72 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f7ff fee1 	bl	8006b34 <HAL_UART_RxHalfCpltCallback>
}
 8006d72:	bf00      	nop
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d8a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d96:	2b80      	cmp	r3, #128	@ 0x80
 8006d98:	bf0c      	ite	eq
 8006d9a:	2301      	moveq	r3, #1
 8006d9c:	2300      	movne	r3, #0
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b21      	cmp	r3, #33	@ 0x21
 8006dac:	d108      	bne.n	8006dc0 <UART_DMAError+0x46>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d005      	beq.n	8006dc0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	2200      	movs	r2, #0
 8006db8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006dba:	68b8      	ldr	r0, [r7, #8]
 8006dbc:	f000 f8ce 	bl	8006f5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dca:	2b40      	cmp	r3, #64	@ 0x40
 8006dcc:	bf0c      	ite	eq
 8006dce:	2301      	moveq	r3, #1
 8006dd0:	2300      	movne	r3, #0
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b22      	cmp	r3, #34	@ 0x22
 8006de0:	d108      	bne.n	8006df4 <UART_DMAError+0x7a>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d005      	beq.n	8006df4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2200      	movs	r2, #0
 8006dec:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006dee:	68b8      	ldr	r0, [r7, #8]
 8006df0:	f000 f8dc 	bl	8006fac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df8:	f043 0210 	orr.w	r2, r3, #16
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e00:	68b8      	ldr	r0, [r7, #8]
 8006e02:	f7ff fea1 	bl	8006b48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e06:	bf00      	nop
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b098      	sub	sp, #96	@ 0x60
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	88fa      	ldrh	r2, [r7, #6]
 8006e28:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2222      	movs	r2, #34	@ 0x22
 8006e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3c:	4a44      	ldr	r2, [pc, #272]	@ (8006f50 <UART_Start_Receive_DMA+0x140>)
 8006e3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e44:	4a43      	ldr	r2, [pc, #268]	@ (8006f54 <UART_Start_Receive_DMA+0x144>)
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e4c:	4a42      	ldr	r2, [pc, #264]	@ (8006f58 <UART_Start_Receive_DMA+0x148>)
 8006e4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e54:	2200      	movs	r2, #0
 8006e56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006e58:	f107 0308 	add.w	r3, r7, #8
 8006e5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3304      	adds	r3, #4
 8006e68:	4619      	mov	r1, r3
 8006e6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	88fb      	ldrh	r3, [r7, #6]
 8006e70:	f7fc fef4 	bl	8003c5c <HAL_DMA_Start_IT>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d008      	beq.n	8006e8c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2210      	movs	r2, #16
 8006e7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e05d      	b.n	8006f48 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	613b      	str	r3, [r7, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	613b      	str	r3, [r7, #16]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	613b      	str	r3, [r7, #16]
 8006ea0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d019      	beq.n	8006ede <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	330c      	adds	r3, #12
 8006eb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	330c      	adds	r3, #12
 8006ec8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006eca:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006ed0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ed8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e5      	bne.n	8006eaa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3314      	adds	r3, #20
 8006ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee8:	e853 3f00 	ldrex	r3, [r3]
 8006eec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef0:	f043 0301 	orr.w	r3, r3, #1
 8006ef4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3314      	adds	r3, #20
 8006efc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006efe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006f00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006f04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f06:	e841 2300 	strex	r3, r2, [r1]
 8006f0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1e5      	bne.n	8006ede <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3314      	adds	r3, #20
 8006f18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	617b      	str	r3, [r7, #20]
   return(result);
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f28:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3314      	adds	r3, #20
 8006f30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006f32:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	6a39      	ldr	r1, [r7, #32]
 8006f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1e5      	bne.n	8006f12 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3760      	adds	r7, #96	@ 0x60
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	08006c13 	.word	0x08006c13
 8006f54:	08006d3f 	.word	0x08006d3f
 8006f58:	08006d7b 	.word	0x08006d7b

08006f5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b089      	sub	sp, #36	@ 0x24
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	330c      	adds	r3, #12
 8006f6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	e853 3f00 	ldrex	r3, [r3]
 8006f72:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006f7a:	61fb      	str	r3, [r7, #28]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	330c      	adds	r3, #12
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	61ba      	str	r2, [r7, #24]
 8006f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f88:	6979      	ldr	r1, [r7, #20]
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	613b      	str	r3, [r7, #16]
   return(result);
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1e5      	bne.n	8006f64 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2220      	movs	r2, #32
 8006f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006fa0:	bf00      	nop
 8006fa2:	3724      	adds	r7, #36	@ 0x24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b095      	sub	sp, #84	@ 0x54
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	330c      	adds	r3, #12
 8006fba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbe:	e853 3f00 	ldrex	r3, [r3]
 8006fc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	330c      	adds	r3, #12
 8006fd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fd4:	643a      	str	r2, [r7, #64]	@ 0x40
 8006fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fdc:	e841 2300 	strex	r3, r2, [r1]
 8006fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1e5      	bne.n	8006fb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	3314      	adds	r3, #20
 8006fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	6a3b      	ldr	r3, [r7, #32]
 8006ff2:	e853 3f00 	ldrex	r3, [r3]
 8006ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	f023 0301 	bic.w	r3, r3, #1
 8006ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3314      	adds	r3, #20
 8007006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007008:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800700a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800700e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007010:	e841 2300 	strex	r3, r2, [r1]
 8007014:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1e5      	bne.n	8006fe8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007020:	2b01      	cmp	r3, #1
 8007022:	d119      	bne.n	8007058 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	330c      	adds	r3, #12
 800702a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	e853 3f00 	ldrex	r3, [r3]
 8007032:	60bb      	str	r3, [r7, #8]
   return(result);
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	f023 0310 	bic.w	r3, r3, #16
 800703a:	647b      	str	r3, [r7, #68]	@ 0x44
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	330c      	adds	r3, #12
 8007042:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007044:	61ba      	str	r2, [r7, #24]
 8007046:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007048:	6979      	ldr	r1, [r7, #20]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	e841 2300 	strex	r3, r2, [r1]
 8007050:	613b      	str	r3, [r7, #16]
   return(result);
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1e5      	bne.n	8007024 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2220      	movs	r2, #32
 800705c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007066:	bf00      	nop
 8007068:	3754      	adds	r7, #84	@ 0x54
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b084      	sub	sp, #16
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2200      	movs	r2, #0
 8007084:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007086:	68f8      	ldr	r0, [r7, #12]
 8007088:	f7ff fd5e 	bl	8006b48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800708c:	bf00      	nop
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	2b21      	cmp	r3, #33	@ 0x21
 80070a6:	d13e      	bne.n	8007126 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070b0:	d114      	bne.n	80070dc <UART_Transmit_IT+0x48>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d110      	bne.n	80070dc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	881b      	ldrh	r3, [r3, #0]
 80070c4:	461a      	mov	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	1c9a      	adds	r2, r3, #2
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	621a      	str	r2, [r3, #32]
 80070da:	e008      	b.n	80070ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a1b      	ldr	r3, [r3, #32]
 80070e0:	1c59      	adds	r1, r3, #1
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6211      	str	r1, [r2, #32]
 80070e6:	781a      	ldrb	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	4619      	mov	r1, r3
 80070fc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d10f      	bne.n	8007122 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68da      	ldr	r2, [r3, #12]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007110:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007120:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	e000      	b.n	8007128 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007126:	2302      	movs	r3, #2
  }
}
 8007128:	4618      	mov	r0, r3
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68da      	ldr	r2, [r3, #12]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800714a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2220      	movs	r2, #32
 8007150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f7fb fb9f 	bl	8002898 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3708      	adds	r7, #8
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b08c      	sub	sp, #48	@ 0x30
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800716c:	2300      	movs	r3, #0
 800716e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007170:	2300      	movs	r3, #0
 8007172:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b22      	cmp	r3, #34	@ 0x22
 800717e:	f040 80aa 	bne.w	80072d6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800718a:	d115      	bne.n	80071b8 <UART_Receive_IT+0x54>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d111      	bne.n	80071b8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007198:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071a6:	b29a      	uxth	r2, r3
 80071a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	1c9a      	adds	r2, r3, #2
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80071b6:	e024      	b.n	8007202 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c6:	d007      	beq.n	80071d8 <UART_Receive_IT+0x74>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10a      	bne.n	80071e6 <UART_Receive_IT+0x82>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d106      	bne.n	80071e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e2:	701a      	strb	r2, [r3, #0]
 80071e4:	e008      	b.n	80071f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29b      	uxth	r3, r3
 800720c:	687a      	ldr	r2, [r7, #4]
 800720e:	4619      	mov	r1, r3
 8007210:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007212:	2b00      	cmp	r3, #0
 8007214:	d15d      	bne.n	80072d2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68da      	ldr	r2, [r3, #12]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f022 0220 	bic.w	r2, r2, #32
 8007224:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68da      	ldr	r2, [r3, #12]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007234:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	695a      	ldr	r2, [r3, #20]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 0201 	bic.w	r2, r2, #1
 8007244:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007258:	2b01      	cmp	r3, #1
 800725a:	d135      	bne.n	80072c8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	330c      	adds	r3, #12
 8007268:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	e853 3f00 	ldrex	r3, [r3]
 8007270:	613b      	str	r3, [r7, #16]
   return(result);
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f023 0310 	bic.w	r3, r3, #16
 8007278:	627b      	str	r3, [r7, #36]	@ 0x24
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	330c      	adds	r3, #12
 8007280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007282:	623a      	str	r2, [r7, #32]
 8007284:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007286:	69f9      	ldr	r1, [r7, #28]
 8007288:	6a3a      	ldr	r2, [r7, #32]
 800728a:	e841 2300 	strex	r3, r2, [r1]
 800728e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1e5      	bne.n	8007262 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0310 	and.w	r3, r3, #16
 80072a0:	2b10      	cmp	r3, #16
 80072a2:	d10a      	bne.n	80072ba <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072a4:	2300      	movs	r3, #0
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	60fb      	str	r3, [r7, #12]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072be:	4619      	mov	r1, r3
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7fa f9dd 	bl	8001680 <HAL_UARTEx_RxEventCallback>
 80072c6:	e002      	b.n	80072ce <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7ff fc29 	bl	8006b20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	e002      	b.n	80072d8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	e000      	b.n	80072d8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80072d6:	2302      	movs	r3, #2
  }
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3730      	adds	r7, #48	@ 0x30
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072e4:	b0c0      	sub	sp, #256	@ 0x100
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80072f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072fc:	68d9      	ldr	r1, [r3, #12]
 80072fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	ea40 0301 	orr.w	r3, r0, r1
 8007308:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800730a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	431a      	orrs	r2, r3
 8007318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	431a      	orrs	r2, r3
 8007320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007324:	69db      	ldr	r3, [r3, #28]
 8007326:	4313      	orrs	r3, r2
 8007328:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800732c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007338:	f021 010c 	bic.w	r1, r1, #12
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007346:	430b      	orrs	r3, r1
 8007348:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800734a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800735a:	6999      	ldr	r1, [r3, #24]
 800735c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	ea40 0301 	orr.w	r3, r0, r1
 8007366:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	4b8f      	ldr	r3, [pc, #572]	@ (80075ac <UART_SetConfig+0x2cc>)
 8007370:	429a      	cmp	r2, r3
 8007372:	d005      	beq.n	8007380 <UART_SetConfig+0xa0>
 8007374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	4b8d      	ldr	r3, [pc, #564]	@ (80075b0 <UART_SetConfig+0x2d0>)
 800737c:	429a      	cmp	r2, r3
 800737e:	d104      	bne.n	800738a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007380:	f7fd fb3a 	bl	80049f8 <HAL_RCC_GetPCLK2Freq>
 8007384:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007388:	e003      	b.n	8007392 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800738a:	f7fd fb21 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 800738e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007396:	69db      	ldr	r3, [r3, #28]
 8007398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800739c:	f040 810c 	bne.w	80075b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073a4:	2200      	movs	r2, #0
 80073a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80073ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80073b2:	4622      	mov	r2, r4
 80073b4:	462b      	mov	r3, r5
 80073b6:	1891      	adds	r1, r2, r2
 80073b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80073ba:	415b      	adcs	r3, r3
 80073bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80073c2:	4621      	mov	r1, r4
 80073c4:	eb12 0801 	adds.w	r8, r2, r1
 80073c8:	4629      	mov	r1, r5
 80073ca:	eb43 0901 	adc.w	r9, r3, r1
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073e2:	4690      	mov	r8, r2
 80073e4:	4699      	mov	r9, r3
 80073e6:	4623      	mov	r3, r4
 80073e8:	eb18 0303 	adds.w	r3, r8, r3
 80073ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80073f0:	462b      	mov	r3, r5
 80073f2:	eb49 0303 	adc.w	r3, r9, r3
 80073f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80073fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007406:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800740a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800740e:	460b      	mov	r3, r1
 8007410:	18db      	adds	r3, r3, r3
 8007412:	653b      	str	r3, [r7, #80]	@ 0x50
 8007414:	4613      	mov	r3, r2
 8007416:	eb42 0303 	adc.w	r3, r2, r3
 800741a:	657b      	str	r3, [r7, #84]	@ 0x54
 800741c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007420:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007424:	f7f8 fef8 	bl	8000218 <__aeabi_uldivmod>
 8007428:	4602      	mov	r2, r0
 800742a:	460b      	mov	r3, r1
 800742c:	4b61      	ldr	r3, [pc, #388]	@ (80075b4 <UART_SetConfig+0x2d4>)
 800742e:	fba3 2302 	umull	r2, r3, r3, r2
 8007432:	095b      	lsrs	r3, r3, #5
 8007434:	011c      	lsls	r4, r3, #4
 8007436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800743a:	2200      	movs	r2, #0
 800743c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007440:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007444:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007448:	4642      	mov	r2, r8
 800744a:	464b      	mov	r3, r9
 800744c:	1891      	adds	r1, r2, r2
 800744e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007450:	415b      	adcs	r3, r3
 8007452:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007454:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007458:	4641      	mov	r1, r8
 800745a:	eb12 0a01 	adds.w	sl, r2, r1
 800745e:	4649      	mov	r1, r9
 8007460:	eb43 0b01 	adc.w	fp, r3, r1
 8007464:	f04f 0200 	mov.w	r2, #0
 8007468:	f04f 0300 	mov.w	r3, #0
 800746c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007470:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007474:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007478:	4692      	mov	sl, r2
 800747a:	469b      	mov	fp, r3
 800747c:	4643      	mov	r3, r8
 800747e:	eb1a 0303 	adds.w	r3, sl, r3
 8007482:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007486:	464b      	mov	r3, r9
 8007488:	eb4b 0303 	adc.w	r3, fp, r3
 800748c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800749c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80074a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80074a4:	460b      	mov	r3, r1
 80074a6:	18db      	adds	r3, r3, r3
 80074a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80074aa:	4613      	mov	r3, r2
 80074ac:	eb42 0303 	adc.w	r3, r2, r3
 80074b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80074b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80074b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80074ba:	f7f8 fead 	bl	8000218 <__aeabi_uldivmod>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4611      	mov	r1, r2
 80074c4:	4b3b      	ldr	r3, [pc, #236]	@ (80075b4 <UART_SetConfig+0x2d4>)
 80074c6:	fba3 2301 	umull	r2, r3, r3, r1
 80074ca:	095b      	lsrs	r3, r3, #5
 80074cc:	2264      	movs	r2, #100	@ 0x64
 80074ce:	fb02 f303 	mul.w	r3, r2, r3
 80074d2:	1acb      	subs	r3, r1, r3
 80074d4:	00db      	lsls	r3, r3, #3
 80074d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80074da:	4b36      	ldr	r3, [pc, #216]	@ (80075b4 <UART_SetConfig+0x2d4>)
 80074dc:	fba3 2302 	umull	r2, r3, r3, r2
 80074e0:	095b      	lsrs	r3, r3, #5
 80074e2:	005b      	lsls	r3, r3, #1
 80074e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80074e8:	441c      	add	r4, r3
 80074ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074ee:	2200      	movs	r2, #0
 80074f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80074f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80074fc:	4642      	mov	r2, r8
 80074fe:	464b      	mov	r3, r9
 8007500:	1891      	adds	r1, r2, r2
 8007502:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007504:	415b      	adcs	r3, r3
 8007506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007508:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800750c:	4641      	mov	r1, r8
 800750e:	1851      	adds	r1, r2, r1
 8007510:	6339      	str	r1, [r7, #48]	@ 0x30
 8007512:	4649      	mov	r1, r9
 8007514:	414b      	adcs	r3, r1
 8007516:	637b      	str	r3, [r7, #52]	@ 0x34
 8007518:	f04f 0200 	mov.w	r2, #0
 800751c:	f04f 0300 	mov.w	r3, #0
 8007520:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007524:	4659      	mov	r1, fp
 8007526:	00cb      	lsls	r3, r1, #3
 8007528:	4651      	mov	r1, sl
 800752a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800752e:	4651      	mov	r1, sl
 8007530:	00ca      	lsls	r2, r1, #3
 8007532:	4610      	mov	r0, r2
 8007534:	4619      	mov	r1, r3
 8007536:	4603      	mov	r3, r0
 8007538:	4642      	mov	r2, r8
 800753a:	189b      	adds	r3, r3, r2
 800753c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007540:	464b      	mov	r3, r9
 8007542:	460a      	mov	r2, r1
 8007544:	eb42 0303 	adc.w	r3, r2, r3
 8007548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800754c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007558:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800755c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007560:	460b      	mov	r3, r1
 8007562:	18db      	adds	r3, r3, r3
 8007564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007566:	4613      	mov	r3, r2
 8007568:	eb42 0303 	adc.w	r3, r2, r3
 800756c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800756e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007572:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007576:	f7f8 fe4f 	bl	8000218 <__aeabi_uldivmod>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	4b0d      	ldr	r3, [pc, #52]	@ (80075b4 <UART_SetConfig+0x2d4>)
 8007580:	fba3 1302 	umull	r1, r3, r3, r2
 8007584:	095b      	lsrs	r3, r3, #5
 8007586:	2164      	movs	r1, #100	@ 0x64
 8007588:	fb01 f303 	mul.w	r3, r1, r3
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	3332      	adds	r3, #50	@ 0x32
 8007592:	4a08      	ldr	r2, [pc, #32]	@ (80075b4 <UART_SetConfig+0x2d4>)
 8007594:	fba2 2303 	umull	r2, r3, r2, r3
 8007598:	095b      	lsrs	r3, r3, #5
 800759a:	f003 0207 	and.w	r2, r3, #7
 800759e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4422      	add	r2, r4
 80075a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075a8:	e106      	b.n	80077b8 <UART_SetConfig+0x4d8>
 80075aa:	bf00      	nop
 80075ac:	40011000 	.word	0x40011000
 80075b0:	40011400 	.word	0x40011400
 80075b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075bc:	2200      	movs	r2, #0
 80075be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80075c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80075ca:	4642      	mov	r2, r8
 80075cc:	464b      	mov	r3, r9
 80075ce:	1891      	adds	r1, r2, r2
 80075d0:	6239      	str	r1, [r7, #32]
 80075d2:	415b      	adcs	r3, r3
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80075d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075da:	4641      	mov	r1, r8
 80075dc:	1854      	adds	r4, r2, r1
 80075de:	4649      	mov	r1, r9
 80075e0:	eb43 0501 	adc.w	r5, r3, r1
 80075e4:	f04f 0200 	mov.w	r2, #0
 80075e8:	f04f 0300 	mov.w	r3, #0
 80075ec:	00eb      	lsls	r3, r5, #3
 80075ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80075f2:	00e2      	lsls	r2, r4, #3
 80075f4:	4614      	mov	r4, r2
 80075f6:	461d      	mov	r5, r3
 80075f8:	4643      	mov	r3, r8
 80075fa:	18e3      	adds	r3, r4, r3
 80075fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007600:	464b      	mov	r3, r9
 8007602:	eb45 0303 	adc.w	r3, r5, r3
 8007606:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800760a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007616:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800761a:	f04f 0200 	mov.w	r2, #0
 800761e:	f04f 0300 	mov.w	r3, #0
 8007622:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007626:	4629      	mov	r1, r5
 8007628:	008b      	lsls	r3, r1, #2
 800762a:	4621      	mov	r1, r4
 800762c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007630:	4621      	mov	r1, r4
 8007632:	008a      	lsls	r2, r1, #2
 8007634:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007638:	f7f8 fdee 	bl	8000218 <__aeabi_uldivmod>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4b60      	ldr	r3, [pc, #384]	@ (80077c4 <UART_SetConfig+0x4e4>)
 8007642:	fba3 2302 	umull	r2, r3, r3, r2
 8007646:	095b      	lsrs	r3, r3, #5
 8007648:	011c      	lsls	r4, r3, #4
 800764a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800764e:	2200      	movs	r2, #0
 8007650:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007654:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007658:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800765c:	4642      	mov	r2, r8
 800765e:	464b      	mov	r3, r9
 8007660:	1891      	adds	r1, r2, r2
 8007662:	61b9      	str	r1, [r7, #24]
 8007664:	415b      	adcs	r3, r3
 8007666:	61fb      	str	r3, [r7, #28]
 8007668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800766c:	4641      	mov	r1, r8
 800766e:	1851      	adds	r1, r2, r1
 8007670:	6139      	str	r1, [r7, #16]
 8007672:	4649      	mov	r1, r9
 8007674:	414b      	adcs	r3, r1
 8007676:	617b      	str	r3, [r7, #20]
 8007678:	f04f 0200 	mov.w	r2, #0
 800767c:	f04f 0300 	mov.w	r3, #0
 8007680:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007684:	4659      	mov	r1, fp
 8007686:	00cb      	lsls	r3, r1, #3
 8007688:	4651      	mov	r1, sl
 800768a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800768e:	4651      	mov	r1, sl
 8007690:	00ca      	lsls	r2, r1, #3
 8007692:	4610      	mov	r0, r2
 8007694:	4619      	mov	r1, r3
 8007696:	4603      	mov	r3, r0
 8007698:	4642      	mov	r2, r8
 800769a:	189b      	adds	r3, r3, r2
 800769c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076a0:	464b      	mov	r3, r9
 80076a2:	460a      	mov	r2, r1
 80076a4:	eb42 0303 	adc.w	r3, r2, r3
 80076a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80076ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80076b8:	f04f 0200 	mov.w	r2, #0
 80076bc:	f04f 0300 	mov.w	r3, #0
 80076c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80076c4:	4649      	mov	r1, r9
 80076c6:	008b      	lsls	r3, r1, #2
 80076c8:	4641      	mov	r1, r8
 80076ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076ce:	4641      	mov	r1, r8
 80076d0:	008a      	lsls	r2, r1, #2
 80076d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80076d6:	f7f8 fd9f 	bl	8000218 <__aeabi_uldivmod>
 80076da:	4602      	mov	r2, r0
 80076dc:	460b      	mov	r3, r1
 80076de:	4611      	mov	r1, r2
 80076e0:	4b38      	ldr	r3, [pc, #224]	@ (80077c4 <UART_SetConfig+0x4e4>)
 80076e2:	fba3 2301 	umull	r2, r3, r3, r1
 80076e6:	095b      	lsrs	r3, r3, #5
 80076e8:	2264      	movs	r2, #100	@ 0x64
 80076ea:	fb02 f303 	mul.w	r3, r2, r3
 80076ee:	1acb      	subs	r3, r1, r3
 80076f0:	011b      	lsls	r3, r3, #4
 80076f2:	3332      	adds	r3, #50	@ 0x32
 80076f4:	4a33      	ldr	r2, [pc, #204]	@ (80077c4 <UART_SetConfig+0x4e4>)
 80076f6:	fba2 2303 	umull	r2, r3, r2, r3
 80076fa:	095b      	lsrs	r3, r3, #5
 80076fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007700:	441c      	add	r4, r3
 8007702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007706:	2200      	movs	r2, #0
 8007708:	673b      	str	r3, [r7, #112]	@ 0x70
 800770a:	677a      	str	r2, [r7, #116]	@ 0x74
 800770c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007710:	4642      	mov	r2, r8
 8007712:	464b      	mov	r3, r9
 8007714:	1891      	adds	r1, r2, r2
 8007716:	60b9      	str	r1, [r7, #8]
 8007718:	415b      	adcs	r3, r3
 800771a:	60fb      	str	r3, [r7, #12]
 800771c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007720:	4641      	mov	r1, r8
 8007722:	1851      	adds	r1, r2, r1
 8007724:	6039      	str	r1, [r7, #0]
 8007726:	4649      	mov	r1, r9
 8007728:	414b      	adcs	r3, r1
 800772a:	607b      	str	r3, [r7, #4]
 800772c:	f04f 0200 	mov.w	r2, #0
 8007730:	f04f 0300 	mov.w	r3, #0
 8007734:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007738:	4659      	mov	r1, fp
 800773a:	00cb      	lsls	r3, r1, #3
 800773c:	4651      	mov	r1, sl
 800773e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007742:	4651      	mov	r1, sl
 8007744:	00ca      	lsls	r2, r1, #3
 8007746:	4610      	mov	r0, r2
 8007748:	4619      	mov	r1, r3
 800774a:	4603      	mov	r3, r0
 800774c:	4642      	mov	r2, r8
 800774e:	189b      	adds	r3, r3, r2
 8007750:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007752:	464b      	mov	r3, r9
 8007754:	460a      	mov	r2, r1
 8007756:	eb42 0303 	adc.w	r3, r2, r3
 800775a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800775c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	663b      	str	r3, [r7, #96]	@ 0x60
 8007766:	667a      	str	r2, [r7, #100]	@ 0x64
 8007768:	f04f 0200 	mov.w	r2, #0
 800776c:	f04f 0300 	mov.w	r3, #0
 8007770:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007774:	4649      	mov	r1, r9
 8007776:	008b      	lsls	r3, r1, #2
 8007778:	4641      	mov	r1, r8
 800777a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800777e:	4641      	mov	r1, r8
 8007780:	008a      	lsls	r2, r1, #2
 8007782:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007786:	f7f8 fd47 	bl	8000218 <__aeabi_uldivmod>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4b0d      	ldr	r3, [pc, #52]	@ (80077c4 <UART_SetConfig+0x4e4>)
 8007790:	fba3 1302 	umull	r1, r3, r3, r2
 8007794:	095b      	lsrs	r3, r3, #5
 8007796:	2164      	movs	r1, #100	@ 0x64
 8007798:	fb01 f303 	mul.w	r3, r1, r3
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	011b      	lsls	r3, r3, #4
 80077a0:	3332      	adds	r3, #50	@ 0x32
 80077a2:	4a08      	ldr	r2, [pc, #32]	@ (80077c4 <UART_SetConfig+0x4e4>)
 80077a4:	fba2 2303 	umull	r2, r3, r2, r3
 80077a8:	095b      	lsrs	r3, r3, #5
 80077aa:	f003 020f 	and.w	r2, r3, #15
 80077ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4422      	add	r2, r4
 80077b6:	609a      	str	r2, [r3, #8]
}
 80077b8:	bf00      	nop
 80077ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80077be:	46bd      	mov	sp, r7
 80077c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077c4:	51eb851f 	.word	0x51eb851f

080077c8 <atoi>:
 80077c8:	220a      	movs	r2, #10
 80077ca:	2100      	movs	r1, #0
 80077cc:	f000 b87a 	b.w	80078c4 <strtol>

080077d0 <_strtol_l.isra.0>:
 80077d0:	2b24      	cmp	r3, #36	@ 0x24
 80077d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077d6:	4686      	mov	lr, r0
 80077d8:	4690      	mov	r8, r2
 80077da:	d801      	bhi.n	80077e0 <_strtol_l.isra.0+0x10>
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d106      	bne.n	80077ee <_strtol_l.isra.0+0x1e>
 80077e0:	f000 f894 	bl	800790c <__errno>
 80077e4:	2316      	movs	r3, #22
 80077e6:	6003      	str	r3, [r0, #0]
 80077e8:	2000      	movs	r0, #0
 80077ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ee:	4834      	ldr	r0, [pc, #208]	@ (80078c0 <_strtol_l.isra.0+0xf0>)
 80077f0:	460d      	mov	r5, r1
 80077f2:	462a      	mov	r2, r5
 80077f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077f8:	5d06      	ldrb	r6, [r0, r4]
 80077fa:	f016 0608 	ands.w	r6, r6, #8
 80077fe:	d1f8      	bne.n	80077f2 <_strtol_l.isra.0+0x22>
 8007800:	2c2d      	cmp	r4, #45	@ 0x2d
 8007802:	d110      	bne.n	8007826 <_strtol_l.isra.0+0x56>
 8007804:	782c      	ldrb	r4, [r5, #0]
 8007806:	2601      	movs	r6, #1
 8007808:	1c95      	adds	r5, r2, #2
 800780a:	f033 0210 	bics.w	r2, r3, #16
 800780e:	d115      	bne.n	800783c <_strtol_l.isra.0+0x6c>
 8007810:	2c30      	cmp	r4, #48	@ 0x30
 8007812:	d10d      	bne.n	8007830 <_strtol_l.isra.0+0x60>
 8007814:	782a      	ldrb	r2, [r5, #0]
 8007816:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800781a:	2a58      	cmp	r2, #88	@ 0x58
 800781c:	d108      	bne.n	8007830 <_strtol_l.isra.0+0x60>
 800781e:	786c      	ldrb	r4, [r5, #1]
 8007820:	3502      	adds	r5, #2
 8007822:	2310      	movs	r3, #16
 8007824:	e00a      	b.n	800783c <_strtol_l.isra.0+0x6c>
 8007826:	2c2b      	cmp	r4, #43	@ 0x2b
 8007828:	bf04      	itt	eq
 800782a:	782c      	ldrbeq	r4, [r5, #0]
 800782c:	1c95      	addeq	r5, r2, #2
 800782e:	e7ec      	b.n	800780a <_strtol_l.isra.0+0x3a>
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f6      	bne.n	8007822 <_strtol_l.isra.0+0x52>
 8007834:	2c30      	cmp	r4, #48	@ 0x30
 8007836:	bf14      	ite	ne
 8007838:	230a      	movne	r3, #10
 800783a:	2308      	moveq	r3, #8
 800783c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007840:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007844:	2200      	movs	r2, #0
 8007846:	fbbc f9f3 	udiv	r9, ip, r3
 800784a:	4610      	mov	r0, r2
 800784c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007850:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007854:	2f09      	cmp	r7, #9
 8007856:	d80f      	bhi.n	8007878 <_strtol_l.isra.0+0xa8>
 8007858:	463c      	mov	r4, r7
 800785a:	42a3      	cmp	r3, r4
 800785c:	dd1b      	ble.n	8007896 <_strtol_l.isra.0+0xc6>
 800785e:	1c57      	adds	r7, r2, #1
 8007860:	d007      	beq.n	8007872 <_strtol_l.isra.0+0xa2>
 8007862:	4581      	cmp	r9, r0
 8007864:	d314      	bcc.n	8007890 <_strtol_l.isra.0+0xc0>
 8007866:	d101      	bne.n	800786c <_strtol_l.isra.0+0x9c>
 8007868:	45a2      	cmp	sl, r4
 800786a:	db11      	blt.n	8007890 <_strtol_l.isra.0+0xc0>
 800786c:	fb00 4003 	mla	r0, r0, r3, r4
 8007870:	2201      	movs	r2, #1
 8007872:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007876:	e7eb      	b.n	8007850 <_strtol_l.isra.0+0x80>
 8007878:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800787c:	2f19      	cmp	r7, #25
 800787e:	d801      	bhi.n	8007884 <_strtol_l.isra.0+0xb4>
 8007880:	3c37      	subs	r4, #55	@ 0x37
 8007882:	e7ea      	b.n	800785a <_strtol_l.isra.0+0x8a>
 8007884:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007888:	2f19      	cmp	r7, #25
 800788a:	d804      	bhi.n	8007896 <_strtol_l.isra.0+0xc6>
 800788c:	3c57      	subs	r4, #87	@ 0x57
 800788e:	e7e4      	b.n	800785a <_strtol_l.isra.0+0x8a>
 8007890:	f04f 32ff 	mov.w	r2, #4294967295
 8007894:	e7ed      	b.n	8007872 <_strtol_l.isra.0+0xa2>
 8007896:	1c53      	adds	r3, r2, #1
 8007898:	d108      	bne.n	80078ac <_strtol_l.isra.0+0xdc>
 800789a:	2322      	movs	r3, #34	@ 0x22
 800789c:	f8ce 3000 	str.w	r3, [lr]
 80078a0:	4660      	mov	r0, ip
 80078a2:	f1b8 0f00 	cmp.w	r8, #0
 80078a6:	d0a0      	beq.n	80077ea <_strtol_l.isra.0+0x1a>
 80078a8:	1e69      	subs	r1, r5, #1
 80078aa:	e006      	b.n	80078ba <_strtol_l.isra.0+0xea>
 80078ac:	b106      	cbz	r6, 80078b0 <_strtol_l.isra.0+0xe0>
 80078ae:	4240      	negs	r0, r0
 80078b0:	f1b8 0f00 	cmp.w	r8, #0
 80078b4:	d099      	beq.n	80077ea <_strtol_l.isra.0+0x1a>
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	d1f6      	bne.n	80078a8 <_strtol_l.isra.0+0xd8>
 80078ba:	f8c8 1000 	str.w	r1, [r8]
 80078be:	e794      	b.n	80077ea <_strtol_l.isra.0+0x1a>
 80078c0:	08007a95 	.word	0x08007a95

080078c4 <strtol>:
 80078c4:	4613      	mov	r3, r2
 80078c6:	460a      	mov	r2, r1
 80078c8:	4601      	mov	r1, r0
 80078ca:	4802      	ldr	r0, [pc, #8]	@ (80078d4 <strtol+0x10>)
 80078cc:	6800      	ldr	r0, [r0, #0]
 80078ce:	f7ff bf7f 	b.w	80077d0 <_strtol_l.isra.0>
 80078d2:	bf00      	nop
 80078d4:	20000440 	.word	0x20000440

080078d8 <memset>:
 80078d8:	4402      	add	r2, r0
 80078da:	4603      	mov	r3, r0
 80078dc:	4293      	cmp	r3, r2
 80078de:	d100      	bne.n	80078e2 <memset+0xa>
 80078e0:	4770      	bx	lr
 80078e2:	f803 1b01 	strb.w	r1, [r3], #1
 80078e6:	e7f9      	b.n	80078dc <memset+0x4>

080078e8 <strncmp>:
 80078e8:	b510      	push	{r4, lr}
 80078ea:	b16a      	cbz	r2, 8007908 <strncmp+0x20>
 80078ec:	3901      	subs	r1, #1
 80078ee:	1884      	adds	r4, r0, r2
 80078f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d103      	bne.n	8007904 <strncmp+0x1c>
 80078fc:	42a0      	cmp	r0, r4
 80078fe:	d001      	beq.n	8007904 <strncmp+0x1c>
 8007900:	2a00      	cmp	r2, #0
 8007902:	d1f5      	bne.n	80078f0 <strncmp+0x8>
 8007904:	1ad0      	subs	r0, r2, r3
 8007906:	bd10      	pop	{r4, pc}
 8007908:	4610      	mov	r0, r2
 800790a:	e7fc      	b.n	8007906 <strncmp+0x1e>

0800790c <__errno>:
 800790c:	4b01      	ldr	r3, [pc, #4]	@ (8007914 <__errno+0x8>)
 800790e:	6818      	ldr	r0, [r3, #0]
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	20000440 	.word	0x20000440

08007918 <__libc_init_array>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	4d0d      	ldr	r5, [pc, #52]	@ (8007950 <__libc_init_array+0x38>)
 800791c:	4c0d      	ldr	r4, [pc, #52]	@ (8007954 <__libc_init_array+0x3c>)
 800791e:	1b64      	subs	r4, r4, r5
 8007920:	10a4      	asrs	r4, r4, #2
 8007922:	2600      	movs	r6, #0
 8007924:	42a6      	cmp	r6, r4
 8007926:	d109      	bne.n	800793c <__libc_init_array+0x24>
 8007928:	4d0b      	ldr	r5, [pc, #44]	@ (8007958 <__libc_init_array+0x40>)
 800792a:	4c0c      	ldr	r4, [pc, #48]	@ (800795c <__libc_init_array+0x44>)
 800792c:	f000 f818 	bl	8007960 <_init>
 8007930:	1b64      	subs	r4, r4, r5
 8007932:	10a4      	asrs	r4, r4, #2
 8007934:	2600      	movs	r6, #0
 8007936:	42a6      	cmp	r6, r4
 8007938:	d105      	bne.n	8007946 <__libc_init_array+0x2e>
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007940:	4798      	blx	r3
 8007942:	3601      	adds	r6, #1
 8007944:	e7ee      	b.n	8007924 <__libc_init_array+0xc>
 8007946:	f855 3b04 	ldr.w	r3, [r5], #4
 800794a:	4798      	blx	r3
 800794c:	3601      	adds	r6, #1
 800794e:	e7f2      	b.n	8007936 <__libc_init_array+0x1e>
 8007950:	08007ba0 	.word	0x08007ba0
 8007954:	08007ba0 	.word	0x08007ba0
 8007958:	08007ba0 	.word	0x08007ba0
 800795c:	08007ba4 	.word	0x08007ba4

08007960 <_init>:
 8007960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007962:	bf00      	nop
 8007964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007966:	bc08      	pop	{r3}
 8007968:	469e      	mov	lr, r3
 800796a:	4770      	bx	lr

0800796c <_fini>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	bf00      	nop
 8007970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007972:	bc08      	pop	{r3}
 8007974:	469e      	mov	lr, r3
 8007976:	4770      	bx	lr
