\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_3 <= 2
 cons_edge_0_1#21: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#22: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#23: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#24: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#25: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#26: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#27: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#28: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#29: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#30: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#31: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#32: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#33: - bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#34: - bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#35: bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#36: bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_3 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c40: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
      - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
      - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
      - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - bin_sc_0_vx_1 - bin_sc_0_vx_2
                          - bin_sc_0_vx_3 - bin_sc_0_vx_4 + original_input_0 = 
                          0
 c42: _and48 - bin_sc_0_edg_0 <= 0
 c43: _and48 - bin_sc_0_vx_1 <= 0
 c44: _and48 - bin_sc_0_vx_1 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and48 = 0
 c46: _and49 - bin_sc_0_edg_1 <= 0
 c47: _and49 - bin_sc_0_vx_2 <= 0
 c48: _and49 - bin_sc_0_vx_2 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and49 = 0
 c50: _and50 - bin_sc_0_edg_2 <= 0
 c51: _and50 - bin_sc_0_vx_3 <= 0
 c52: _and50 - bin_sc_0_vx_3 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and50 = 0
 c54: _and51 - bin_sc_0_edg_3 <= 0
 c55: _and51 - bin_sc_0_vx_4 <= 0
 c56: _and51 - bin_sc_0_vx_4 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and51 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                                = 0
 c59: _and52 - bin_sc_0_edg_0 <= 0
 c60: _and52 - bin_sc_0_vx_0 <= 0
 c61: _and52 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and52 = 0
 c63: _and53 - bin_sc_0_edg_1 <= 0
 c64: _and53 - bin_sc_0_vx_1 <= 0
 c65: _and53 - bin_sc_0_vx_1 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and53 = 0
 c67: _and54 - bin_sc_0_edg_2 <= 0
 c68: _and54 - bin_sc_0_vx_2 <= 0
 c69: _and54 - bin_sc_0_vx_2 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and54 = 0
 c71: _and55 - bin_sc_0_edg_3 <= 0
 c72: _and55 - bin_sc_0_vx_3 <= 0
 c73: _and55 - bin_sc_0_vx_3 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and55 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3 = 0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_num_cuts_0: - rho_0 - O_0 + num_cuts_0 = 0
 cons_subcircuit_size_0: - bin_sc_0_vx_0 - bin_sc_0_vx_1 - bin_sc_0_vx_2
                         - bin_sc_0_vx_3 - bin_sc_0_vx_4 + size_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - bin_sc_1_vx_1 - bin_sc_1_vx_2
                          - bin_sc_1_vx_3 - bin_sc_1_vx_4 + original_input_1 = 
                          0
 c80: _and56 - bin_sc_1_edg_0 <= 0
 c81: _and56 - bin_sc_1_vx_1 <= 0
 c82: _and56 - bin_sc_1_vx_1 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and56 = 0
 c84: _and57 - bin_sc_1_edg_1 <= 0
 c85: _and57 - bin_sc_1_vx_2 <= 0
 c86: _and57 - bin_sc_1_vx_2 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and57 = 0
 c88: _and58 - bin_sc_1_edg_2 <= 0
 c89: _and58 - bin_sc_1_vx_3 <= 0
 c90: _and58 - bin_sc_1_vx_3 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and58 = 0
 c92: _and59 - bin_sc_1_edg_3 <= 0
 c93: _and59 - bin_sc_1_vx_4 <= 0
 c94: _and59 - bin_sc_1_vx_4 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and59 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                                = 0
 c97: _and60 - bin_sc_1_edg_0 <= 0
 c98: _and60 - bin_sc_1_vx_0 <= 0
 c99: _and60 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and60 = 0
 c101: _and61 - bin_sc_1_edg_1 <= 0
 c102: _and61 - bin_sc_1_vx_1 <= 0
 c103: _and61 - bin_sc_1_vx_1 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and61 = 0
 c105: _and62 - bin_sc_1_edg_2 <= 0
 c106: _and62 - bin_sc_1_vx_2 <= 0
 c107: _and62 - bin_sc_1_vx_2 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and62 = 0
 c109: _and63 - bin_sc_1_edg_3 <= 0
 c110: _and63 - bin_sc_1_vx_3 <= 0
 c111: _and63 - bin_sc_1_vx_3 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and63 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3 = 0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_subcircuit_num_cuts_1: - rho_1 - O_1 + num_cuts_1 = 0
 cons_subcircuit_size_1: - bin_sc_1_vx_0 - bin_sc_1_vx_1 - bin_sc_1_vx_2
                         - bin_sc_1_vx_3 - bin_sc_1_vx_4 + size_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
       num_cuts <= 1.100000000000
       original_input_0 <= 4
       rho_0 <= 4
       O_0 <= 4
 0.100000000000 <= d_0 <= 4
 0.100000000000 <= size_0 <= 12
 0.100000000000 <= num_cuts_0 <= 10
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
       original_input_1 <= 4
       rho_1 <= 4
       O_1 <= 4
 0.100000000000 <= d_1 <= 4
 0.100000000000 <= size_1 <= 12
 0.100000000000 <= num_cuts_1 <= 10
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
       build_cost_exponent_1 <= 9
 0 <= _and48 <= 1
 0 <= _and49 <= 1
 0 <= _and50 <= 1
 0 <= _and51 <= 1
 0 <= _and52 <= 1
 0 <= _and53 <= 1
 0 <= _and54 <= 1
 0 <= _and55 <= 1
 0 <= _and56 <= 1
 0 <= _and57 <= 1
 0 <= _and58 <= 1
 0 <= _and59 <= 1
 0 <= _and60 <= 1
 0 <= _and61 <= 1
 0 <= _and62 <= 1
 0 <= _and63 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_1_vx_0 bin_sc_1_vx_1 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4
 bin_sc_0_edg_0 bin_sc_0_edg_1 bin_sc_0_edg_2 bin_sc_0_edg_3 bin_sc_1_edg_0
 bin_sc_1_edg_1 bin_sc_1_edg_2 bin_sc_1_edg_3
 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3 _and48 _and49 _and50 _and51 _and52
 _and53 _and54 _and55 _and56 _and57 _and58 _and59 _and60 _and61 _and62 _and63

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 size_0 num_cuts_0 original_input_1
 rho_1 O_1 d_1 size_1 num_cuts_1 build_cost_exponent_1
End
