design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/zerotoasic/anton/algofoogle-multi-caravel/openlane/top_vga_spi_rom,top_vga_spi_rom,23_12_12_00_21,flow completed,0h1m14s0ms,0h0m55s0ms,9686.709434056727,0.2688219377,4843.354717028364,51.81,-1,474.78,1125,0,0,0,0,0,0,0,0,0,0,-1,-1,47156,7597,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,70673876.0,0.0,32.7,35.33,0.39,-1,22.93,617,938,56,368,0,0,0,756,19,0,20,22,114,33,9,185,177,179,14,644,343,502,1318,1302,4109,55714.176,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,41.0,24.390243902439025,40.0,1,50,153.18,153.6,0.3,1,4,0.55,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
