// Seed: 1388218519
macromodule module_0 (
    input  wand id_0,
    output wand id_1,
    input  tri  id_2,
    id_10,
    output tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    input  wand id_6,
    input  tri  id_7,
    input  wand id_8
);
  assign module_1.type_8 = 0;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    output wire id_7,
    output tri1 id_8,
    output wand id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply1 id_13,
    id_19,
    output supply0 id_14,
    input tri0 id_15,
    input wor id_16,
    input supply0 id_17
);
  wire id_20;
  id_21(
      -1
  );
  always if (1) @(posedge id_15) id_3 = id_6;
  assign id_7 = id_15;
  assign id_9 = id_15;
  module_0 modCall_1 (
      id_17,
      id_2,
      id_4,
      id_8,
      id_11,
      id_17,
      id_6,
      id_12,
      id_15
  );
endmodule
