<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>infer</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_exp_40_32_s_fu_29750</InstName>
<ModuleName>exp_40_32_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>29750</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>exp_40_32_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>5.983</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>3</Average-caseLatency>
<Worst-caseLatency>3</Worst-caseLatency>
<Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>8</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>2</UTIL_DSP>
<FF>540</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>428</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>exp&lt;40, 32&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>39</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>13</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>infer</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.288</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>690501</Best-caseLatency>
<Average-caseLatency>690501</Average-caseLatency>
<Worst-caseLatency>690501</Worst-caseLatency>
<Best-caseRealTimeLatency>6.905 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.905 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.905 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>690502</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_261_1>
<Name>VITIS_LOOP_261_1</Name>
<TripCount>3600</TripCount>
<Latency>3630</Latency>
<AbsoluteTimeLatency>36.300 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>32</PipelineDepth>
</VITIS_LOOP_261_1>
<VITIS_LOOP_125_1>
<Name>VITIS_LOOP_125_1</Name>
<TripCount>60</TripCount>
<Latency>7320</Latency>
<AbsoluteTimeLatency>73.200 us</AbsoluteTimeLatency>
<IterationLatency>122</IterationLatency>
<PipelineDepth>122</PipelineDepth>
<VITIS_LOOP_126_2>
<Name>VITIS_LOOP_126_2</Name>
<TripCount>60</TripCount>
<Latency>120</Latency>
<AbsoluteTimeLatency>1.200 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_126_2>
</VITIS_LOOP_125_1>
<conv2d1_conv2d2>
<Name>conv2d1_conv2d2</Name>
<TripCount>3364</TripCount>
<Latency>282576</Latency>
<AbsoluteTimeLatency>2.826 ms</AbsoluteTimeLatency>
<IterationLatency>84</IterationLatency>
<PipelineDepth>84</PipelineDepth>
<conv2d3_1>
<Name>conv2d3_1</Name>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d4_conv2d5>
<Name>conv2d4_conv2d5</Name>
<TripCount>9</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</conv2d4_conv2d5>
<conv2d3_3>
<Name>conv2d3_3</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
<TripCount>26912</TripCount>
<Latency>26914</Latency>
<AbsoluteTimeLatency>0.269 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<conv2d1_conv2d2>
<Name>conv2d1_conv2d2</Name>
<TripCount>729</TripCount>
<Latency>266814</Latency>
<AbsoluteTimeLatency>2.668 ms</AbsoluteTimeLatency>
<IterationLatency>366</IterationLatency>
<PipelineDepth>366</PipelineDepth>
<conv2d3_1>
<Name>conv2d3_1</Name>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d3_2_conv2d4_conv2d5>
<Name>conv2d3_2_conv2d4_conv2d5</Name>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2.940 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d3_2_conv2d4_conv2d5>
<conv2d3_3>
<Name>conv2d3_3</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
<TripCount>5408</TripCount>
<Latency>5410</Latency>
<AbsoluteTimeLatency>54.100 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<conv2d1_conv2d2>
<Name>conv2d1_conv2d2</Name>
<TripCount>121</TripCount>
<Latency>44286</Latency>
<AbsoluteTimeLatency>0.443 ms</AbsoluteTimeLatency>
<IterationLatency>366</IterationLatency>
<PipelineDepth>366</PipelineDepth>
<conv2d3_1>
<Name>conv2d3_1</Name>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d3_2_conv2d4_conv2d5>
<Name>conv2d3_2_conv2d4_conv2d5</Name>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2.940 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d3_2_conv2d4_conv2d5>
<conv2d3_3>
<Name>conv2d3_3</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
<TripCount>800</TripCount>
<Latency>801</Latency>
<AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
<Name>VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3</Name>
<TripCount>800</TripCount>
<Latency>800</Latency>
<AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
<dense_relu1>
<Name>dense_relu1</Name>
<TripCount>64</TripCount>
<Latency>51648</Latency>
<AbsoluteTimeLatency>0.516 ms</AbsoluteTimeLatency>
<IterationLatency>807</IterationLatency>
<PipelineDepth>807</PipelineDepth>
<dense_relu2>
<Name>dense_relu2</Name>
<TripCount>800</TripCount>
<Latency>803</Latency>
<AbsoluteTimeLatency>8.030 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</dense_relu2>
</dense_relu1>
<dense_relu1>
<Name>dense_relu1</Name>
<TripCount>32</TripCount>
<Latency>98</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>68</PipelineDepth>
</dense_relu1>
<dense_relu1>
<Name>dense_relu1</Name>
<TripCount>16</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>36</PipelineDepth>
</dense_relu1>
<dense1>
<Name>dense1</Name>
<TripCount>4</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</dense1>
<softmax1_1>
<Name>softmax1_1</Name>
<TripCount>4</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</softmax1_1>
<softmax1_2>
<Name>softmax1_2</Name>
<TripCount>4</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>52</PipelineDepth>
</softmax1_2>
<VITIS_LOOP_346_2>
<Name>VITIS_LOOP_346_2</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_346_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>351</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>81</UTIL_BRAM>
<DSP>237</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>65</UTIL_DSP>
<FF>23892</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>16</UTIL_FF>
<LUT>20095</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>28</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
