Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  2 14:00:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.549        0.000                      0                 2303        0.093        0.000                      0                 2303        3.750        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.549        0.000                      0                 2303        0.093        0.000                      0                 2303        3.750        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 1.790ns (19.562%)  route 7.360ns (80.438%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.559     5.080    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.149     6.685    U_Core/U_ControlUnit/Q[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.809 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.495     8.305    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.152     8.457 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14/O
                         net (fo=1, routed)           0.688     9.144    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.326     9.470 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           0.808    10.278    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.430 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           1.082    11.513    U_Core/U_ControlUnit/q_reg[8]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332    11.845 r  U_Core/U_ControlUnit/q[9]_i_3/O
                         net (fo=1, routed)           0.633    12.478    U_Core/U_ControlUnit/q[9]_i_3_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.602 r  U_Core/U_ControlUnit/q[9]_i_1__0/O
                         net (fo=2, routed)           0.993    13.595    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X56Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.719 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.511    14.231    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.780    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 1.790ns (19.623%)  route 7.332ns (80.377%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.559     5.080    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.149     6.685    U_Core/U_ControlUnit/Q[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.809 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.495     8.305    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.152     8.457 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14/O
                         net (fo=1, routed)           0.688     9.144    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.326     9.470 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           0.808    10.278    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.430 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           1.082    11.513    U_Core/U_ControlUnit/q_reg[8]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332    11.845 r  U_Core/U_ControlUnit/q[9]_i_3/O
                         net (fo=1, routed)           0.633    12.478    U_Core/U_ControlUnit/q[9]_i_3_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.602 r  U_Core/U_ControlUnit/q[9]_i_1__0/O
                         net (fo=2, routed)           0.993    13.595    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X56Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.719 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.483    14.202    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X56Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.448ns (15.889%)  route 7.665ns (84.111%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.396    11.711    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_Core/U_ControlUnit/q[24]_i_5/O
                         net (fo=1, routed)           0.615    12.450    U_Core/U_ControlUnit/q[24]_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.574 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.814    13.388    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.512 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.680    14.192    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.855    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 1.448ns (16.091%)  route 7.551ns (83.909%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.177    11.491    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U_Core/U_ControlUnit/q[25]_i_5/O
                         net (fo=1, routed)           0.712    12.327    U_Core/U_ControlUnit/q[25]_i_5_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.451 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.822    13.273    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.397 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.681    14.078    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.758    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 1.790ns (19.781%)  route 7.259ns (80.219%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.559     5.080    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.149     6.685    U_Core/U_ControlUnit/Q[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.809 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.495     8.305    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.152     8.457 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14/O
                         net (fo=1, routed)           0.688     9.144    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_14_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.326     9.470 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           0.808    10.278    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.430 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           1.125    11.555    U_Core/U_ControlUnit/q_reg[8]_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.332    11.887 r  U_Core/U_ControlUnit/q[8]_i_3/O
                         net (fo=1, routed)           0.572    12.459    U_Core/U_ControlUnit/q[8]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.772    13.355    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.479 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.650    14.129    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.823    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 1.448ns (15.966%)  route 7.621ns (84.034%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.396    11.711    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_Core/U_ControlUnit/q[24]_i_5/O
                         net (fo=1, routed)           0.615    12.450    U_Core/U_ControlUnit/q[24]_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.574 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.814    13.388    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.512 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.637    14.149    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X52Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.853    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 1.448ns (16.082%)  route 7.556ns (83.918%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.449    10.188    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.312 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.270    11.582    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.706 r  U_Core/U_ControlUnit/q[4]_i_4/O
                         net (fo=1, routed)           0.798    12.504    U_Core/U_ControlUnit/q[4]_i_4_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.628 r  U_Core/U_ControlUnit/q[4]_i_1__0/O
                         net (fo=2, routed)           0.847    13.475    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.599 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.484    14.083    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.832    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.448ns (16.243%)  route 7.466ns (83.757%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.357    11.672    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.796 r  U_Core/U_ControlUnit/q[5]_i_4/O
                         net (fo=1, routed)           0.575    12.371    U_Core/U_ControlUnit/q[5]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.495 r  U_Core/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.760    13.255    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.379 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.615    13.994    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.448ns (16.244%)  route 7.466ns (83.756%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.357    11.672    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.796 r  U_Core/U_ControlUnit/q[5]_i_4/O
                         net (fo=1, routed)           0.575    12.371    U_Core/U_ControlUnit/q[5]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.495 r  U_Core/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.760    13.255    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.379 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.615    13.993    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 1.448ns (16.355%)  route 7.405ns (83.645%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.558     5.079    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.505     7.040    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.164 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.222     8.386    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.438     8.948    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.544     9.615    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.452    10.191    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.315 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.177    11.491    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U_Core/U_ControlUnit/q[25]_i_5/O
                         net (fo=1, routed)           0.712    12.327    U_Core/U_ControlUnit/q[25]_i_5_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.451 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.822    13.273    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.397 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.535    13.933    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X52Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.756    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.207%)  route 0.302ns (64.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[26]/Q
                         net (fo=12, routed)          0.302     1.911    U_RAM/mem_reg_0[26]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.698%)  route 0.309ns (65.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=11, routed)          0.309     1.916    U_RAM/mem_reg_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.153%)  route 0.270ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.590     1.473    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=12, routed)          0.270     1.871    U_RAM/mem_reg_0[5]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.447%)  route 0.279ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.589     1.472    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y33         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U_APB_Master/temp_wdata_reg_reg[9]/Q
                         net (fo=12, routed)          0.279     1.879    U_RAM/mem_reg_0[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y38         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.057     1.674    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[27]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.719 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[27]_i_1__3/O
                         net (fo=1, routed)           0.000     1.719    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[27]
    SLICE_X58Y38         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.092     1.580    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.087     1.703    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[21]
    SLICE_X60Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.748 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_GPOA/U_APB_Intf_GPIO/p_0_in[21]
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.608    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.581     1.464    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.087     1.692    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[12]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.737    U_GPIOC/U_APB_Intf_GPIO/p_0_in[12]
    SLICE_X60Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.848     1.975    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.593     1.476    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.087     1.704    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[15]
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    U_GPIOC/U_APB_Intf_GPIO/p_0_in[15]
    SLICE_X64Y38         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.864     1.991    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.120     1.609    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.586     1.469    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.087     1.697    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[14]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_GPOA/U_APB_Intf_GPIO/p_0_in[14]
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.855     1.982    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.120     1.602    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.089     1.705    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[29]
    SLICE_X60Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_GPOA/U_APB_Intf_GPIO/p_0_in[29]
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121     1.609    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y34   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y37   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK



