#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 12 10:36:29 2021
# Process ID: 10544
# Current directory: D:/vivado_pros/radar_emulate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17588 D:\vivado_pros\radar_emulate\radar_emulate.xpr
# Log file: D:/vivado_pros/radar_emulate/vivado.log
# Journal file: D:/vivado_pros/radar_emulate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_pros/radar_emulate/radar_emulate.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 826.465 ; gain = 213.176
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.105 ; gain = 0.762
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1838.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1842.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1842.102 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1843.219 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 11:16:22 2021] Launched synth_1...
Run output will be captured here: D:/vivado_pros/radar_emulate/radar_emulate.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_spi_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive_ad9910
WARNING: [VRFC 10-3380] identifier 'r_spi_en_avaible' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:76]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:93]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/sip_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sim_1/new/tb_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9fc82b3cf6cf4cbba41c8c416f15ff6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_top_behav xil_defaultlib.tb_spi_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.drive_ad9910
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.spi_top
Compiling module xil_defaultlib.tb_spi_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim/xsim.dir/tb_spi_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 12 11:17:14 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_top_behav -key {Behavioral:sim_1:Functional:tb_spi_top} -tclbatch {tb_spi_top.tcl} -view {D:/vivado_pros/radar_emulate/tb_spi_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/vivado_pros/radar_emulate/tb_spi_top_behav.wcfg
source tb_spi_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1883.508 ; gain = 3.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.785 ; gain = 0.848
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 11:18:22 2021] Launched synth_1...
Run output will be captured here: D:/vivado_pros/radar_emulate/radar_emulate.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-48] File not found: D:/vivado_pros/radar_emulate/radar_emulate.runs/impl_1/spi_top.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 11:18:56 2021] Launched synth_1...
Run output will be captured here: D:/vivado_pros/radar_emulate/radar_emulate.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_spi_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive_ad9910
WARNING: [VRFC 10-3380] identifier 'r_spi_en_avaible' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:76]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:93]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/sip_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sim_1/new/tb_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9fc82b3cf6cf4cbba41c8c416f15ff6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_top_behav xil_defaultlib.tb_spi_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.drive_ad9910
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.spi_top
Compiling module xil_defaultlib.tb_spi_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_pros/radar_emulate/radar_emulate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_top_behav -key {Behavioral:sim_1:Functional:tb_spi_top} -tclbatch {tb_spi_top.tcl} -view {D:/vivado_pros/radar_emulate/tb_spi_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/vivado_pros/radar_emulate/tb_spi_top_behav.wcfg
source tb_spi_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 12 11:38:04 2021...
