// Seed: 1823721014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[1] = 1;
  assign id_11[1 : 1] = 1'b0;
  assign id_6 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_6,
      id_17,
      id_3,
      id_17,
      id_10,
      id_11,
      id_14,
      id_10,
      id_17,
      id_7,
      id_11,
      id_15,
      id_3,
      id_13,
      id_10,
      id_2
  );
  assign id_11[1] = 1;
  tri0 id_18 = 1'b0;
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  if (id_2) begin
    wire id_23;
  end
endmodule
