$date
	Thu Feb 19 18:06:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_reverse $end
$var wire 72 ! out [79:8] $end
$var parameter 32 " n $end
$var reg 72 # a [79:8] $end
$scope module uut $end
$var wire 72 $ a [79:8] $end
$var wire 72 % out [79:8] $end
$var parameter 32 & n $end
$scope function reverse $end
$var reg 72 ' x [79:8] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 &
b1010 "
$end
#0
$dumpvars
b1010000 (
b110100001100101011011000110110001101111 '
bx0110111101101100011011000110010101101000000000000000000000000000 %
b110100001100101011011000110110001101111 $
b110100001100101011011000110110001101111 #
bx0110111101101100011011000110010101101000000000000000000000000000 !
$end
#10
bx0110100001110011011010010111001001101011000000000000000000000000 !
bx0110100001110011011010010111001001101011000000000000000000000000 %
b1010000 (
b110101101110010011010010111001101101000 '
b110101101110010011010010111001101101000 #
b110101101110010011010010111001101101000 $
#20
