## Welcome to Puneet's GitHub Page


### UVM Learning

 - [Chip verify](http://www.chipverify.com/uvm/test)  
 - [UVM learnuvmverification](http://www.learnuvmverification.com/index.php/2016/04/29/uvm-phasing) 
 - [UVM](https://pjangir0.github.io/UVM/)

---
### Miscellaneous

 - [CDC paper link](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf)
 - [Verilog synthesis, coding style](http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA_rev1_2.pdf)
 - [Event region SV](http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf)
 - [Vritual class -UVM](http://www.sunburst-design.com/papers/CummingsSNUG2018SV_Virtuals.pdf)
 - [Analysis Port](http://www.sunburst-design.com/papers/CummingsSNUG2018AUS_UVMAnalysisCopy.pdf)
 - [patent read](https://patents.google.com/patent/US20170347061A1/en?oq=US+20170347061)
