$date
	Thu Apr 04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 32 ! INST_CODE [31:0] $end
$var reg 64 " PC [63:0] $end
$var reg 1 # RESET $end
$scope module test_mod $end
$var wire 64 $ PC [63:0] $end
$var wire 1 # reset $end
$var wire 32 % Instruction_Code [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %         // Instruction code undefined
bx $         // PC undefined
0#           // RESET = 0
bx "         // stimulus PC undefined
bx !         // INST_CODE undefined
$end
#20
1#           // RESET = 1
#40
b100101000000001100110011 !  // INST_CODE
b100101000000001100110011 %  // Instruction_Code
b0 "                          // stimulus PC = 0
b0 $                          // test_mod PC = 0
#60
b1000001001110010000001110110011 !
b1000001001110010000001110110011 %
b100 "                         // stimulus PC = 4
b100 $                         // test_mod PC = 4
#80
b11010110100000001010110011 !
b11010110100000001010110011 %
b1000 "
b1000 $
#100
b11011110110100111000110011 !
b11011110110100111000110011 %
b1100 "
b1100 $
#150
