module MEM_WB(clk, mwreg, mm2reg, mselection, mALUOut, datamemout, we, wm2reg, wn, wALUOut, wdatamemout);

    input clk;
    input mwreg;
    input mm2reg;
    input [4:0] mselection;
    input [31:0] mALUOut;
    input [31:0] datamemout;
    output reg we;
    output reg wm2reg;
    output reg [4:0] wn;
    output reg [31:0] wALUOut;
    output reg [31:0] wdatamemout;
    
    always@(posedge clk)
    begin
    we <= mwreg;
    wm2reg <= mm2reg;
    wn <= mselection;
    wALUOut <= mALUOut;
    wdatamemout <= datamemout;
    end
    
    
endmodule
