

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4'
================================================================
* Date:           Sat Mar  9 22:41:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3843|     3843|  76.860 us|  76.860 us|  3843|  3843|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_3_VITIS_LOOP_53_4  |     3841|     3841|        17|         15|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     273|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     213|    -|
|Register         |        -|     -|     259|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     259|     486|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |empty_78_fu_226_p2                  |         +|   0|  0|  70|          63|          63|
    |empty_80_fu_260_p2                  |         +|   0|  0|  71|          64|          64|
    |indvar_flatten_next_fu_178_p2       |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next28_fu_286_p2         |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next32_dup152_fu_204_p2  |         +|   0|  0|  13|           5|           1|
    |empty_81_fu_328_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |exitcond305154_fu_190_p2            |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten_fu_172_p2          |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |indvars_iv27_mid2_fu_196_p3         |    select|   0|  0|   5|           1|           1|
    |indvars_iv31_cast_mid2_v_fu_210_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 273|         204|         195|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  65|         16|    1|         16|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv27_load    |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv31_load    |   9|          2|    5|         10|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |indvar_flatten_fu_100                 |   9|          2|    9|         18|
    |indvars_iv27_fu_92                    |   9|          2|    5|         10|
    |indvars_iv31_fu_96                    |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR                     |  13|          3|   64|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 213|         49|  112|        302|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_372     |   1|   0|    1|          0|
    |gmem_addr_2_reg_376          |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_394     |  32|   0|   32|          0|
    |gmem_addr_3_reg_382          |  64|   0|   64|          0|
    |indvar_flatten_fu_100        |   9|   0|    9|          0|
    |indvars_iv27_fu_92           |   5|   0|    5|          0|
    |indvars_iv31_fu_96           |   5|   0|    5|          0|
    |tmp_49_reg_389               |  30|   0|   30|          0|
    |tmp_50_reg_399               |  31|   0|   31|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 259|   0|  259|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|p_cast_cast          |   in|   62|     ap_none|                                          p_cast_cast|        scalar|
|data                 |   in|   64|     ap_none|                                                 data|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 15, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv27 = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 21 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 23 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 24 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 25 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv31"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv27"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 35 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc38, void %for.body46.lr.ph.preheader.exitStub"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvars_iv27_load = load i5 %indvars_iv27"   --->   Operation 37 'load' 'indvars_iv27_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i5 %indvars_iv31"   --->   Operation 38 'load' 'indvars_iv31_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.87ns)   --->   "%exitcond305154 = icmp_eq  i5 %indvars_iv27_load, i5 16"   --->   Operation 39 'icmp' 'exitcond305154' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.62ns)   --->   "%indvars_iv27_mid2 = select i1 %exitcond305154, i5 0, i5 %indvars_iv27_load"   --->   Operation 40 'select' 'indvars_iv27_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.09ns)   --->   "%indvars_iv_next32_dup152 = add i5 %indvars_iv31_load, i5 1"   --->   Operation 41 'add' 'indvars_iv_next32_dup152' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.62ns)   --->   "%indvars_iv31_cast_mid2_v = select i1 %exitcond305154, i5 %indvars_iv_next32_dup152, i5 %indvars_iv31_load"   --->   Operation 42 'select' 'indvars_iv31_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_77 = trunc i5 %indvars_iv31_cast_mid2_v"   --->   Operation 43 'trunc' 'empty_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvars_iv27_cast = zext i5 %indvars_iv27_mid2"   --->   Operation 44 'zext' 'indvars_iv27_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.78ns)   --->   "%empty_78 = add i63 %indvars_iv27_cast, i63 %p_cast_cast_cast"   --->   Operation 45 'add' 'empty_78' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast114 = sext i63 %empty_78"   --->   Operation 46 'sext' 'p_cast114' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast114"   --->   Operation 47 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_79 = trunc i5 %indvars_iv27_mid2"   --->   Operation 48 'trunc' 'empty_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %empty_77, i4 %empty_79, i2 0"   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast115 = zext i10 %tmp_s"   --->   Operation 50 'zext' 'p_cast115' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.81ns)   --->   "%empty_80 = add i64 %p_cast115, i64 %data_read"   --->   Operation 51 'add' 'empty_80' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63"   --->   Operation 52 'partselect' 'p_cast18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast55_cast = sext i62 %p_cast18"   --->   Operation 53 'sext' 'p_cast55_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast55_cast"   --->   Operation 54 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.09ns)   --->   "%indvars_iv_next28 = add i5 %indvars_iv27_mid2, i5 1"   --->   Operation 55 'add' 'indvars_iv_next28' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv31_cast_mid2_v, i5 %indvars_iv31"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next28, i5 %indvars_iv27"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 59 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 59 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 60 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 60 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [7/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 61 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 62 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 62 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [6/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 63 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 64 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 64 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [5/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 65 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 66 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 66 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [4/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 67 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 68 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 68 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 69 [3/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 69 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 70 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 70 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [2/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 71 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 72 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2"   --->   Operation 72 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [1/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 73 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %gmem_addr_2_read, i32 2, i32 31"   --->   Operation 74 'partselect' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 75 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 75 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%sub34_s6_26fixp1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_49, i1 0"   --->   Operation 76 'bitconcatenate' 'sub34_s6_26fixp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sub34_s6_26fixp1_cast = zext i31 %sub34_s6_26fixp1"   --->   Operation 77 'zext' 'sub34_s6_26fixp1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.51ns)   --->   "%empty_81 = sub i32 %gmem_addr_3_read, i32 %sub34_s6_26fixp1_cast"   --->   Operation 78 'sub' 'empty_81' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_81, i32 1, i32 31"   --->   Operation 79 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (14.6ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 80 'writereq' 'gmem_addr_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_50, i1 0"   --->   Operation 81 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_3, i32 %tmp_51, i4 15"   --->   Operation 82 'write' 'write_ln0' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 83 [5/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 83 'writeresp' 'gmem_addr_3_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 84 [4/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 84 'writeresp' 'gmem_addr_3_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 85 [3/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 85 'writeresp' 'gmem_addr_3_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 86 [2/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 86 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_3_VITIS_LOOP_53_4_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 91 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv27             (alloca           ) [ 010000000000000000]
indvars_iv31             (alloca           ) [ 010000000000000000]
indvar_flatten           (alloca           ) [ 010000000000000000]
data_read                (read             ) [ 000000000000000000]
p_cast_cast_read         (read             ) [ 000000000000000000]
p_cast_cast_cast         (sext             ) [ 000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
br_ln0                   (br               ) [ 000000000000000000]
indvar_flatten_load      (load             ) [ 000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000]
exitcond_flatten         (icmp             ) [ 011111111111111100]
indvar_flatten_next      (add              ) [ 000000000000000000]
br_ln0                   (br               ) [ 000000000000000000]
indvars_iv27_load        (load             ) [ 000000000000000000]
indvars_iv31_load        (load             ) [ 000000000000000000]
exitcond305154           (icmp             ) [ 000000000000000000]
indvars_iv27_mid2        (select           ) [ 000000000000000000]
indvars_iv_next32_dup152 (add              ) [ 000000000000000000]
indvars_iv31_cast_mid2_v (select           ) [ 000000000000000000]
empty_77                 (trunc            ) [ 000000000000000000]
indvars_iv27_cast        (zext             ) [ 000000000000000000]
empty_78                 (add              ) [ 000000000000000000]
p_cast114                (sext             ) [ 000000000000000000]
gmem_addr_2              (getelementptr    ) [ 001111111100000000]
empty_79                 (trunc            ) [ 000000000000000000]
tmp_s                    (bitconcatenate   ) [ 000000000000000000]
p_cast115                (zext             ) [ 000000000000000000]
empty_80                 (add              ) [ 000000000000000000]
p_cast18                 (partselect       ) [ 000000000000000000]
p_cast55_cast            (sext             ) [ 000000000000000000]
gmem_addr_3              (getelementptr    ) [ 011111111111111111]
indvars_iv_next28        (add              ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
store_ln0                (store            ) [ 000000000000000000]
gmem_load_2_req          (readreq          ) [ 000000000000000000]
gmem_addr_2_read         (read             ) [ 000000000000000000]
gmem_load_3_req          (readreq          ) [ 000000000000000000]
tmp_49                   (partselect       ) [ 000000000011000000]
gmem_addr_3_read         (read             ) [ 000000000001000000]
sub34_s6_26fixp1         (bitconcatenate   ) [ 000000000000000000]
sub34_s6_26fixp1_cast    (zext             ) [ 000000000000000000]
empty_81                 (sub              ) [ 000000000000000000]
tmp_50                   (partselect       ) [ 000000000000100000]
gmem_addr_3_req          (writereq         ) [ 000000000000000000]
tmp_51                   (bitconcatenate   ) [ 000000000000000000]
write_ln0                (write            ) [ 000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000]
empty                    (speclooptripcount) [ 000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000]
gmem_addr_3_resp         (writeresp        ) [ 000000000000000000]
br_ln0                   (br               ) [ 000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_51_3_VITIS_LOOP_53_4_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="indvars_iv27_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv27/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv31_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_cast_cast_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_writeresp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_3_req/3 gmem_addr_3_req/11 gmem_addr_3_resp/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="8"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="gmem_addr_3_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="9"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="11"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_cast_cast_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="62" slack="0"/>
<pin id="152" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_next_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvars_iv27_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv27_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvars_iv31_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond305154_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond305154/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvars_iv27_mid2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv27_mid2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvars_iv_next32_dup152_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next32_dup152/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvars_iv31_cast_mid2_v_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv31_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_77_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvars_iv27_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv27_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_78_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="62" slack="0"/>
<pin id="229" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_cast114_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="63" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast114/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gmem_addr_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_79_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_cast115_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast115/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="empty_80_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_cast18_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="62" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast18/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_cast55_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="62" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast55_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="gmem_addr_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvars_iv_next28_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next28/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_49_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="30" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub34_s6_26fixp1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="30" slack="2"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub34_s6_26fixp1/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub34_s6_26fixp1_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub34_s6_26fixp1_cast/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_81_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_81/11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_50_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_51_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="31" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/12 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvars_iv27_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv27 "/>
</bind>
</comp>

<comp id="358" class="1005" name="indvars_iv31_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="365" class="1005" name="indvar_flatten_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="372" class="1005" name="exitcond_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem_addr_2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="gmem_addr_3_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_49_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="2"/>
<pin id="391" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="394" class="1005" name="gmem_addr_3_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_50_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="1"/>
<pin id="401" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="149"><net_src comp="80" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="153"><net_src comp="110" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="184" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="187" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="190" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="187" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="196" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="150" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="196" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="218" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="246" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="104" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="196" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="178" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="210" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="286" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="130" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="328" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="354"><net_src comp="92" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="361"><net_src comp="96" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="368"><net_src comp="100" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="375"><net_src comp="172" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="236" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="385"><net_src comp="280" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="392"><net_src comp="307" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="397"><net_src comp="135" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="402"><net_src comp="333" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="343" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4 : p_cast_cast | {1 }
	Port: covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4 : data | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		exitcond_flatten : 2
		indvar_flatten_next : 2
		br_ln0 : 3
		indvars_iv27_load : 1
		indvars_iv31_load : 1
		exitcond305154 : 2
		indvars_iv27_mid2 : 3
		indvars_iv_next32_dup152 : 2
		indvars_iv31_cast_mid2_v : 3
		empty_77 : 4
		indvars_iv27_cast : 4
		empty_78 : 5
		p_cast114 : 6
		gmem_addr_2 : 7
		empty_79 : 4
		tmp_s : 5
		p_cast115 : 6
		empty_80 : 7
		p_cast18 : 8
		p_cast55_cast : 9
		gmem_addr_3 : 10
		indvars_iv_next28 : 4
		store_ln0 : 3
		store_ln0 : 4
		store_ln0 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sub34_s6_26fixp1_cast : 1
		empty_81 : 2
		tmp_50 : 3
	State 12
		write_ln0 : 1
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |    indvar_flatten_next_fu_178   |    0    |    16   |
|          | indvars_iv_next32_dup152_fu_204 |    0    |    13   |
|    add   |         empty_78_fu_226         |    0    |    69   |
|          |         empty_80_fu_260         |    0    |    71   |
|          |     indvars_iv_next28_fu_286    |    0    |    13   |
|----------|---------------------------------|---------|---------|
|    sub   |         empty_81_fu_328         |    0    |    39   |
|----------|---------------------------------|---------|---------|
|   icmp   |     exitcond_flatten_fu_172     |    0    |    11   |
|          |      exitcond305154_fu_190      |    0    |    9    |
|----------|---------------------------------|---------|---------|
|  select  |     indvars_iv27_mid2_fu_196    |    0    |    5    |
|          | indvars_iv31_cast_mid2_v_fu_210 |    0    |    5    |
|----------|---------------------------------|---------|---------|
|          |      data_read_read_fu_104      |    0    |    0    |
|   read   |   p_cast_cast_read_read_fu_110  |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_130  |    0    |    0    |
|          |   gmem_addr_3_read_read_fu_135  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_116       |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_123      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_141     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     p_cast_cast_cast_fu_150     |    0    |    0    |
|   sext   |         p_cast114_fu_232        |    0    |    0    |
|          |       p_cast55_cast_fu_276      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |         empty_77_fu_218         |    0    |    0    |
|          |         empty_79_fu_242         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     indvars_iv27_cast_fu_222    |    0    |    0    |
|   zext   |         p_cast115_fu_256        |    0    |    0    |
|          |   sub34_s6_26fixp1_cast_fu_324  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_s_fu_246          |    0    |    0    |
|bitconcatenate|     sub34_s6_26fixp1_fu_317     |    0    |    0    |
|          |          tmp_51_fu_343          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         p_cast18_fu_266         |    0    |    0    |
|partselect|          tmp_49_fu_307          |    0    |    0    |
|          |          tmp_50_fu_333          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   251   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|exitcond_flatten_reg_372|    1   |
|   gmem_addr_2_reg_376  |   32   |
|gmem_addr_3_read_reg_394|   32   |
|   gmem_addr_3_reg_382  |   32   |
| indvar_flatten_reg_365 |    9   |
|  indvars_iv27_reg_351  |    5   |
|  indvars_iv31_reg_358  |    5   |
|     tmp_49_reg_389     |   30   |
|     tmp_50_reg_399     |   31   |
+------------------------+--------+
|          Total         |   177  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_123 |  p0  |   3  |   1  |    3   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    3   || 0.858143|
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   251  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   177  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   177  |   251  |
+-----------+--------+--------+--------+
