
COMPONENT cellsequenceModule3
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  expr1 : IN SIGNED (15 DOWNTO 0);
  pipeCDB9Reg6Xloc : IN SIGNED (15 DOWNTO 0);
  MXctl2PXInitXIn : IN STD_LOGIC;
  pipeCQS9Xctl1PXInitXIn : IN STD_LOGIC;
  TSep3 : IN SIGNED (15 DOWNTO 0);
  M : OUT SIGNED (15 DOWNTO 0);
  MXctl2P : OUT STD_LOGIC;
  pipeCDB9 : OUT SIGNED (15 DOWNTO 0);
  pipeCQS9Xctl1P : OUT STD_LOGIC
);
END COMPONENT;

