// Seed: 3277480693
module module_0 (
    input uwire id_0
);
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input logic id_2
    , id_20,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10
    , id_21,
    output tri id_11,
    output tri id_12,
    output logic id_13,
    input supply0 id_14,
    input wor id_15,
    output tri0 id_16,
    input tri1 id_17,
    input uwire id_18
);
  wire id_22;
  always id_13 <= id_2;
  assign id_6 = id_21;
  wire id_23;
  wire id_24;
  xor (id_0, id_17, id_22, id_8, id_4, id_18, id_21, id_15, id_9, id_24);
  module_0(
      id_20
  );
endmodule
