
adbms-code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  0800dda8  0800dda8  0000eda8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e570  0800e570  000102e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e570  0800e570  0000f570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e578  0800e578  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e578  0800e578  0000f578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e57c  0800e57c  0000f57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  20000000  0800e580  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102e8  2**0
                  CONTENTS
 10 .bss          00001f8c  200002e8  200002e8  000102e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002274  20002274  000102e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a72c  00000000  00000000  00010318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004140  00000000  00000000  0002aa44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  0002eb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001140  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258e5  00000000  00000000  00031368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd27  00000000  00000000  00056c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d66b3  00000000  00000000  00073974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a027  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007290  00000000  00000000  0014a06c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001512fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e8 	.word	0x200002e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dd90 	.word	0x0800dd90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002ec 	.word	0x200002ec
 80001cc:	0800dd90 	.word	0x0800dd90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <Pec15_Calc>:
* @return CRC15_Value
*
*******************************************************************************
*/
uint16_t Pec15_Calc(uint8_t len, uint8_t *data)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 8000f80:	2310      	movs	r3, #16
 8000f82:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000f84:	2300      	movs	r3, #0
 8000f86:	737b      	strb	r3, [r7, #13]
 8000f88:	e019      	b.n	8000fbe <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	09db      	lsrs	r3, r3, #7
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	7b7a      	ldrb	r2, [r7, #13]
 8000f92:	6839      	ldr	r1, [r7, #0]
 8000f94:	440a      	add	r2, r1
 8000f96:	7812      	ldrb	r2, [r2, #0]
 8000f98:	4053      	eors	r3, r2
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 8000fa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fa4:	021b      	lsls	r3, r3, #8
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	897b      	ldrh	r3, [r7, #10]
 8000faa:	490b      	ldr	r1, [pc, #44]	@ (8000fd8 <Pec15_Calc+0x64>)
 8000fac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4053      	eors	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000fb8:	7b7b      	ldrb	r3, [r7, #13]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	737b      	strb	r3, [r7, #13]
 8000fbe:	7b7a      	ldrb	r2, [r7, #13]
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d3e1      	bcc.n	8000f8a <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	b29b      	uxth	r3, r3
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	0800dfb4 	.word	0x0800dfb4

08000fdc <Pec10_Calc>:
* @return CRC10_Value
*
*******************************************************************************
*/
uint16_t Pec10_Calc(bool isRxCmd, int len, uint8_t *data)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b087      	sub	sp, #28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 8000fea:	2310      	movs	r3, #16
 8000fec:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 8000fee:	238f      	movs	r3, #143	@ 0x8f
 8000ff0:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	757b      	strb	r3, [r7, #21]
 8000ff6:	e024      	b.n	8001042 <Pec10_Calc+0x66>
    {
        /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)data[nByteIndex] << 2u);
 8000ff8:	7d7b      	ldrb	r3, [r7, #21]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	b29a      	uxth	r2, r3
 8001004:	8afb      	ldrh	r3, [r7, #22]
 8001006:	4053      	eors	r3, r2
 8001008:	82fb      	strh	r3, [r7, #22]
 
        /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 800100a:	2308      	movs	r3, #8
 800100c:	753b      	strb	r3, [r7, #20]
 800100e:	e012      	b.n	8001036 <Pec10_Calc+0x5a>
        {
            /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 8001010:	8afb      	ldrh	r3, [r7, #22]
 8001012:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001016:	2b00      	cmp	r3, #0
 8001018:	d007      	beq.n	800102a <Pec10_Calc+0x4e>
            {
                nRemainder = (uint16_t)((nRemainder << 1u));
 800101a:	8afb      	ldrh	r3, [r7, #22]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001020:	8afa      	ldrh	r2, [r7, #22]
 8001022:	8a7b      	ldrh	r3, [r7, #18]
 8001024:	4053      	eors	r3, r2
 8001026:	82fb      	strh	r3, [r7, #22]
 8001028:	e002      	b.n	8001030 <Pec10_Calc+0x54>
            }
            else
            {
                nRemainder = (uint16_t)(nRemainder << 1u);
 800102a:	8afb      	ldrh	r3, [r7, #22]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 8001030:	7d3b      	ldrb	r3, [r7, #20]
 8001032:	3b01      	subs	r3, #1
 8001034:	753b      	strb	r3, [r7, #20]
 8001036:	7d3b      	ldrb	r3, [r7, #20]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e9      	bne.n	8001010 <Pec10_Calc+0x34>
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 800103c:	7d7b      	ldrb	r3, [r7, #21]
 800103e:	3301      	adds	r3, #1
 8001040:	757b      	strb	r3, [r7, #21]
 8001042:	7d7b      	ldrb	r3, [r7, #21]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	429a      	cmp	r2, r3
 8001048:	dcd6      	bgt.n	8000ff8 <Pec10_Calc+0x1c>
            }
        }
    }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (isRxCmd == true)
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00e      	beq.n	800106e <Pec10_Calc+0x92>
    {  
        nRemainder ^= (uint16_t)(((uint16_t)data[len] & (uint8_t)0xFC) << 2u);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b21b      	sxth	r3, r3
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	b21b      	sxth	r3, r3
 800105e:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 8001062:	b21a      	sxth	r2, r3
 8001064:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001068:	4053      	eors	r3, r2
 800106a:	b21b      	sxth	r3, r3
 800106c:	82fb      	strh	r3, [r7, #22]
    }
    /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800106e:	2306      	movs	r3, #6
 8001070:	753b      	strb	r3, [r7, #20]
 8001072:	e012      	b.n	800109a <Pec10_Calc+0xbe>
    {
        /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001074:	8afb      	ldrh	r3, [r7, #22]
 8001076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800107a:	2b00      	cmp	r3, #0
 800107c:	d007      	beq.n	800108e <Pec10_Calc+0xb2>
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800107e:	8afb      	ldrh	r3, [r7, #22]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001084:	8afa      	ldrh	r2, [r7, #22]
 8001086:	8a7b      	ldrh	r3, [r7, #18]
 8001088:	4053      	eors	r3, r2
 800108a:	82fb      	strh	r3, [r7, #22]
 800108c:	e002      	b.n	8001094 <Pec10_Calc+0xb8>
        }
        else
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800108e:	8afb      	ldrh	r3, [r7, #22]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001094:	7d3b      	ldrb	r3, [r7, #20]
 8001096:	3b01      	subs	r3, #1
 8001098:	753b      	strb	r3, [r7, #20]
 800109a:	7d3b      	ldrb	r3, [r7, #20]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1e9      	bne.n	8001074 <Pec10_Calc+0x98>
        }
    }
    return ((uint16_t)(nRemainder & 0x3FFu));
 80010a0:	8afb      	ldrh	r3, [r7, #22]
 80010a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010a6:	b29b      	uxth	r3, r3
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	371c      	adds	r7, #28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <ADBMS_WakeUP_ICs>:
        cfg_b_tx_buffer[cic][5] = (uint8_t)((cfg_b[cic].dcc & 0xFF00) >> 8);
    }
}

void ADBMS_WakeUP_ICs(SPI_HandleTypeDef *hspi)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80010bc:	2201      	movs	r2, #1
 80010be:	2110      	movs	r1, #16
 80010c0:	4811      	ldr	r0, [pc, #68]	@ (8001108 <ADBMS_WakeUP_ICs+0x54>)
 80010c2:	f002 fdd3 	bl	8003c6c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80010c6:	2001      	movs	r0, #1
 80010c8:	f001 fc86 	bl	80029d8 <HAL_Delay>
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 80010cc:	2300      	movs	r3, #0
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	e012      	b.n	80010f8 <ADBMS_WakeUP_ICs+0x44>
        // Blocking Transmit the msg
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2110      	movs	r1, #16
 80010d6:	480c      	ldr	r0, [pc, #48]	@ (8001108 <ADBMS_WakeUP_ICs+0x54>)
 80010d8:	f002 fdc8 	bl	8003c6c <HAL_GPIO_WritePin>
    	HAL_Delay(1);
 80010dc:	2001      	movs	r0, #1
 80010de:	f001 fc7b 	bl	80029d8 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	2110      	movs	r1, #16
 80010e6:	4808      	ldr	r0, [pc, #32]	@ (8001108 <ADBMS_WakeUP_ICs+0x54>)
 80010e8:	f002 fdc0 	bl	8003c6c <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	f001 fc73 	bl	80029d8 <HAL_Delay>
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	3301      	adds	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d0e9      	beq.n	80010d2 <ADBMS_WakeUP_ICs+0x1e>
    }
}
 80010fe:	bf00      	nop
 8001100:	bf00      	nop
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40020000 	.word	0x40020000

0800110c <ADBMS_Write_CMD>:

void ADBMS_Write_CMD(SPI_HandleTypeDef *hspi, uint16_t tx_cmd)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
    uint8_t spi_dataBuf[4];
    spi_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	0a1b      	lsrs	r3, r3, #8
 800111c:	b29b      	uxth	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	723b      	strb	r3, [r7, #8]
    spi_dataBuf[1] = (uint8_t)(tx_cmd);
 8001122:	887b      	ldrh	r3, [r7, #2]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	727b      	strb	r3, [r7, #9]

    uint16_t cmd_pec = Pec15_Calc(2, spi_dataBuf);
 8001128:	f107 0308 	add.w	r3, r7, #8
 800112c:	4619      	mov	r1, r3
 800112e:	2002      	movs	r0, #2
 8001130:	f7ff ff20 	bl	8000f74 <Pec15_Calc>
 8001134:	4603      	mov	r3, r0
 8001136:	81fb      	strh	r3, [r7, #14]
    spi_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 8001138:	89fb      	ldrh	r3, [r7, #14]
 800113a:	0a1b      	lsrs	r3, r3, #8
 800113c:	b29b      	uxth	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	72bb      	strb	r3, [r7, #10]
    spi_dataBuf[3] = (uint8_t)(cmd_pec);
 8001142:	89fb      	ldrh	r3, [r7, #14]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	72fb      	strb	r3, [r7, #11]

    // Blocking Transmit the cmd
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2110      	movs	r1, #16
 800114c:	4809      	ldr	r0, [pc, #36]	@ (8001174 <ADBMS_Write_CMD+0x68>)
 800114e:	f002 fd8d 	bl	8003c6c <HAL_GPIO_WritePin>
    if (HAL_SPI_Transmit(hspi, spi_dataBuf, CMD_LEN + PEC_LEN, SPI_TIME_OUT) != HAL_OK)
 8001152:	f107 0108 	add.w	r1, r7, #8
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	2204      	movs	r2, #4
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f004 fcea 	bl	8005b36 <HAL_SPI_Transmit>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	2110      	movs	r1, #16
 8001166:	4803      	ldr	r0, [pc, #12]	@ (8001174 <ADBMS_Write_CMD+0x68>)
 8001168:	f002 fd80 	bl	8003c6c <HAL_GPIO_WritePin>
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40020000 	.word	0x40020000

08001178 <ADBMS_Read_Data>:
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
}

bool ADBMS_Read_Data(SPI_HandleTypeDef *hspi, uint16_t tx_cmd, uint8_t **dataBuf, uint8_t *spi_dataBuf)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08e      	sub	sp, #56	@ 0x38
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	460b      	mov	r3, r1
 8001186:	817b      	strh	r3, [r7, #10]
    uint8_t spi_tx_dataBuf[DATABUF_LEN] = {0};
 8001188:	f107 031c 	add.w	r3, r7, #28
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
    spi_tx_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 8001194:	897b      	ldrh	r3, [r7, #10]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	773b      	strb	r3, [r7, #28]
    spi_tx_dataBuf[1] = (uint8_t)(tx_cmd);
 800119e:	897b      	ldrh	r3, [r7, #10]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	777b      	strb	r3, [r7, #29]

    uint16_t cmd_pec = Pec15_Calc(2, spi_dataBuf);
 80011a4:	6839      	ldr	r1, [r7, #0]
 80011a6:	2002      	movs	r0, #2
 80011a8:	f7ff fee4 	bl	8000f74 <Pec15_Calc>
 80011ac:	4603      	mov	r3, r0
 80011ae:	867b      	strh	r3, [r7, #50]	@ 0x32
    spi_tx_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 80011b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011b2:	0a1b      	lsrs	r3, r3, #8
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	77bb      	strb	r3, [r7, #30]
    spi_tx_dataBuf[3] = (uint8_t)(cmd_pec);
 80011ba:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	77fb      	strb	r3, [r7, #31]

    // Blocking Transmit Receive the cmd and data
    uint8_t dBuf[DATABUF_LEN] = {0};
 80011c0:	f107 0310 	add.w	r3, r7, #16
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2110      	movs	r1, #16
 80011d0:	4850      	ldr	r0, [pc, #320]	@ (8001314 <ADBMS_Read_Data+0x19c>)
 80011d2:	f002 fd4b 	bl	8003c6c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, spi_tx_dataBuf, 4, SPI_TIME_OUT);
 80011d6:	f107 011c 	add.w	r1, r7, #28
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
 80011de:	2204      	movs	r2, #4
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f004 fca8 	bl	8005b36 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, dBuf, DATABUF_LEN-4, SPI_TIME_OUT);
 80011e6:	f107 0110 	add.w	r1, r7, #16
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295
 80011ee:	2208      	movs	r2, #8
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f004 fde4 	bl	8005dbe <HAL_SPI_Receive>
//    if (HAL_SPI_TransmitReceive(hspi, spi_tx_dataBuf, spi_dataBuf, DATABUF_LEN, SPI_TIME_OUT) != HAL_OK)
//    {
//        // TODO: do something if fails
//    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2110      	movs	r1, #16
 80011fa:	4846      	ldr	r0, [pc, #280]	@ (8001314 <ADBMS_Read_Data+0x19c>)
 80011fc:	f002 fd36 	bl	8003c6c <HAL_GPIO_WritePin>

    for(uint8_t i = 0; i < DATABUF_LEN-4; i++)
 8001200:	2300      	movs	r3, #0
 8001202:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001206:	e010      	b.n	800122a <ADBMS_Read_Data+0xb2>
    {
    	printf("byte%d: 0x%02x\n", i, dBuf[i]);
 8001208:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 800120c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001210:	3338      	adds	r3, #56	@ 0x38
 8001212:	443b      	add	r3, r7
 8001214:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001218:	461a      	mov	r2, r3
 800121a:	483f      	ldr	r0, [pc, #252]	@ (8001318 <ADBMS_Read_Data+0x1a0>)
 800121c:	f00a f992 	bl	800b544 <iprintf>
    for(uint8_t i = 0; i < DATABUF_LEN-4; i++)
 8001220:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001224:	3301      	adds	r3, #1
 8001226:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800122a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800122e:	2b07      	cmp	r3, #7
 8001230:	d9ea      	bls.n	8001208 <ADBMS_Read_Data+0x90>
    }

    // Discard data received during transmit phase
//    uint8_t *rx_dataBuf = spi_dataBuf + CMD_LEN + PEC_LEN;
    uint8_t *rx_dataBuf = dBuf;
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Move the incoming data from the spi data buffer to the correspoding data buffer array in memory
    bool pec_error = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 800123e:	2300      	movs	r3, #0
 8001240:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001244:	e05c      	b.n	8001300 <ADBMS_Read_Data+0x188>
    {
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 8001246:	2300      	movs	r3, #0
 8001248:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800124c:	e018      	b.n	8001280 <ADBMS_Read_Data+0x108>
        {
            dataBuf[cic][cbyte] = rx_dataBuf[cbyte + (DATA_LEN+PEC_LEN)*cic];
 800124e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001252:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	4413      	add	r3, r2
 800125a:	461a      	mov	r2, r3
 800125c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800125e:	441a      	add	r2, r3
 8001260:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	440b      	add	r3, r1
 800126a:	6819      	ldr	r1, [r3, #0]
 800126c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001270:	440b      	add	r3, r1
 8001272:	7812      	ldrb	r2, [r2, #0]
 8001274:	701a      	strb	r2, [r3, #0]
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 8001276:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800127a:	3301      	adds	r3, #1
 800127c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001280:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001284:	2b05      	cmp	r3, #5
 8001286:	d9e2      	bls.n	800124e <ADBMS_Read_Data+0xd6>
        }
        uint16_t rx_pec = (uint16_t)(((rx_dataBuf[DATA_LEN + (DATA_LEN+PEC_LEN)*cic] & 0x03) << 8) | rx_dataBuf[DATA_LEN + 1 + (DATA_LEN+PEC_LEN)*cic]);
 8001288:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	3306      	adds	r3, #6
 8001290:	461a      	mov	r2, r3
 8001292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b21b      	sxth	r3, r3
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21b      	sxth	r3, r3
 800129e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	3307      	adds	r3, #7
 80012ac:	4619      	mov	r1, r3
 80012ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012b0:	440b      	add	r3, r1
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	4313      	orrs	r3, r2
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	857b      	strh	r3, [r7, #42]	@ 0x2a
        uint16_t calc_pec = (uint16_t)Pec10_Calc(true, DATA_LEN, dataBuf[cic]);
 80012bc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	2106      	movs	r1, #6
 80012cc:	2001      	movs	r0, #1
 80012ce:	f7ff fe85 	bl	8000fdc <Pec10_Calc>
 80012d2:	4603      	mov	r3, r0
 80012d4:	853b      	strh	r3, [r7, #40]	@ 0x28
        pec_error |= (rx_pec != calc_pec);
 80012d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80012da:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80012dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80012de:	4291      	cmp	r1, r2
 80012e0:	bf14      	ite	ne
 80012e2:	2201      	movne	r2, #1
 80012e4:	2200      	moveq	r2, #0
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	4313      	orrs	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	bf14      	ite	ne
 80012ee:	2301      	movne	r3, #1
 80012f0:	2300      	moveq	r3, #0
 80012f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80012f6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80012fa:	3301      	adds	r3, #1
 80012fc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001300:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001304:	2b00      	cmp	r3, #0
 8001306:	d09e      	beq.n	8001246 <ADBMS_Read_Data+0xce>
    }

    return pec_error;
 8001308:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 800130c:	4618      	mov	r0, r3
 800130e:	3738      	adds	r7, #56	@ 0x38
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40020000 	.word	0x40020000
 8001318:	0800dda8 	.word	0x0800dda8

0800131c <ADBMS_UpdateVoltages>:
    ADBMS_Write_CMD(adbms->ICs.hspi, adbms->ICs.ADAX);
    HAL_Delay(10); // ADCs are updated at their conversion rate of 1ms
}

void ADBMS_UpdateVoltages(adbms_ *adbms)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
    // get voltages from ADBMS
    bool pec = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	73fb      	strb	r3, [r7, #15]
    ADBMS_WakeUP_ICs(adbms->ICs.hspi);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fec1 	bl	80010b4 <ADBMS_WakeUP_ICs>
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVA, adbms->ICs.cell[0], adbms->ICs.spi_dataBuf);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6818      	ldr	r0, [r3, #0]
 8001336:	4b39      	ldr	r3, [pc, #228]	@ (800141c <ADBMS_UpdateVoltages+0x100>)
 8001338:	8819      	ldrh	r1, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3304      	adds	r3, #4
 8001344:	f7ff ff18 	bl	8001178 <ADBMS_Read_Data>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	4313      	orrs	r3, r2
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	bf14      	ite	ne
 8001356:	2301      	movne	r3, #1
 8001358:	2300      	moveq	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVB, adbms->ICs.cell[1], adbms->ICs.spi_dataBuf);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6818      	ldr	r0, [r3, #0]
 8001360:	4b2f      	ldr	r3, [pc, #188]	@ (8001420 <ADBMS_UpdateVoltages+0x104>)
 8001362:	8819      	ldrh	r1, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3304      	adds	r3, #4
 800136e:	f7ff ff03 	bl	8001178 <ADBMS_Read_Data>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	4313      	orrs	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	bf14      	ite	ne
 8001380:	2301      	movne	r3, #1
 8001382:	2300      	moveq	r3, #0
 8001384:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVC, adbms->ICs.cell[2], adbms->ICs.spi_dataBuf);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6818      	ldr	r0, [r3, #0]
 800138a:	4b26      	ldr	r3, [pc, #152]	@ (8001424 <ADBMS_UpdateVoltages+0x108>)
 800138c:	8819      	ldrh	r1, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3304      	adds	r3, #4
 8001398:	f7ff feee 	bl	8001178 <ADBMS_Read_Data>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	bf14      	ite	ne
 80013aa:	2301      	movne	r3, #1
 80013ac:	2300      	moveq	r3, #0
 80013ae:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVD, adbms->ICs.cell[3], adbms->ICs.spi_dataBuf);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <ADBMS_UpdateVoltages+0x10c>)
 80013b6:	8819      	ldrh	r1, [r3, #0]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f103 0236 	add.w	r2, r3, #54	@ 0x36
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3304      	adds	r3, #4
 80013c2:	f7ff fed9 	bl	8001178 <ADBMS_Read_Data>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	bf14      	ite	ne
 80013d4:	2301      	movne	r3, #1
 80013d6:	2300      	moveq	r3, #0
 80013d8:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVE, adbms->ICs.cell[4], adbms->ICs.spi_dataBuf);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6818      	ldr	r0, [r3, #0]
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <ADBMS_UpdateVoltages+0x110>)
 80013e0:	8819      	ldrh	r1, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3304      	adds	r3, #4
 80013ec:	f7ff fec4 	bl	8001178 <ADBMS_Read_Data>
 80013f0:	4603      	mov	r3, r0
 80013f2:	461a      	mov	r2, r3
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf14      	ite	ne
 80013fe:	2301      	movne	r3, #1
 8001400:	2300      	moveq	r3, #0
 8001402:	73fb      	strb	r3, [r7, #15]
    adbms->voltage_pec_failure = pec;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	7bfa      	ldrb	r2, [r7, #15]
 8001408:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb

    // calulate new values with the updated raw ones
    ADBMS_CalculateValues_Voltages(adbms);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 f889 	bl	8001524 <ADBMS_CalculateValues_Voltages>
}
 8001412:	bf00      	nop
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000000 	.word	0x20000000
 8001420:	20000002 	.word	0x20000002
 8001424:	20000004 	.word	0x20000004
 8001428:	20000006 	.word	0x20000006
 800142c:	20000008 	.word	0x20000008

08001430 <ADBMS_UpdateTemps>:

void ADBMS_UpdateTemps(adbms_ *adbms)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    // get temps from ADBMS
    bool pec = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
    ADBMS_WakeUP_ICs(adbms->ICs.hspi);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fe37 	bl	80010b4 <ADBMS_WakeUP_ICs>
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDAUXA, adbms->ICs.aux[0], adbms->ICs.spi_dataBuf);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	4b32      	ldr	r3, [pc, #200]	@ (8001514 <ADBMS_UpdateTemps+0xe4>)
 800144c:	8819      	ldrh	r1, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3304      	adds	r3, #4
 8001458:	f7ff fe8e 	bl	8001178 <ADBMS_Read_Data>
 800145c:	4603      	mov	r3, r0
 800145e:	461a      	mov	r2, r3
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	4313      	orrs	r3, r2
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	bf14      	ite	ne
 800146a:	2301      	movne	r3, #1
 800146c:	2300      	moveq	r3, #0
 800146e:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDAUXB, adbms->ICs.aux[1], adbms->ICs.spi_dataBuf);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6818      	ldr	r0, [r3, #0]
 8001474:	4b28      	ldr	r3, [pc, #160]	@ (8001518 <ADBMS_UpdateTemps+0xe8>)
 8001476:	8819      	ldrh	r1, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f103 024e 	add.w	r2, r3, #78	@ 0x4e
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3304      	adds	r3, #4
 8001482:	f7ff fe79 	bl	8001178 <ADBMS_Read_Data>
 8001486:	4603      	mov	r3, r0
 8001488:	461a      	mov	r2, r3
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	4313      	orrs	r3, r2
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	bf14      	ite	ne
 8001494:	2301      	movne	r3, #1
 8001496:	2300      	moveq	r3, #0
 8001498:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDAUXC, adbms->ICs.aux[2], adbms->ICs.spi_dataBuf);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <ADBMS_UpdateTemps+0xec>)
 80014a0:	8819      	ldrh	r1, [r3, #0]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3304      	adds	r3, #4
 80014ac:	f7ff fe64 	bl	8001178 <ADBMS_Read_Data>
 80014b0:	4603      	mov	r3, r0
 80014b2:	461a      	mov	r2, r3
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	bf14      	ite	ne
 80014be:	2301      	movne	r3, #1
 80014c0:	2300      	moveq	r3, #0
 80014c2:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDAUXD, adbms->ICs.aux[3], adbms->ICs.spi_dataBuf);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <ADBMS_UpdateTemps+0xf0>)
 80014ca:	8819      	ldrh	r1, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f103 025a 	add.w	r2, r3, #90	@ 0x5a
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3304      	adds	r3, #4
 80014d6:	f7ff fe4f 	bl	8001178 <ADBMS_Read_Data>
 80014da:	4603      	mov	r3, r0
 80014dc:	461a      	mov	r2, r3
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	bf14      	ite	ne
 80014e8:	2301      	movne	r3, #1
 80014ea:	2300      	moveq	r3, #0
 80014ec:	73fb      	strb	r3, [r7, #15]
    adbms->temp_pec_failure = pec;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    // need to start new poll for conversion before next read (no continous mode)
    ADBMS_Write_CMD(adbms->ICs.hspi, adbms->ICs.ADAX);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	8c1b      	ldrh	r3, [r3, #32]
 80014fe:	4619      	mov	r1, r3
 8001500:	4610      	mov	r0, r2
 8001502:	f7ff fe03 	bl	800110c <ADBMS_Write_CMD>

    // calulate new values with the updated raw ones
    ADBMS_CalculateValues_Temps(adbms);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 f8f6 	bl	80016f8 <ADBMS_CalculateValues_Temps>
}
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	2000000a 	.word	0x2000000a
 8001518:	2000000c 	.word	0x2000000c
 800151c:	2000000e 	.word	0x2000000e
 8001520:	20000010 	.word	0x20000010

08001524 <ADBMS_CalculateValues_Voltages>:

void ADBMS_CalculateValues_Voltages(adbms_ *adbms)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
    // reset current pec failures if there is no current failure
    if(!adbms->voltage_pec_failure && !adbms->temp_pec_failure && !adbms->status_reg_pec_failure) { 
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8001532:	f083 0301 	eor.w	r3, r3, #1
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d014      	beq.n	8001566 <ADBMS_CalculateValues_Voltages+0x42>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8001542:	f083 0301 	eor.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00c      	beq.n	8001566 <ADBMS_CalculateValues_Voltages+0x42>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8001552:	f083 0301 	eor.w	r3, r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d004      	beq.n	8001566 <ADBMS_CalculateValues_Voltages+0x42>
        adbms->current_pec_failures = 0;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    }

    // if there is a pec failure, process it and don't update values
    if(adbms->voltage_pec_failure) {
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800156c:	2b00      	cmp	r3, #0
 800156e:	d022      	beq.n	80015b6 <ADBMS_CalculateValues_Voltages+0x92>
        adbms->current_pec_failures += adbms->voltage_pec_failure;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
        if(adbms->current_pec_failures > PEC_FAILURE_THRESHOLD) {
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8001594:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800159c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a0:	dd04      	ble.n	80015ac <ADBMS_CalculateValues_Voltages+0x88>
            adbms->pec_fault_ = 1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2201      	movs	r2, #1
 80015a6:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        }else {
            adbms->pec_fault_ = 0;
        }
        return;
 80015aa:	e09d      	b.n	80016e8 <ADBMS_CalculateValues_Voltages+0x1c4>
            adbms->pec_fault_ = 0;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        return;
 80015b4:	e098      	b.n	80016e8 <ADBMS_CalculateValues_Voltages+0x1c4>
    }

    // calculate the total, max, and min voltage
    adbms->total_v = 0;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    adbms->max_v = 0;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    adbms->min_v = FLT_MAX;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a48      	ldr	r2, [pc, #288]	@ (80016f0 <ADBMS_CalculateValues_Voltages+0x1cc>)
 80015ce:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	75fb      	strb	r3, [r7, #23]
 80015d6:	e07a      	b.n	80016ce <ADBMS_CalculateValues_Voltages+0x1aa>
    {
        uint8_t num_reg_grps = NUM_VOLTAGES_CHIP / VOLTAGES_REG_GRP + (NUM_VOLTAGES_CHIP % VOLTAGES_REG_GRP != 0);
 80015d8:	2305      	movs	r3, #5
 80015da:	753b      	strb	r3, [r7, #20]
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 80015dc:	2300      	movs	r3, #0
 80015de:	75bb      	strb	r3, [r7, #22]
 80015e0:	e06e      	b.n	80016c0 <ADBMS_CalculateValues_Voltages+0x19c>
        {
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 80015e2:	2300      	movs	r3, #0
 80015e4:	757b      	strb	r3, [r7, #21]
 80015e6:	e065      	b.n	80016b4 <ADBMS_CalculateValues_Voltages+0x190>
            {
                int16_t raw_val = (((uint16_t)adbms->ICs.cell[creg_grp][cic][cbyte]) << 8) | adbms->ICs.cell[creg_grp][cic][cbyte+1];
 80015e8:	7dba      	ldrb	r2, [r7, #22]
 80015ea:	7dfb      	ldrb	r3, [r7, #23]
 80015ec:	7d79      	ldrb	r1, [r7, #21]
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	441a      	add	r2, r3
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4403      	add	r3, r0
 80015fc:	440b      	add	r3, r1
 80015fe:	3324      	adds	r3, #36	@ 0x24
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	b21b      	sxth	r3, r3
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b219      	sxth	r1, r3
 8001608:	7dba      	ldrb	r2, [r7, #22]
 800160a:	7dfb      	ldrb	r3, [r7, #23]
 800160c:	7d78      	ldrb	r0, [r7, #21]
 800160e:	3001      	adds	r0, #1
 8001610:	687c      	ldr	r4, [r7, #4]
 8001612:	441a      	add	r2, r3
 8001614:	4613      	mov	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4423      	add	r3, r4
 800161e:	4403      	add	r3, r0
 8001620:	3324      	adds	r3, #36	@ 0x24
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	b21b      	sxth	r3, r3
 8001626:	430b      	orrs	r3, r1
 8001628:	827b      	strh	r3, [r7, #18]
                float curr_voltage = ADBMS_getVoltage(raw_val);
 800162a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fa02 	bl	8001a38 <ADBMS_getVoltage>
 8001634:	ed87 0a03 	vstr	s0, [r7, #12]
                adbms->voltages[cic*NUM_VOLTAGES_CHIP + creg_grp*DATA_LEN/2 + cbyte/2] = curr_voltage;
 8001638:	7dfa      	ldrb	r2, [r7, #23]
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	1a9b      	subs	r3, r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4619      	mov	r1, r3
 8001644:	7dba      	ldrb	r2, [r7, #22]
 8001646:	4613      	mov	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	440b      	add	r3, r1
 800164e:	7d7a      	ldrb	r2, [r7, #21]
 8001650:	0852      	lsrs	r2, r2, #1
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	4413      	add	r3, r2
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	331c      	adds	r3, #28
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	601a      	str	r2, [r3, #0]

                adbms->total_v += curr_voltage;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8001668:	edd7 7a03 	vldr	s15, [r7, #12]
 800166c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
                if (curr_voltage > adbms->max_v){
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 800167c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001680:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001688:	dd03      	ble.n	8001692 <ADBMS_CalculateValues_Voltages+0x16e>
                    adbms->max_v = curr_voltage;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
                }
                if (curr_voltage < adbms->min_v){
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001698:	ed97 7a03 	vldr	s14, [r7, #12]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	d503      	bpl.n	80016ae <ADBMS_CalculateValues_Voltages+0x18a>
                    adbms->min_v = curr_voltage;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 80016ae:	7d7b      	ldrb	r3, [r7, #21]
 80016b0:	3302      	adds	r3, #2
 80016b2:	757b      	strb	r3, [r7, #21]
 80016b4:	7d7b      	ldrb	r3, [r7, #21]
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d996      	bls.n	80015e8 <ADBMS_CalculateValues_Voltages+0xc4>
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 80016ba:	7dbb      	ldrb	r3, [r7, #22]
 80016bc:	3301      	adds	r3, #1
 80016be:	75bb      	strb	r3, [r7, #22]
 80016c0:	7dba      	ldrb	r2, [r7, #22]
 80016c2:	7d3b      	ldrb	r3, [r7, #20]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d38c      	bcc.n	80015e2 <ADBMS_CalculateValues_Voltages+0xbe>
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80016c8:	7dfb      	ldrb	r3, [r7, #23]
 80016ca:	3301      	adds	r3, #1
 80016cc:	75fb      	strb	r3, [r7, #23]
 80016ce:	7dfb      	ldrb	r3, [r7, #23]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d081      	beq.n	80015d8 <ADBMS_CalculateValues_Voltages+0xb4>
            }
        }
    }

    // calculate the avg voltage
    adbms->avg_v = adbms->total_v / (NUM_CHIPS * NUM_VOLTAGES_CHIP);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 80016da:	eef2 6a0c 	vmov.f32	s13, #44	@ 0x41600000  14.0
 80016de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
}
 80016e8:	371c      	adds	r7, #28
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd90      	pop	{r4, r7, pc}
 80016ee:	bf00      	nop
 80016f0:	7f7fffff 	.word	0x7f7fffff
 80016f4:	00000000 	.word	0x00000000

080016f8 <ADBMS_CalculateValues_Temps>:

void ADBMS_CalculateValues_Temps(adbms_ *adbms)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b08b      	sub	sp, #44	@ 0x2c
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    // reset current pec failures if there is no current failure
    if(!adbms->voltage_pec_failure && !adbms->temp_pec_failure && !adbms->status_reg_pec_failure) { 
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8001706:	f083 0301 	eor.w	r3, r3, #1
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b00      	cmp	r3, #0
 800170e:	d014      	beq.n	800173a <ADBMS_CalculateValues_Temps+0x42>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8001716:	f083 0301 	eor.w	r3, r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b00      	cmp	r3, #0
 800171e:	d00c      	beq.n	800173a <ADBMS_CalculateValues_Temps+0x42>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8001726:	f083 0301 	eor.w	r3, r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2b00      	cmp	r3, #0
 800172e:	d004      	beq.n	800173a <ADBMS_CalculateValues_Temps+0x42>
        adbms->current_pec_failures = 0;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    }

    // if there is a pec failure, process it and don't update values
    if(adbms->temp_pec_failure) {
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8001740:	2b00      	cmp	r3, #0
 8001742:	d022      	beq.n	800178a <ADBMS_CalculateValues_Temps+0x92>
        adbms->current_pec_failures += adbms->temp_pec_failure;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
        if(adbms->current_pec_failures > PEC_FAILURE_THRESHOLD) {
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8001768:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800176c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	dd04      	ble.n	8001780 <ADBMS_CalculateValues_Temps+0x88>
            adbms->pec_fault_ = 1;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        }else {
            adbms->pec_fault_ = 0;
        }
        return;
 800177e:	e0d9      	b.n	8001934 <ADBMS_CalculateValues_Temps+0x23c>
            adbms->pec_fault_ = 0;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        return;
 8001788:	e0d4      	b.n	8001934 <ADBMS_CalculateValues_Temps+0x23c>
    }
    
    // calculate the total, max, and min temp
    float total_temp = 0.0;
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
    adbms->max_temp = 0;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    adbms->min_temp = FLT_MAX;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a6a      	ldr	r2, [pc, #424]	@ (8001948 <ADBMS_CalculateValues_Temps+0x250>)
 800179e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    bool openwire_temp_fault = false;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for (int cic = 0; cic < NUM_CHIPS; cic++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
 80017ac:	e0a3      	b.n	80018f6 <ADBMS_CalculateValues_Temps+0x1fe>
    {
        uint8_t num_reg_grps = NUM_VOLTAGES_CHIP / VOLTAGES_REG_GRP + (NUM_VOLTAGES_CHIP % VOLTAGES_REG_GRP != 0);
 80017ae:	2305      	movs	r3, #5
 80017b0:	767b      	strb	r3, [r7, #25]
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 80017b2:	2300      	movs	r3, #0
 80017b4:	76fb      	strb	r3, [r7, #27]
 80017b6:	e096      	b.n	80018e6 <ADBMS_CalculateValues_Temps+0x1ee>
        {
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 80017b8:	2300      	movs	r3, #0
 80017ba:	76bb      	strb	r3, [r7, #26]
 80017bc:	e08c      	b.n	80018d8 <ADBMS_CalculateValues_Temps+0x1e0>
            {
                // skip because only want temps 2-10
                if(creg_grp==0 && cbyte <= 2) continue;
 80017be:	7efb      	ldrb	r3, [r7, #27]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d103      	bne.n	80017cc <ADBMS_CalculateValues_Temps+0xd4>
 80017c4:	7ebb      	ldrb	r3, [r7, #26]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	f240 8082 	bls.w	80018d0 <ADBMS_CalculateValues_Temps+0x1d8>

                int16_t raw_val = (((uint16_t)adbms->ICs.aux[creg_grp][cic][cbyte]) << 8) | adbms->ICs.aux[creg_grp][cic][cbyte+1];
 80017cc:	7efa      	ldrb	r2, [r7, #27]
 80017ce:	7eb9      	ldrb	r1, [r7, #26]
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	441a      	add	r2, r3
 80017d6:	4613      	mov	r3, r2
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	4413      	add	r3, r2
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4403      	add	r3, r0
 80017e0:	440b      	add	r3, r1
 80017e2:	3348      	adds	r3, #72	@ 0x48
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	b219      	sxth	r1, r3
 80017ec:	7efa      	ldrb	r2, [r7, #27]
 80017ee:	7ebb      	ldrb	r3, [r7, #26]
 80017f0:	1c58      	adds	r0, r3, #1
 80017f2:	687c      	ldr	r4, [r7, #4]
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	441a      	add	r2, r3
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4423      	add	r3, r4
 8001802:	4403      	add	r3, r0
 8001804:	3348      	adds	r3, #72	@ 0x48
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	b21b      	sxth	r3, r3
 800180a:	430b      	orrs	r3, r1
 800180c:	82fb      	strh	r3, [r7, #22]
                float raw_temp_voltage = ADBMS_getVoltage(raw_val);
 800180e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001812:	4618      	mov	r0, r3
 8001814:	f000 f910 	bl	8001a38 <ADBMS_getVoltage>
 8001818:	ed87 0a04 	vstr	s0, [r7, #16]

                // get ref voltage from status reg - not getting status regs because takes too long
                //float vref = ADBMS_getVoltage(ICs[i].stata.vref2);
                float vref = 3; // 3V defined in the datasheet
 800181c:	4b4b      	ldr	r3, [pc, #300]	@ (800194c <ADBMS_CalculateValues_Temps+0x254>)
 800181e:	60fb      	str	r3, [r7, #12]
                if (vref - raw_temp_voltage < 1e-1)
 8001820:	ed97 7a03 	vldr	s14, [r7, #12]
 8001824:	edd7 7a04 	vldr	s15, [r7, #16]
 8001828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182c:	ee17 0a90 	vmov	r0, s15
 8001830:	f7fe fe8a 	bl	8000548 <__aeabi_f2d>
 8001834:	a342      	add	r3, pc, #264	@ (adr r3, 8001940 <ADBMS_CalculateValues_Temps+0x248>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7ff f94f 	bl	8000adc <__aeabi_dcmplt>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <ADBMS_CalculateValues_Temps+0x152>
                    openwire_temp_fault = true;
 8001844:	2301      	movs	r3, #1
 8001846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

                float curr_temp = getTemp(raw_temp_voltage, vref);
 800184a:	edd7 0a03 	vldr	s1, [r7, #12]
 800184e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001852:	f000 ff9d 	bl	8002790 <getTemp>
 8001856:	ed87 0a02 	vstr	s0, [r7, #8]
                adbms->temperatures[cic*NUM_VOLTAGES_CHIP + creg_grp*DATA_LEN/2 + cbyte/2 - 2] = curr_temp;  // -2 because offset for skipped temps
 800185a:	69fa      	ldr	r2, [r7, #28]
 800185c:	4613      	mov	r3, r2
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	1a9b      	subs	r3, r3, r2
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4619      	mov	r1, r3
 8001866:	7efa      	ldrb	r2, [r7, #27]
 8001868:	4613      	mov	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	440b      	add	r3, r1
 8001870:	7eba      	ldrb	r2, [r7, #26]
 8001872:	0852      	lsrs	r2, r2, #1
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	4413      	add	r3, r2
 8001878:	3b02      	subs	r3, #2
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	332a      	adds	r3, #42	@ 0x2a
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	601a      	str	r2, [r3, #0]
                total_temp += curr_temp;
 8001886:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800188a:	edd7 7a02 	vldr	s15, [r7, #8]
 800188e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001892:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                if (curr_temp > adbms->max_temp){
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800189c:	ed97 7a02 	vldr	s14, [r7, #8]
 80018a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a8:	dd03      	ble.n	80018b2 <ADBMS_CalculateValues_Temps+0x1ba>
                    adbms->max_temp = curr_temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                }
                if (curr_temp < adbms->min_temp){
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 80018b8:	ed97 7a02 	vldr	s14, [r7, #8]
 80018bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c4:	d505      	bpl.n	80018d2 <ADBMS_CalculateValues_Temps+0x1da>
                    adbms->min_temp = curr_temp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80018ce:	e000      	b.n	80018d2 <ADBMS_CalculateValues_Temps+0x1da>
                if(creg_grp==0 && cbyte <= 2) continue;
 80018d0:	bf00      	nop
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 80018d2:	7ebb      	ldrb	r3, [r7, #26]
 80018d4:	3302      	adds	r3, #2
 80018d6:	76bb      	strb	r3, [r7, #26]
 80018d8:	7ebb      	ldrb	r3, [r7, #26]
 80018da:	2b05      	cmp	r3, #5
 80018dc:	f67f af6f 	bls.w	80017be <ADBMS_CalculateValues_Temps+0xc6>
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 80018e0:	7efb      	ldrb	r3, [r7, #27]
 80018e2:	3301      	adds	r3, #1
 80018e4:	76fb      	strb	r3, [r7, #27]
 80018e6:	7efa      	ldrb	r2, [r7, #27]
 80018e8:	7e7b      	ldrb	r3, [r7, #25]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	f4ff af64 	bcc.w	80017b8 <ADBMS_CalculateValues_Temps+0xc0>
    for (int cic = 0; cic < NUM_CHIPS; cic++)
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	3301      	adds	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f77f af58 	ble.w	80017ae <ADBMS_CalculateValues_Temps+0xb6>
                }
            }
        }
    }
    adbms->openwire_temp_fault_ = adbms->openwire_temp_fault_ || openwire_temp_fault;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8001904:	2b00      	cmp	r3, #0
 8001906:	d103      	bne.n	8001910 <ADBMS_CalculateValues_Temps+0x218>
 8001908:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <ADBMS_CalculateValues_Temps+0x21c>
 8001910:	2301      	movs	r3, #1
 8001912:	e000      	b.n	8001916 <ADBMS_CalculateValues_Temps+0x21e>
 8001914:	2300      	movs	r3, #0
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	b2da      	uxtb	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    // calculate the avg temp
    adbms->avg_temp = total_temp / (NUM_CHIPS * NUM_TEMPS_CHIP);
 8001922:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001926:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800192a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
    
}
 8001934:	372c      	adds	r7, #44	@ 0x2c
 8001936:	46bd      	mov	sp, r7
 8001938:	bd90      	pop	{r4, r7, pc}
 800193a:	bf00      	nop
 800193c:	f3af 8000 	nop.w
 8001940:	9999999a 	.word	0x9999999a
 8001944:	3fb99999 	.word	0x3fb99999
 8001948:	7f7fffff 	.word	0x7f7fffff
 800194c:	40400000 	.word	0x40400000

08001950 <UpdateADInternalFault>:

void UpdateADInternalFault(adbms_ *adbms)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
    // check overvoltage fault
    adbms->overvoltage_fault_ = adbms->overvoltage_fault_ || (adbms->max_v > OVERVOLTAGE);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10d      	bne.n	800197e <UpdateADInternalFault+0x2e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fded 	bl	8000548 <__aeabi_f2d>
 800196e:	a330      	add	r3, pc, #192	@ (adr r3, 8001a30 <UpdateADInternalFault+0xe0>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7ff f8d0 	bl	8000b18 <__aeabi_dcmpgt>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <UpdateADInternalFault+0x32>
 800197e:	2301      	movs	r3, #1
 8001980:	e000      	b.n	8001984 <UpdateADInternalFault+0x34>
 8001982:	2300      	movs	r3, #0
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5

    // check undervoltage fault
    adbms->undervoltage_fault_ = adbms->undervoltage_fault_ || (adbms->min_v < UNDERVOLTAGE);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001996:	2b00      	cmp	r3, #0
 8001998:	d109      	bne.n	80019ae <UpdateADInternalFault+0x5e>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 80019a0:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80019a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d501      	bpl.n	80019b2 <UpdateADInternalFault+0x62>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <UpdateADInternalFault+0x64>
 80019b2:	2300      	movs	r3, #0
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4

    // check overtemperature fault
    adbms->overtemperature_fault_ = adbms->overtemperature_fault_ || (adbms->max_temp > OVERTEMP);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d109      	bne.n	80019de <UpdateADInternalFault+0x8e>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 80019d0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001a28 <UpdateADInternalFault+0xd8>
 80019d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	dd01      	ble.n	80019e2 <UpdateADInternalFault+0x92>
 80019de:	2301      	movs	r3, #1
 80019e0:	e000      	b.n	80019e4 <UpdateADInternalFault+0x94>
 80019e2:	2300      	movs	r3, #0
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7

    // check under
    adbms->undertemperature_fault_ = adbms->undertemperature_fault_ || (adbms->min_temp < UNDERTEMP);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d109      	bne.n	8001a0e <UpdateADInternalFault+0xbe>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8001a00:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001a2c <UpdateADInternalFault+0xdc>
 8001a04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0c:	d501      	bpl.n	8001a12 <UpdateADInternalFault+0xc2>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <UpdateADInternalFault+0xc4>
 8001a12:	2300      	movs	r3, #0
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6

    // TODO: check status regs for faults - need calcuate status reg values fn that handles status reg pec fualts
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	42b40000 	.word	0x42b40000
 8001a2c:	c2200000 	.word	0xc2200000
 8001a30:	cccccccd 	.word	0xcccccccd
 8001a34:	4010cccc 	.word	0x4010cccc

08001a38 <ADBMS_getVoltage>:
    }
}
*/

float ADBMS_getVoltage(int data)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    float voltage_float; // voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001a46:	3310      	adds	r3, #16
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd6b 	bl	8000524 <__aeabi_i2d>
 8001a4e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001a78 <ADBMS_getVoltage+0x40>)
 8001a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a54:	f7fe fdd0 	bl	80005f8 <__aeabi_dmul>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7ff f8a2 	bl	8000ba8 <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
 8001a66:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	ee07 3a90 	vmov	s15, r3
}
 8001a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	30553261 	.word	0x30553261
 8001a7c:	3f23a92a 	.word	0x3f23a92a

08001a80 <ADBMS_Print_Vals>:

void ADBMS_Print_Vals(adbms_ *adbms)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
    // print the total, max, min, and avg voltage
    printf("\nVOLTAGES\n");
 8001a88:	487a      	ldr	r0, [pc, #488]	@ (8001c74 <ADBMS_Print_Vals+0x1f4>)
 8001a8a:	f009 fdcb 	bl	800b624 <puts>
    printf("total v: %f\n", adbms->total_v);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fd57 	bl	8000548 <__aeabi_f2d>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4876      	ldr	r0, [pc, #472]	@ (8001c78 <ADBMS_Print_Vals+0x1f8>)
 8001aa0:	f009 fd50 	bl	800b544 <iprintf>
    printf("max v: %f\t", adbms->max_v);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fd4c 	bl	8000548 <__aeabi_f2d>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4871      	ldr	r0, [pc, #452]	@ (8001c7c <ADBMS_Print_Vals+0x1fc>)
 8001ab6:	f009 fd45 	bl	800b544 <iprintf>
    printf("min v: %f\t", adbms->min_v);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd41 	bl	8000548 <__aeabi_f2d>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	486d      	ldr	r0, [pc, #436]	@ (8001c80 <ADBMS_Print_Vals+0x200>)
 8001acc:	f009 fd3a 	bl	800b544 <iprintf>
    printf("avg v: %f\t", adbms->avg_v);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd36 	bl	8000548 <__aeabi_f2d>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4868      	ldr	r0, [pc, #416]	@ (8001c84 <ADBMS_Print_Vals+0x204>)
 8001ae2:	f009 fd2f 	bl	800b544 <iprintf>
    printf("max-min: %f\n", adbms->max_v - adbms->min_v);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af6:	ee17 0a90 	vmov	r0, s15
 8001afa:	f7fe fd25 	bl	8000548 <__aeabi_f2d>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4861      	ldr	r0, [pc, #388]	@ (8001c88 <ADBMS_Print_Vals+0x208>)
 8001b04:	f009 fd1e 	bl	800b544 <iprintf>

    // print every voltage
    for (int i = 0; i < NUM_CHIPS; i++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e02a      	b.n	8001b64 <ADBMS_Print_Vals+0xe4>
    {
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	e021      	b.n	8001b58 <ADBMS_Print_Vals+0xd8>
        {
            printf("C%d=%fV\t", (i * NUM_VOLTAGES_CHIP + j + 1), adbms->voltages[i * NUM_VOLTAGES_CHIP + j]);
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	4613      	mov	r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	461a      	mov	r2, r3
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	4413      	add	r3, r2
 8001b24:	1c5c      	adds	r4, r3, #1
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	1a9b      	subs	r3, r3, r2
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	461a      	mov	r2, r3
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4413      	add	r3, r2
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	331c      	adds	r3, #28
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fd01 	bl	8000548 <__aeabi_f2d>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	4621      	mov	r1, r4
 8001b4c:	484f      	ldr	r0, [pc, #316]	@ (8001c8c <ADBMS_Print_Vals+0x20c>)
 8001b4e:	f009 fcf9 	bl	800b544 <iprintf>
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	3301      	adds	r3, #1
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	2b0d      	cmp	r3, #13
 8001b5c:	ddda      	ble.n	8001b14 <ADBMS_Print_Vals+0x94>
    for (int i = 0; i < NUM_CHIPS; i++)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	3301      	adds	r3, #1
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	ddd1      	ble.n	8001b0e <ADBMS_Print_Vals+0x8e>
        }
    }
    printf("\n");
 8001b6a:	200a      	movs	r0, #10
 8001b6c:	f009 fcfc 	bl	800b568 <putchar>

    // print the total, max, min, and avg temp
    printf("\nTEMPS\n");
 8001b70:	4847      	ldr	r0, [pc, #284]	@ (8001c90 <ADBMS_Print_Vals+0x210>)
 8001b72:	f009 fd57 	bl	800b624 <puts>
    printf("max temp: %f\t", adbms->max_temp);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fce3 	bl	8000548 <__aeabi_f2d>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4843      	ldr	r0, [pc, #268]	@ (8001c94 <ADBMS_Print_Vals+0x214>)
 8001b88:	f009 fcdc 	bl	800b544 <iprintf>
    printf("min temp: %f\t", adbms->min_temp);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fcd8 	bl	8000548 <__aeabi_f2d>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	483e      	ldr	r0, [pc, #248]	@ (8001c98 <ADBMS_Print_Vals+0x218>)
 8001b9e:	f009 fcd1 	bl	800b544 <iprintf>
    printf("avg temp: %f\n", adbms->avg_temp);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fccd 	bl	8000548 <__aeabi_f2d>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	483a      	ldr	r0, [pc, #232]	@ (8001c9c <ADBMS_Print_Vals+0x21c>)
 8001bb4:	f009 fcc6 	bl	800b544 <iprintf>

    for (int i = 0; i < NUM_CHIPS; i++)
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	e022      	b.n	8001c04 <ADBMS_Print_Vals+0x184>
    {
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	e019      	b.n	8001bf8 <ADBMS_Print_Vals+0x178>
        {
            printf("T%d=%f\t", (i * NUM_TEMPS_CHIP + j + 1), adbms->temperatures[i * NUM_TEMPS_CHIP + j]);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	00da      	lsls	r2, r3, #3
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	4413      	add	r3, r2
 8001bcc:	1c5c      	adds	r4, r3, #1
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	00da      	lsls	r2, r3, #3
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	332a      	adds	r3, #42	@ 0x2a
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7fe fcb1 	bl	8000548 <__aeabi_f2d>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4621      	mov	r1, r4
 8001bec:	482c      	ldr	r0, [pc, #176]	@ (8001ca0 <ADBMS_Print_Vals+0x220>)
 8001bee:	f009 fca9 	bl	800b544 <iprintf>
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	2b07      	cmp	r3, #7
 8001bfc:	dde2      	ble.n	8001bc4 <ADBMS_Print_Vals+0x144>
    for (int i = 0; i < NUM_CHIPS; i++)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3301      	adds	r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	ddd9      	ble.n	8001bbe <ADBMS_Print_Vals+0x13e>
        }
    }
    printf("\n");
 8001c0a:	200a      	movs	r0, #10
 8001c0c:	f009 fcac 	bl	800b568 <putchar>

    printf("Faults\n");
 8001c10:	4824      	ldr	r0, [pc, #144]	@ (8001ca4 <ADBMS_Print_Vals+0x224>)
 8001c12:	f009 fd07 	bl	800b624 <puts>
    printf("undervoltage: %d\t", adbms->undervoltage_fault_);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4822      	ldr	r0, [pc, #136]	@ (8001ca8 <ADBMS_Print_Vals+0x228>)
 8001c20:	f009 fc90 	bl	800b544 <iprintf>
    printf("overvoltage: %d\t", adbms->overvoltage_fault_);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	481f      	ldr	r0, [pc, #124]	@ (8001cac <ADBMS_Print_Vals+0x22c>)
 8001c2e:	f009 fc89 	bl	800b544 <iprintf>
    printf("pec: %d\t", adbms->pec_fault_);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8001c38:	4619      	mov	r1, r3
 8001c3a:	481d      	ldr	r0, [pc, #116]	@ (8001cb0 <ADBMS_Print_Vals+0x230>)
 8001c3c:	f009 fc82 	bl	800b544 <iprintf>
    printf("overtemperature: %d\t", adbms->overtemperature_fault_);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8001c46:	4619      	mov	r1, r3
 8001c48:	481a      	ldr	r0, [pc, #104]	@ (8001cb4 <ADBMS_Print_Vals+0x234>)
 8001c4a:	f009 fc7b 	bl	800b544 <iprintf>
    printf("openwire: %d\t", adbms->openwire_fault_);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8001c54:	4619      	mov	r1, r3
 8001c56:	4818      	ldr	r0, [pc, #96]	@ (8001cb8 <ADBMS_Print_Vals+0x238>)
 8001c58:	f009 fc74 	bl	800b544 <iprintf>
    printf("openwire_temp: %d\n", adbms->openwire_temp_fault_);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8001c62:	4619      	mov	r1, r3
 8001c64:	4815      	ldr	r0, [pc, #84]	@ (8001cbc <ADBMS_Print_Vals+0x23c>)
 8001c66:	f009 fc6d 	bl	800b544 <iprintf>
}
 8001c6a:	bf00      	nop
 8001c6c:	371c      	adds	r7, #28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd90      	pop	{r4, r7, pc}
 8001c72:	bf00      	nop
 8001c74:	0800ddb8 	.word	0x0800ddb8
 8001c78:	0800ddc4 	.word	0x0800ddc4
 8001c7c:	0800ddd4 	.word	0x0800ddd4
 8001c80:	0800dde0 	.word	0x0800dde0
 8001c84:	0800ddec 	.word	0x0800ddec
 8001c88:	0800ddf8 	.word	0x0800ddf8
 8001c8c:	0800de08 	.word	0x0800de08
 8001c90:	0800de14 	.word	0x0800de14
 8001c94:	0800de1c 	.word	0x0800de1c
 8001c98:	0800de2c 	.word	0x0800de2c
 8001c9c:	0800de3c 	.word	0x0800de3c
 8001ca0:	0800de4c 	.word	0x0800de4c
 8001ca4:	0800de54 	.word	0x0800de54
 8001ca8:	0800de5c 	.word	0x0800de5c
 8001cac:	0800de70 	.word	0x0800de70
 8001cb0:	0800de84 	.word	0x0800de84
 8001cb4:	0800de90 	.word	0x0800de90
 8001cb8:	0800dea8 	.word	0x0800dea8
 8001cbc:	0800deb8 	.word	0x0800deb8

08001cc0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001cc8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ccc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d013      	beq.n	8001d00 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001cd8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001cdc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001ce0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d00b      	beq.n	8001d00 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001ce8:	e000      	b.n	8001cec <ITM_SendChar+0x2c>
    {
      __NOP();
 8001cea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001cec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d0f9      	beq.n	8001cea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001cf6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <_write>:
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <stdio.h>

int _write(int le, char *ptr, int len)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b086      	sub	sp, #24
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60f8      	str	r0, [r7, #12]
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	e009      	b.n	8001d34 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	60ba      	str	r2, [r7, #8]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ffc9 	bl	8001cc0 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	3301      	adds	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	dbf1      	blt.n	8001d20 <_write+0x12>
	}
	return len;
 8001d3c:	687b      	ldr	r3, [r7, #4]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d4c:	f000 fdd2 	bl	80028f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d50:	f000 f830 	bl	8001db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d54:	f000 f9f4 	bl	8002140 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d58:	f000 f896 	bl	8001e88 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001d5c:	f000 f9a4 	bl	80020a8 <MX_TIM2_Init>
  MX_CAN1_Init();
 8001d60:	f000 f8e4 	bl	8001f2c <MX_CAN1_Init>
  MX_CAN2_Init();
 8001d64:	f000 f934 	bl	8001fd0 <MX_CAN2_Init>
  MX_SPI1_Init();
 8001d68:	f000 f968 	bl	800203c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001d6c:	f008 f9de 	bl	800a12c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // turn gpio1 on
  HAL_Delay(5);
 8001d70:	2005      	movs	r0, #5
 8001d72:	f000 fe31 	bl	80029d8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001d76:	2201      	movs	r2, #1
 8001d78:	2120      	movs	r1, #32
 8001d7a:	480b      	ldr	r0, [pc, #44]	@ (8001da8 <main+0x60>)
 8001d7c:	f001 ff76 	bl	8003c6c <HAL_GPIO_WritePin>
  printf("Board Starting...\n");
 8001d80:	480a      	ldr	r0, [pc, #40]	@ (8001dac <main+0x64>)
 8001d82:	f009 fc4f 	bl	800b624 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    ADBMS_UpdateVoltages(&adbms);
 8001d86:	480a      	ldr	r0, [pc, #40]	@ (8001db0 <main+0x68>)
 8001d88:	f7ff fac8 	bl	800131c <ADBMS_UpdateVoltages>
	ADBMS_UpdateTemps(&adbms);
 8001d8c:	4808      	ldr	r0, [pc, #32]	@ (8001db0 <main+0x68>)
 8001d8e:	f7ff fb4f 	bl	8001430 <ADBMS_UpdateTemps>
	UpdateADInternalFault(&adbms);
 8001d92:	4807      	ldr	r0, [pc, #28]	@ (8001db0 <main+0x68>)
 8001d94:	f7ff fddc 	bl	8001950 <UpdateADInternalFault>

    if(ENABLE_PRINTF_DEBUG_COMMS) ADBMS_Print_Vals(&adbms);
 8001d98:	4805      	ldr	r0, [pc, #20]	@ (8001db0 <main+0x68>)
 8001d9a:	f7ff fe71 	bl	8001a80 <ADBMS_Print_Vals>
    if(ENABLE_USB_COMMS) ADBMS_USB_Serial_Print_Vals(&adbms);

    HAL_Delay(500);
 8001d9e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001da2:	f000 fe19 	bl	80029d8 <HAL_Delay>
    ADBMS_UpdateVoltages(&adbms);
 8001da6:	e7ee      	b.n	8001d86 <main+0x3e>
 8001da8:	40020400 	.word	0x40020400
 8001dac:	0800df58 	.word	0x0800df58
 8001db0:	2000043c 	.word	0x2000043c

08001db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b094      	sub	sp, #80	@ 0x50
 8001db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dba:	f107 0320 	add.w	r3, r7, #32
 8001dbe:	2230      	movs	r2, #48	@ 0x30
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f009 fd0e 	bl	800b7e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	4b28      	ldr	r3, [pc, #160]	@ (8001e80 <SystemClock_Config+0xcc>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	4a27      	ldr	r2, [pc, #156]	@ (8001e80 <SystemClock_Config+0xcc>)
 8001de2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de8:	4b25      	ldr	r3, [pc, #148]	@ (8001e80 <SystemClock_Config+0xcc>)
 8001dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df4:	2300      	movs	r3, #0
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	4b22      	ldr	r3, [pc, #136]	@ (8001e84 <SystemClock_Config+0xd0>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a21      	ldr	r2, [pc, #132]	@ (8001e84 <SystemClock_Config+0xd0>)
 8001dfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <SystemClock_Config+0xd0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e10:	2301      	movs	r3, #1
 8001e12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e1e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e24:	2304      	movs	r3, #4
 8001e26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e28:	23c0      	movs	r3, #192	@ 0xc0
 8001e2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001e2c:	2306      	movs	r3, #6
 8001e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001e30:	2308      	movs	r3, #8
 8001e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e34:	f107 0320 	add.w	r3, r7, #32
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f003 f983 	bl	8005144 <HAL_RCC_OscConfig>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e44:	f000 fa22 	bl	800228c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e48:	230f      	movs	r3, #15
 8001e4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	2102      	movs	r1, #2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 fbe4 	bl	8005634 <HAL_RCC_ClockConfig>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e72:	f000 fa0b 	bl	800228c <Error_Handler>
  }
}
 8001e76:	bf00      	nop
 8001e78:	3750      	adds	r7, #80	@ 0x50
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40007000 	.word	0x40007000

08001e88 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e8e:	463b      	mov	r3, r7
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001e9c:	4a21      	ldr	r2, [pc, #132]	@ (8001f24 <MX_ADC1_Init+0x9c>)
 8001e9e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001eac:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ec0:	4b17      	ldr	r3, [pc, #92]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ec8:	4a17      	ldr	r2, [pc, #92]	@ (8001f28 <MX_ADC1_Init+0xa0>)
 8001eca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ecc:	4b14      	ldr	r3, [pc, #80]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ee6:	480e      	ldr	r0, [pc, #56]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001ee8:	f000 fd9a 	bl	8002a20 <HAL_ADC_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001ef2:	f000 f9cb 	bl	800228c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001efa:	2301      	movs	r3, #1
 8001efc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f02:	463b      	mov	r3, r7
 8001f04:	4619      	mov	r1, r3
 8001f06:	4806      	ldr	r0, [pc, #24]	@ (8001f20 <MX_ADC1_Init+0x98>)
 8001f08:	f000 fdce 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001f12:	f000 f9bb 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000304 	.word	0x20000304
 8001f24:	40012000 	.word	0x40012000
 8001f28:	0f000001 	.word	0x0f000001

08001f2c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	@ 0x28
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f32:	4b25      	ldr	r3, [pc, #148]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f34:	4a25      	ldr	r2, [pc, #148]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f36:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001f38:	4b23      	ldr	r3, [pc, #140]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f3a:	2210      	movs	r2, #16
 8001f3c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f3e:	4b22      	ldr	r3, [pc, #136]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f44:	4b20      	ldr	r3, [pc, #128]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f4c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f50:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001f52:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001f64:	4b18      	ldr	r3, [pc, #96]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001f6a:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f70:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f76:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f7c:	4812      	ldr	r0, [pc, #72]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001f7e:	f000 ffb1 	bl	8002ee4 <HAL_CAN_Init>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001f88:	f000 f980 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8001f90:	2312      	movs	r3, #18
 8001f92:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0<<5;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0<<5;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001fac:	2301      	movs	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 8001fb0:	2314      	movs	r3, #20
 8001fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4803      	ldr	r0, [pc, #12]	@ (8001fc8 <MX_CAN1_Init+0x9c>)
 8001fba:	f001 f88f 	bl	80030dc <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8001fbe:	bf00      	nop
 8001fc0:	3728      	adds	r7, #40	@ 0x28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	2000034c 	.word	0x2000034c
 8001fcc:	40006400 	.word	0x40006400

08001fd0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001fd4:	4b17      	ldr	r3, [pc, #92]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001fd6:	4a18      	ldr	r2, [pc, #96]	@ (8002038 <MX_CAN2_Init+0x68>)
 8001fd8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001fdc:	2210      	movs	r2, #16
 8001fde:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001fe0:	4b14      	ldr	r3, [pc, #80]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001fe6:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001fec:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001fee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ff2:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <MX_CAN2_Init+0x64>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <MX_CAN2_Init+0x64>)
 8002002:	2200      	movs	r2, #0
 8002004:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <MX_CAN2_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800200c:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <MX_CAN2_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <MX_CAN2_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <MX_CAN2_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <MX_CAN2_Init+0x64>)
 8002020:	f000 ff60 	bl	8002ee4 <HAL_CAN_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800202a:	f000 f92f 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000374 	.word	0x20000374
 8002038:	40006800 	.word	0x40006800

0800203c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002040:	4b17      	ldr	r3, [pc, #92]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002042:	4a18      	ldr	r2, [pc, #96]	@ (80020a4 <MX_SPI1_Init+0x68>)
 8002044:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002046:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002048:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800204c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800204e:	4b14      	ldr	r3, [pc, #80]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002054:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800205a:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <MX_SPI1_Init+0x64>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002060:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002062:	2200      	movs	r2, #0
 8002064:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002066:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800206c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800206e:	4b0c      	ldr	r3, [pc, #48]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002070:	2218      	movs	r2, #24
 8002072:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002076:	2200      	movs	r2, #0
 8002078:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800207a:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <MX_SPI1_Init+0x64>)
 800207c:	2200      	movs	r2, #0
 800207e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002080:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002086:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <MX_SPI1_Init+0x64>)
 8002088:	220a      	movs	r2, #10
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800208c:	4804      	ldr	r0, [pc, #16]	@ (80020a0 <MX_SPI1_Init+0x64>)
 800208e:	f003 fcc9 	bl	8005a24 <HAL_SPI_Init>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002098:	f000 f8f8 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	2000039c 	.word	0x2000039c
 80020a4:	40013000 	.word	0x40013000

080020a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ae:	f107 0308 	add.w	r3, r7, #8
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020bc:	463b      	mov	r3, r7
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020c4:	4b1d      	ldr	r3, [pc, #116]	@ (800213c <MX_TIM2_Init+0x94>)
 80020c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020cc:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <MX_TIM2_Init+0x94>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d2:	4b1a      	ldr	r3, [pc, #104]	@ (800213c <MX_TIM2_Init+0x94>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020d8:	4b18      	ldr	r3, [pc, #96]	@ (800213c <MX_TIM2_Init+0x94>)
 80020da:	f04f 32ff 	mov.w	r2, #4294967295
 80020de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e0:	4b16      	ldr	r3, [pc, #88]	@ (800213c <MX_TIM2_Init+0x94>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <MX_TIM2_Init+0x94>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020ec:	4813      	ldr	r0, [pc, #76]	@ (800213c <MX_TIM2_Init+0x94>)
 80020ee:	f004 fa6b 	bl	80065c8 <HAL_TIM_Base_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80020f8:	f000 f8c8 	bl	800228c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002100:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002102:	f107 0308 	add.w	r3, r7, #8
 8002106:	4619      	mov	r1, r3
 8002108:	480c      	ldr	r0, [pc, #48]	@ (800213c <MX_TIM2_Init+0x94>)
 800210a:	f004 faac 	bl	8006666 <HAL_TIM_ConfigClockSource>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002114:	f000 f8ba 	bl	800228c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002120:	463b      	mov	r3, r7
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	@ (800213c <MX_TIM2_Init+0x94>)
 8002126:	f004 fcab 	bl	8006a80 <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002130:	f000 f8ac 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002134:	bf00      	nop
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	200003f4 	.word	0x200003f4

08002140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	4b48      	ldr	r3, [pc, #288]	@ (800227c <MX_GPIO_Init+0x13c>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	4a47      	ldr	r2, [pc, #284]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002164:	6313      	str	r3, [r2, #48]	@ 0x30
 8002166:	4b45      	ldr	r3, [pc, #276]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	4b41      	ldr	r3, [pc, #260]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a40      	ldr	r2, [pc, #256]	@ (800227c <MX_GPIO_Init+0x13c>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b3e      	ldr	r3, [pc, #248]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	4b3a      	ldr	r3, [pc, #232]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a39      	ldr	r2, [pc, #228]	@ (800227c <MX_GPIO_Init+0x13c>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b37      	ldr	r3, [pc, #220]	@ (800227c <MX_GPIO_Init+0x13c>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	4b33      	ldr	r3, [pc, #204]	@ (800227c <MX_GPIO_Init+0x13c>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a32      	ldr	r2, [pc, #200]	@ (800227c <MX_GPIO_Init+0x13c>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b30      	ldr	r3, [pc, #192]	@ (800227c <MX_GPIO_Init+0x13c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	607b      	str	r3, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin, GPIO_PIN_RESET);
 80021c6:	2200      	movs	r2, #0
 80021c8:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 80021cc:	482c      	ldr	r0, [pc, #176]	@ (8002280 <MX_GPIO_Init+0x140>)
 80021ce:	f001 fd4d 	bl	8003c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_Status_GPIO_GPIO_Port, BMS_Status_GPIO_Pin, GPIO_PIN_RESET);
 80021d2:	2200      	movs	r2, #0
 80021d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021d8:	482a      	ldr	r0, [pc, #168]	@ (8002284 <MX_GPIO_Init+0x144>)
 80021da:	f001 fd47 	bl	8003c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin, GPIO_PIN_RESET);
 80021de:	2200      	movs	r2, #0
 80021e0:	21e0      	movs	r1, #224	@ 0xe0
 80021e2:	4829      	ldr	r0, [pc, #164]	@ (8002288 <MX_GPIO_Init+0x148>)
 80021e4:	f001 fd42 	bl	8003c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CSB_Pin Contactor_N_Ctrl_GPIO_Pin Contactor_P_Ctrl_GPIO_Pin Contactor_Pre_Ctrl_GPIO_Pin */
  GPIO_InitStruct.Pin = SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin;
 80021e8:	f44f 63e2 	mov.w	r3, #1808	@ 0x710
 80021ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ee:	2301      	movs	r3, #1
 80021f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fa:	f107 0314 	add.w	r3, r7, #20
 80021fe:	4619      	mov	r1, r3
 8002200:	481f      	ldr	r0, [pc, #124]	@ (8002280 <MX_GPIO_Init+0x140>)
 8002202:	f001 fb97 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_Contactors_IN_Pin Comms_6822_State_GPIO_Pin */
  GPIO_InitStruct.Pin = SD_Contactors_IN_Pin|Comms_6822_State_GPIO_Pin;
 8002206:	f248 0302 	movw	r3, #32770	@ 0x8002
 800220a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800220c:	2300      	movs	r3, #0
 800220e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	4619      	mov	r1, r3
 800221a:	481b      	ldr	r0, [pc, #108]	@ (8002288 <MX_GPIO_Init+0x148>)
 800221c:	f001 fb8a 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charger_GPIO_Pin IMD_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = Charger_GPIO_Pin|IMD_Status_GPIO_Pin;
 8002220:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002224:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800222e:	f107 0314 	add.w	r3, r7, #20
 8002232:	4619      	mov	r1, r3
 8002234:	4813      	ldr	r0, [pc, #76]	@ (8002284 <MX_GPIO_Init+0x144>)
 8002236:	f001 fb7d 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = BMS_Status_GPIO_Pin;
 800223a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BMS_Status_GPIO_GPIO_Port, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	480c      	ldr	r0, [pc, #48]	@ (8002284 <MX_GPIO_Init+0x144>)
 8002254:	f001 fb6e 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_GPIO_Pin LED2_GPIO_Pin LED3_GPIO_Pin */
  GPIO_InitStruct.Pin = LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin;
 8002258:	23e0      	movs	r3, #224	@ 0xe0
 800225a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225c:	2301      	movs	r3, #1
 800225e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	4619      	mov	r1, r3
 800226e:	4806      	ldr	r0, [pc, #24]	@ (8002288 <MX_GPIO_Init+0x148>)
 8002270:	f001 fb60 	bl	8003934 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002274:	bf00      	nop
 8002276:	3728      	adds	r7, #40	@ 0x28
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40023800 	.word	0x40023800
 8002280:	40020000 	.word	0x40020000
 8002284:	40020800 	.word	0x40020800
 8002288:	40020400 	.word	0x40020400

0800228c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002290:	b672      	cpsid	i
}
 8002292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <Error_Handler+0x8>

08002298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	4b10      	ldr	r3, [pc, #64]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a6:	4a0f      	ldr	r2, [pc, #60]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ae:	4b0d      	ldr	r3, [pc, #52]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	603b      	str	r3, [r7, #0]
 80022be:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	4a08      	ldr	r2, [pc, #32]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ca:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <HAL_MspInit+0x4c>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800

080022e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a17      	ldr	r2, [pc, #92]	@ (8002364 <HAL_ADC_MspInit+0x7c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d127      	bne.n	800235a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b16      	ldr	r3, [pc, #88]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	4a15      	ldr	r2, [pc, #84]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 8002314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002318:	6453      	str	r3, [r2, #68]	@ 0x44
 800231a:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b0f      	ldr	r3, [pc, #60]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	4a0e      	ldr	r2, [pc, #56]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	6313      	str	r3, [r2, #48]	@ 0x30
 8002336:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <HAL_ADC_MspInit+0x80>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_ADC_Pin;
 8002342:	2304      	movs	r3, #4
 8002344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002346:	2303      	movs	r3, #3
 8002348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Current_ADC_GPIO_Port, &GPIO_InitStruct);
 800234e:	f107 0314 	add.w	r3, r7, #20
 8002352:	4619      	mov	r1, r3
 8002354:	4805      	ldr	r0, [pc, #20]	@ (800236c <HAL_ADC_MspInit+0x84>)
 8002356:	f001 faed 	bl	8003934 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800235a:	bf00      	nop
 800235c:	3728      	adds	r7, #40	@ 0x28
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40012000 	.word	0x40012000
 8002368:	40023800 	.word	0x40023800
 800236c:	40020000 	.word	0x40020000

08002370 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08c      	sub	sp, #48	@ 0x30
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 031c 	add.w	r3, r7, #28
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a47      	ldr	r2, [pc, #284]	@ (80024ac <HAL_CAN_MspInit+0x13c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d13e      	bne.n	8002410 <HAL_CAN_MspInit+0xa0>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002392:	4b47      	ldr	r3, [pc, #284]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	4a45      	ldr	r2, [pc, #276]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 800239a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800239c:	4b44      	ldr	r3, [pc, #272]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d10d      	bne.n	80023c0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
 80023a8:	4b42      	ldr	r3, [pc, #264]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	4a41      	ldr	r2, [pc, #260]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b4:	4b3f      	ldr	r3, [pc, #252]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023bc:	61bb      	str	r3, [r7, #24]
 80023be:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
 80023c4:	4b3b      	ldr	r3, [pc, #236]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	4a3a      	ldr	r2, [pc, #232]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d0:	4b38      	ldr	r3, [pc, #224]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ea:	2303      	movs	r3, #3
 80023ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80023ee:	2309      	movs	r3, #9
 80023f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	4619      	mov	r1, r3
 80023f8:	482f      	ldr	r0, [pc, #188]	@ (80024b8 <HAL_CAN_MspInit+0x148>)
 80023fa:	f001 fa9b 	bl	8003934 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	2014      	movs	r0, #20
 8002404:	f001 fa5f 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002408:	2014      	movs	r0, #20
 800240a:	f001 fa78 	bl	80038fe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 800240e:	e048      	b.n	80024a2 <HAL_CAN_MspInit+0x132>
  else if(hcan->Instance==CAN2)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a29      	ldr	r2, [pc, #164]	@ (80024bc <HAL_CAN_MspInit+0x14c>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d143      	bne.n	80024a2 <HAL_CAN_MspInit+0x132>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	4a24      	ldr	r2, [pc, #144]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 8002424:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002428:	6413      	str	r3, [r2, #64]	@ 0x40
 800242a:	4b22      	ldr	r3, [pc, #136]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002436:	4b1e      	ldr	r3, [pc, #120]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	4a1c      	ldr	r2, [pc, #112]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 800243e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002440:	4b1b      	ldr	r3, [pc, #108]	@ (80024b0 <HAL_CAN_MspInit+0x140>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d10d      	bne.n	8002464 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	4a18      	ldr	r2, [pc, #96]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 8002452:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002456:	6413      	str	r3, [r2, #64]	@ 0x40
 8002458:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002464:	2300      	movs	r3, #0
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	4a11      	ldr	r2, [pc, #68]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 800246e:	f043 0302 	orr.w	r3, r3, #2
 8002472:	6313      	str	r3, [r2, #48]	@ 0x30
 8002474:	4b0f      	ldr	r3, [pc, #60]	@ (80024b4 <HAL_CAN_MspInit+0x144>)
 8002476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002480:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002486:	2302      	movs	r3, #2
 8002488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248e:	2303      	movs	r3, #3
 8002490:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002492:	2309      	movs	r3, #9
 8002494:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	4619      	mov	r1, r3
 800249c:	4806      	ldr	r0, [pc, #24]	@ (80024b8 <HAL_CAN_MspInit+0x148>)
 800249e:	f001 fa49 	bl	8003934 <HAL_GPIO_Init>
}
 80024a2:	bf00      	nop
 80024a4:	3730      	adds	r7, #48	@ 0x30
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40006400 	.word	0x40006400
 80024b0:	20000538 	.word	0x20000538
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40020400 	.word	0x40020400
 80024bc:	40006800 	.word	0x40006800

080024c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	@ 0x28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a19      	ldr	r2, [pc, #100]	@ (8002544 <HAL_SPI_MspInit+0x84>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d12b      	bne.n	800253a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	4b18      	ldr	r3, [pc, #96]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 80024e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ea:	4a17      	ldr	r2, [pc, #92]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 80024ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80024f2:	4b15      	ldr	r3, [pc, #84]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 80024f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	4a10      	ldr	r2, [pc, #64]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6313      	str	r3, [r2, #48]	@ 0x30
 800250e:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <HAL_SPI_MspInit+0x88>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800251a:	23e0      	movs	r3, #224	@ 0xe0
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251e:	2302      	movs	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002526:	2303      	movs	r3, #3
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800252a:	2305      	movs	r3, #5
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252e:	f107 0314 	add.w	r3, r7, #20
 8002532:	4619      	mov	r1, r3
 8002534:	4805      	ldr	r0, [pc, #20]	@ (800254c <HAL_SPI_MspInit+0x8c>)
 8002536:	f001 f9fd 	bl	8003934 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800253a:	bf00      	nop
 800253c:	3728      	adds	r7, #40	@ 0x28
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40013000 	.word	0x40013000
 8002548:	40023800 	.word	0x40023800
 800254c:	40020000 	.word	0x40020000

08002550 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002560:	d10d      	bne.n	800257e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <HAL_TIM_Base_MspInit+0x3c>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	4a08      	ldr	r2, [pc, #32]	@ (800258c <HAL_TIM_Base_MspInit+0x3c>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6413      	str	r3, [r2, #64]	@ 0x40
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_TIM_Base_MspInit+0x3c>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40023800 	.word	0x40023800

08002590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <NMI_Handler+0x4>

08002598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <HardFault_Handler+0x4>

080025a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <MemManage_Handler+0x4>

080025a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <BusFault_Handler+0x4>

080025b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <UsageFault_Handler+0x4>

080025b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e6:	f000 f9d7 	bl	8002998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <CAN1_RX0_IRQHandler+0x10>)
 80025f6:	f000 fe51 	bl	800329c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	2000034c 	.word	0x2000034c

08002604 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <OTG_FS_IRQHandler+0x10>)
 800260a:	f001 fc8c 	bl	8003f26 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20001a24 	.word	0x20001a24

08002618 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return 1;
 800261c:	2301      	movs	r3, #1
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <_kill>:

int _kill(int pid, int sig)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002632:	f009 f929 	bl	800b888 <__errno>
 8002636:	4603      	mov	r3, r0
 8002638:	2216      	movs	r2, #22
 800263a:	601a      	str	r2, [r3, #0]
  return -1;
 800263c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002640:	4618      	mov	r0, r3
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <_exit>:

void _exit (int status)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002650:	f04f 31ff 	mov.w	r1, #4294967295
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff ffe7 	bl	8002628 <_kill>
  while (1) {}    /* Make sure we hang here */
 800265a:	bf00      	nop
 800265c:	e7fd      	b.n	800265a <_exit+0x12>

0800265e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	e00a      	b.n	8002686 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002670:	f3af 8000 	nop.w
 8002674:	4601      	mov	r1, r0
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	60ba      	str	r2, [r7, #8]
 800267c:	b2ca      	uxtb	r2, r1
 800267e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3301      	adds	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	429a      	cmp	r2, r3
 800268c:	dbf0      	blt.n	8002670 <_read+0x12>
  }

  return len;
 800268e:	687b      	ldr	r3, [r7, #4]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c0:	605a      	str	r2, [r3, #4]
  return 0;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_isatty>:

int _isatty(int file)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026d8:	2301      	movs	r3, #1
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	60f8      	str	r0, [r7, #12]
 80026ee:	60b9      	str	r1, [r7, #8]
 80026f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002708:	4a14      	ldr	r2, [pc, #80]	@ (800275c <_sbrk+0x5c>)
 800270a:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <_sbrk+0x60>)
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002714:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <_sbrk+0x64>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d102      	bne.n	8002722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800271c:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <_sbrk+0x64>)
 800271e:	4a12      	ldr	r2, [pc, #72]	@ (8002768 <_sbrk+0x68>)
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002722:	4b10      	ldr	r3, [pc, #64]	@ (8002764 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	429a      	cmp	r2, r3
 800272e:	d207      	bcs.n	8002740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002730:	f009 f8aa 	bl	800b888 <__errno>
 8002734:	4603      	mov	r3, r0
 8002736:	220c      	movs	r2, #12
 8002738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800273a:	f04f 33ff 	mov.w	r3, #4294967295
 800273e:	e009      	b.n	8002754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <_sbrk+0x64>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <_sbrk+0x64>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	4a05      	ldr	r2, [pc, #20]	@ (8002764 <_sbrk+0x64>)
 8002750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002752:	68fb      	ldr	r3, [r7, #12]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20020000 	.word	0x20020000
 8002760:	00000400 	.word	0x00000400
 8002764:	2000053c 	.word	0x2000053c
 8002768:	20002278 	.word	0x20002278

0800276c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <SystemInit+0x20>)
 8002772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002776:	4a05      	ldr	r2, [pc, #20]	@ (800278c <SystemInit+0x20>)
 8002778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800277c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <getTemp>:
float R25 = 10000.0;
float B = 3435;
float T25 = 298.15;

float getTemp(float raw_temp_voltage, float Vref)
{
 8002790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	ed87 0a01 	vstr	s0, [r7, #4]
 800279c:	edc7 0a00 	vstr	s1, [r7]
	// calc thermistor resistance
	float therm_resistance = (raw_temp_voltage * SeriesResistance) / (Vref - raw_temp_voltage);
 80027a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002890 <getTemp+0x100>)
 80027a2:	ed93 7a00 	vldr	s14, [r3]
 80027a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80027aa:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027ae:	ed97 7a00 	vldr	s14, [r7]
 80027b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80027b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027be:	edc7 7a03 	vstr	s15, [r7, #12]

	// calc temp from resistance
	float temp_kelvin = B / log(therm_resistance / (R25 * exp(-B / T25)));
 80027c2:	4b34      	ldr	r3, [pc, #208]	@ (8002894 <getTemp+0x104>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7fd febe 	bl	8000548 <__aeabi_f2d>
 80027cc:	4604      	mov	r4, r0
 80027ce:	460d      	mov	r5, r1
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7fd feb9 	bl	8000548 <__aeabi_f2d>
 80027d6:	4680      	mov	r8, r0
 80027d8:	4689      	mov	r9, r1
 80027da:	4b2f      	ldr	r3, [pc, #188]	@ (8002898 <getTemp+0x108>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fd feb2 	bl	8000548 <__aeabi_f2d>
 80027e4:	4682      	mov	sl, r0
 80027e6:	468b      	mov	fp, r1
 80027e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002894 <getTemp+0x104>)
 80027ea:	edd3 7a00 	vldr	s15, [r3]
 80027ee:	eeb1 7a67 	vneg.f32	s14, s15
 80027f2:	4b2a      	ldr	r3, [pc, #168]	@ (800289c <getTemp+0x10c>)
 80027f4:	edd3 7a00 	vldr	s15, [r3]
 80027f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80027fc:	ee16 0a90 	vmov	r0, s13
 8002800:	f7fd fea2 	bl	8000548 <__aeabi_f2d>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	ec43 2b10 	vmov	d0, r2, r3
 800280c:	f00a feb4 	bl	800d578 <exp>
 8002810:	ec53 2b10 	vmov	r2, r3, d0
 8002814:	4650      	mov	r0, sl
 8002816:	4659      	mov	r1, fp
 8002818:	f7fd feee 	bl	80005f8 <__aeabi_dmul>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4640      	mov	r0, r8
 8002822:	4649      	mov	r1, r9
 8002824:	f7fe f812 	bl	800084c <__aeabi_ddiv>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	ec43 2b17 	vmov	d7, r2, r3
 8002830:	eeb0 0a47 	vmov.f32	s0, s14
 8002834:	eef0 0a67 	vmov.f32	s1, s15
 8002838:	f00a fee6 	bl	800d608 <log>
 800283c:	ec53 2b10 	vmov	r2, r3, d0
 8002840:	4620      	mov	r0, r4
 8002842:	4629      	mov	r1, r5
 8002844:	f7fe f802 	bl	800084c <__aeabi_ddiv>
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	f7fe f9aa 	bl	8000ba8 <__aeabi_d2f>
 8002854:	4603      	mov	r3, r0
 8002856:	60bb      	str	r3, [r7, #8]
	return temp_kelvin - 273.15; // Kelvin to Celsius
 8002858:	68b8      	ldr	r0, [r7, #8]
 800285a:	f7fd fe75 	bl	8000548 <__aeabi_f2d>
 800285e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002888 <getTemp+0xf8>)
 8002860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002864:	f7fd fd10 	bl	8000288 <__aeabi_dsub>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4610      	mov	r0, r2
 800286e:	4619      	mov	r1, r3
 8002870:	f7fe f99a 	bl	8000ba8 <__aeabi_d2f>
 8002874:	4603      	mov	r3, r0
 8002876:	ee07 3a90 	vmov	s15, r3
}
 800287a:	eeb0 0a67 	vmov.f32	s0, s15
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002886:	bf00      	nop
 8002888:	66666666 	.word	0x66666666
 800288c:	40711266 	.word	0x40711266
 8002890:	20000018 	.word	0x20000018
 8002894:	20000020 	.word	0x20000020
 8002898:	2000001c 	.word	0x2000001c
 800289c:	20000024 	.word	0x20000024

080028a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028a4:	f7ff ff62 	bl	800276c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028a8:	480c      	ldr	r0, [pc, #48]	@ (80028dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028aa:	490d      	ldr	r1, [pc, #52]	@ (80028e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028ac:	4a0d      	ldr	r2, [pc, #52]	@ (80028e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028b0:	e002      	b.n	80028b8 <LoopCopyDataInit>

080028b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028b6:	3304      	adds	r3, #4

080028b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028bc:	d3f9      	bcc.n	80028b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028be:	4a0a      	ldr	r2, [pc, #40]	@ (80028e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028c0:	4c0a      	ldr	r4, [pc, #40]	@ (80028ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028c4:	e001      	b.n	80028ca <LoopFillZerobss>

080028c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c8:	3204      	adds	r2, #4

080028ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028cc:	d3fb      	bcc.n	80028c6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80028ce:	f008 ffe1 	bl	800b894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028d2:	f7ff fa39 	bl	8001d48 <main>
  bx  lr    
 80028d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028e0:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 80028e4:	0800e580 	.word	0x0800e580
  ldr r2, =_sbss
 80028e8:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 80028ec:	20002274 	.word	0x20002274

080028f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028f0:	e7fe      	b.n	80028f0 <ADC_IRQHandler>
	...

080028f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <HAL_Init+0x40>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002934 <HAL_Init+0x40>)
 80028fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002902:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <HAL_Init+0x40>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0a      	ldr	r2, [pc, #40]	@ (8002934 <HAL_Init+0x40>)
 800290a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800290e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002910:	4b08      	ldr	r3, [pc, #32]	@ (8002934 <HAL_Init+0x40>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a07      	ldr	r2, [pc, #28]	@ (8002934 <HAL_Init+0x40>)
 8002916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800291a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800291c:	2003      	movs	r0, #3
 800291e:	f000 ffc7 	bl	80038b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002922:	200f      	movs	r0, #15
 8002924:	f000 f808 	bl	8002938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002928:	f7ff fcb6 	bl	8002298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40023c00 	.word	0x40023c00

08002938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002940:	4b12      	ldr	r3, [pc, #72]	@ (800298c <HAL_InitTick+0x54>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <HAL_InitTick+0x58>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	4619      	mov	r1, r3
 800294a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800294e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4618      	mov	r0, r3
 8002958:	f000 ffdf 	bl	800391a <HAL_SYSTICK_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e00e      	b.n	8002984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b0f      	cmp	r3, #15
 800296a:	d80a      	bhi.n	8002982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800296c:	2200      	movs	r2, #0
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f000 ffa7 	bl	80038c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002978:	4a06      	ldr	r2, [pc, #24]	@ (8002994 <HAL_InitTick+0x5c>)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	e000      	b.n	8002984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000014 	.word	0x20000014
 8002990:	2000002c 	.word	0x2000002c
 8002994:	20000028 	.word	0x20000028

08002998 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800299c:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_IncTick+0x20>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <HAL_IncTick+0x24>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4413      	add	r3, r2
 80029a8:	4a04      	ldr	r2, [pc, #16]	@ (80029bc <HAL_IncTick+0x24>)
 80029aa:	6013      	str	r3, [r2, #0]
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	2000002c 	.word	0x2000002c
 80029bc:	20000540 	.word	0x20000540

080029c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return uwTick;
 80029c4:	4b03      	ldr	r3, [pc, #12]	@ (80029d4 <HAL_GetTick+0x14>)
 80029c6:	681b      	ldr	r3, [r3, #0]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20000540 	.word	0x20000540

080029d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029e0:	f7ff ffee 	bl	80029c0 <HAL_GetTick>
 80029e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f0:	d005      	beq.n	80029fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029f2:	4b0a      	ldr	r3, [pc, #40]	@ (8002a1c <HAL_Delay+0x44>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4413      	add	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029fe:	bf00      	nop
 8002a00:	f7ff ffde 	bl	80029c0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d8f7      	bhi.n	8002a00 <HAL_Delay+0x28>
  {
  }
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	2000002c 	.word	0x2000002c

08002a20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e033      	b.n	8002a9e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d109      	bne.n	8002a52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff fc52 	bl	80022e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d118      	bne.n	8002a90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a66:	f023 0302 	bic.w	r3, r3, #2
 8002a6a:	f043 0202 	orr.w	r2, r3, #2
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f93a 	bl	8002cec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	f023 0303 	bic.w	r3, r3, #3
 8002a86:	f043 0201 	orr.w	r2, r3, #1
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a8e:	e001      	b.n	8002a94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d101      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x1c>
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	e105      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x228>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b09      	cmp	r3, #9
 8002ad2:	d925      	bls.n	8002b20 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68d9      	ldr	r1, [r3, #12]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3b1e      	subs	r3, #30
 8002aea:	2207      	movs	r2, #7
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43da      	mvns	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	400a      	ands	r2, r1
 8002af8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68d9      	ldr	r1, [r3, #12]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	4403      	add	r3, r0
 8002b12:	3b1e      	subs	r3, #30
 8002b14:	409a      	lsls	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	e022      	b.n	8002b66 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6919      	ldr	r1, [r3, #16]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	4613      	mov	r3, r2
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	4413      	add	r3, r2
 8002b34:	2207      	movs	r2, #7
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	400a      	ands	r2, r1
 8002b42:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6919      	ldr	r1, [r3, #16]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	4618      	mov	r0, r3
 8002b56:	4603      	mov	r3, r0
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	4403      	add	r3, r0
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b06      	cmp	r3, #6
 8002b6c:	d824      	bhi.n	8002bb8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3b05      	subs	r3, #5
 8002b80:	221f      	movs	r2, #31
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43da      	mvns	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	400a      	ands	r2, r1
 8002b8e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3b05      	subs	r3, #5
 8002baa:	fa00 f203 	lsl.w	r2, r0, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bb6:	e04c      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b0c      	cmp	r3, #12
 8002bbe:	d824      	bhi.n	8002c0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	4413      	add	r3, r2
 8002bd0:	3b23      	subs	r3, #35	@ 0x23
 8002bd2:	221f      	movs	r2, #31
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43da      	mvns	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	400a      	ands	r2, r1
 8002be0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	4618      	mov	r0, r3
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	3b23      	subs	r3, #35	@ 0x23
 8002bfc:	fa00 f203 	lsl.w	r2, r0, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c08:	e023      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	3b41      	subs	r3, #65	@ 0x41
 8002c1c:	221f      	movs	r2, #31
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43da      	mvns	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	400a      	ands	r2, r1
 8002c2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	4618      	mov	r0, r3
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	3b41      	subs	r3, #65	@ 0x41
 8002c46:	fa00 f203 	lsl.w	r2, r0, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c52:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <HAL_ADC_ConfigChannel+0x234>)
 8002c54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a21      	ldr	r2, [pc, #132]	@ (8002ce0 <HAL_ADC_ConfigChannel+0x238>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d109      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x1cc>
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b12      	cmp	r3, #18
 8002c66:	d105      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a19      	ldr	r2, [pc, #100]	@ (8002ce0 <HAL_ADC_ConfigChannel+0x238>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d123      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x21e>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b10      	cmp	r3, #16
 8002c84:	d003      	beq.n	8002c8e <HAL_ADC_ConfigChannel+0x1e6>
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b11      	cmp	r3, #17
 8002c8c:	d11b      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b10      	cmp	r3, #16
 8002ca0:	d111      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ca2:	4b10      	ldr	r3, [pc, #64]	@ (8002ce4 <HAL_ADC_ConfigChannel+0x23c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a10      	ldr	r2, [pc, #64]	@ (8002ce8 <HAL_ADC_ConfigChannel+0x240>)
 8002ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cac:	0c9a      	lsrs	r2, r3, #18
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cb8:	e002      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f9      	bne.n	8002cba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	40012300 	.word	0x40012300
 8002ce0:	40012000 	.word	0x40012000
 8002ce4:	20000014 	.word	0x20000014
 8002ce8:	431bde83 	.word	0x431bde83

08002cec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cf4:	4b79      	ldr	r3, [pc, #484]	@ (8002edc <ADC_Init+0x1f0>)
 8002cf6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6859      	ldr	r1, [r3, #4]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	021a      	lsls	r2, r3, #8
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6859      	ldr	r1, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6899      	ldr	r1, [r3, #8]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7e:	4a58      	ldr	r2, [pc, #352]	@ (8002ee0 <ADC_Init+0x1f4>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d022      	beq.n	8002dca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6899      	ldr	r1, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002db4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6899      	ldr	r1, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	e00f      	b.n	8002dea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002de8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0202 	bic.w	r2, r2, #2
 8002df8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6899      	ldr	r1, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	7e1b      	ldrb	r3, [r3, #24]
 8002e04:	005a      	lsls	r2, r3, #1
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01b      	beq.n	8002e50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6859      	ldr	r1, [r3, #4]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e42:	3b01      	subs	r3, #1
 8002e44:	035a      	lsls	r2, r3, #13
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	e007      	b.n	8002e60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	051a      	lsls	r2, r3, #20
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6899      	ldr	r1, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ea2:	025a      	lsls	r2, r3, #9
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6899      	ldr	r1, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	029a      	lsls	r2, r3, #10
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	609a      	str	r2, [r3, #8]
}
 8002ed0:	bf00      	nop
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40012300 	.word	0x40012300
 8002ee0:	0f000001 	.word	0x0f000001

08002ee4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e0ed      	b.n	80030d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d102      	bne.n	8002f08 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff fa34 	bl	8002370 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f18:	f7ff fd52 	bl	80029c0 <HAL_GetTick>
 8002f1c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f1e:	e012      	b.n	8002f46 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f20:	f7ff fd4e 	bl	80029c0 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b0a      	cmp	r3, #10
 8002f2c:	d90b      	bls.n	8002f46 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e0c5      	b.n	80030d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0e5      	beq.n	8002f20 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0202 	bic.w	r2, r2, #2
 8002f62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f64:	f7ff fd2c 	bl	80029c0 <HAL_GetTick>
 8002f68:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f6a:	e012      	b.n	8002f92 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f6c:	f7ff fd28 	bl	80029c0 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b0a      	cmp	r3, #10
 8002f78:	d90b      	bls.n	8002f92 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2205      	movs	r2, #5
 8002f8a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e09f      	b.n	80030d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1e5      	bne.n	8002f6c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	7e1b      	ldrb	r3, [r3, #24]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d108      	bne.n	8002fba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	e007      	b.n	8002fca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	7e5b      	ldrb	r3, [r3, #25]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d108      	bne.n	8002fe4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e007      	b.n	8002ff4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ff2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	7e9b      	ldrb	r3, [r3, #26]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d108      	bne.n	800300e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0220 	orr.w	r2, r2, #32
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	e007      	b.n	800301e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0220 	bic.w	r2, r2, #32
 800301c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	7edb      	ldrb	r3, [r3, #27]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d108      	bne.n	8003038 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0210 	bic.w	r2, r2, #16
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	e007      	b.n	8003048 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0210 	orr.w	r2, r2, #16
 8003046:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	7f1b      	ldrb	r3, [r3, #28]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d108      	bne.n	8003062 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0208 	orr.w	r2, r2, #8
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	e007      	b.n	8003072 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0208 	bic.w	r2, r2, #8
 8003070:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7f5b      	ldrb	r3, [r3, #29]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d108      	bne.n	800308c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0204 	orr.w	r2, r2, #4
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	e007      	b.n	800309c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0204 	bic.w	r2, r2, #4
 800309a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	ea42 0103 	orr.w	r1, r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	1e5a      	subs	r2, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80030dc:	b480      	push	{r7}
 80030de:	b087      	sub	sp, #28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80030f4:	7cfb      	ldrb	r3, [r7, #19]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d003      	beq.n	8003102 <HAL_CAN_ConfigFilter+0x26>
 80030fa:	7cfb      	ldrb	r3, [r7, #19]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	f040 80be 	bne.w	800327e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003102:	4b65      	ldr	r3, [pc, #404]	@ (8003298 <HAL_CAN_ConfigFilter+0x1bc>)
 8003104:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800310c:	f043 0201 	orr.w	r2, r3, #1
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800311c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	021b      	lsls	r3, r3, #8
 8003132:	431a      	orrs	r2, r3
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	f003 031f 	and.w	r3, r3, #31
 8003142:	2201      	movs	r2, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	43db      	mvns	r3, r3
 8003154:	401a      	ands	r2, r3
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d123      	bne.n	80031ac <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	43db      	mvns	r3, r3
 800316e:	401a      	ands	r2, r3
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003186:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	3248      	adds	r2, #72	@ 0x48
 800318c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031a0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031a2:	6979      	ldr	r1, [r7, #20]
 80031a4:	3348      	adds	r3, #72	@ 0x48
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	440b      	add	r3, r1
 80031aa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d122      	bne.n	80031fa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	431a      	orrs	r2, r3
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80031d4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3248      	adds	r2, #72	@ 0x48
 80031da:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031ee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031f0:	6979      	ldr	r1, [r7, #20]
 80031f2:	3348      	adds	r3, #72	@ 0x48
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	440b      	add	r3, r1
 80031f8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d109      	bne.n	8003216 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	43db      	mvns	r3, r3
 800320c:	401a      	ands	r2, r3
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003214:	e007      	b.n	8003226 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	431a      	orrs	r2, r3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d109      	bne.n	8003242 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	43db      	mvns	r3, r3
 8003238:	401a      	ands	r2, r3
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003240:	e007      	b.n	8003252 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	431a      	orrs	r2, r3
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d107      	bne.n	800326a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	431a      	orrs	r2, r3
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003270:	f023 0201 	bic.w	r2, r3, #1
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	e006      	b.n	800328c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
  }
}
 800328c:	4618      	mov	r0, r3
 800328e:	371c      	adds	r7, #28
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	40006400 	.word	0x40006400

0800329c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08a      	sub	sp, #40	@ 0x28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80032a4:	2300      	movs	r3, #0
 80032a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d07c      	beq.n	80033dc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d023      	beq.n	8003334 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2201      	movs	r2, #1
 80032f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f983 	bl	800360a <HAL_CAN_TxMailbox0CompleteCallback>
 8003304:	e016      	b.n	8003334 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003316:	627b      	str	r3, [r7, #36]	@ 0x24
 8003318:	e00c      	b.n	8003334 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800332a:	627b      	str	r3, [r7, #36]	@ 0x24
 800332c:	e002      	b.n	8003334 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f989 	bl	8003646 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d024      	beq.n	8003388 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003346:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f963 	bl	800361e <HAL_CAN_TxMailbox1CompleteCallback>
 8003358:	e016      	b.n	8003388 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003360:	2b00      	cmp	r3, #0
 8003362:	d004      	beq.n	800336e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24
 800336c:	e00c      	b.n	8003388 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003374:	2b00      	cmp	r3, #0
 8003376:	d004      	beq.n	8003382 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800337e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003380:	e002      	b.n	8003388 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f969 	bl	800365a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d024      	beq.n	80033dc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800339a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f943 	bl	8003632 <HAL_CAN_TxMailbox2CompleteCallback>
 80033ac:	e016      	b.n	80033dc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d004      	beq.n	80033c2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033be:	627b      	str	r3, [r7, #36]	@ 0x24
 80033c0:	e00c      	b.n	80033dc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033d4:	e002      	b.n	80033dc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f949 	bl	800366e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00c      	beq.n	8003400 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f003 0310 	and.w	r3, r3, #16
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d007      	beq.n	8003400 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2210      	movs	r2, #16
 80033fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	f003 0304 	and.w	r3, r3, #4
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b00      	cmp	r3, #0
 8003412:	d006      	beq.n	8003422 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2208      	movs	r2, #8
 800341a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f93a 	bl	8003696 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d009      	beq.n	8003440 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f921 	bl	8003682 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00c      	beq.n	8003464 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f003 0310 	and.w	r3, r3, #16
 8003450:	2b00      	cmp	r3, #0
 8003452:	d007      	beq.n	8003464 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2210      	movs	r2, #16
 8003462:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00b      	beq.n	8003486 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d006      	beq.n	8003486 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2208      	movs	r2, #8
 800347e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f91c 	bl	80036be <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	f003 0310 	and.w	r3, r3, #16
 800348c:	2b00      	cmp	r3, #0
 800348e:	d009      	beq.n	80034a4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f903 	bl	80036aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00b      	beq.n	80034c6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d006      	beq.n	80034c6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2210      	movs	r2, #16
 80034be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f906 	bl	80036d2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00b      	beq.n	80034e8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d006      	beq.n	80034e8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2208      	movs	r2, #8
 80034e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f8ff 	bl	80036e6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d07b      	beq.n	80035ea <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d072      	beq.n	80035e2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80034fc:	6a3b      	ldr	r3, [r7, #32]
 80034fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003502:	2b00      	cmp	r3, #0
 8003504:	d008      	beq.n	8003518 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	f043 0301 	orr.w	r3, r3, #1
 8003516:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800351e:	2b00      	cmp	r3, #0
 8003520:	d008      	beq.n	8003534 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	f043 0302 	orr.w	r3, r3, #2
 8003532:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353a:	2b00      	cmp	r3, #0
 800353c:	d008      	beq.n	8003550 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	f043 0304 	orr.w	r3, r3, #4
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003556:	2b00      	cmp	r3, #0
 8003558:	d043      	beq.n	80035e2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003560:	2b00      	cmp	r3, #0
 8003562:	d03e      	beq.n	80035e2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800356a:	2b60      	cmp	r3, #96	@ 0x60
 800356c:	d02b      	beq.n	80035c6 <HAL_CAN_IRQHandler+0x32a>
 800356e:	2b60      	cmp	r3, #96	@ 0x60
 8003570:	d82e      	bhi.n	80035d0 <HAL_CAN_IRQHandler+0x334>
 8003572:	2b50      	cmp	r3, #80	@ 0x50
 8003574:	d022      	beq.n	80035bc <HAL_CAN_IRQHandler+0x320>
 8003576:	2b50      	cmp	r3, #80	@ 0x50
 8003578:	d82a      	bhi.n	80035d0 <HAL_CAN_IRQHandler+0x334>
 800357a:	2b40      	cmp	r3, #64	@ 0x40
 800357c:	d019      	beq.n	80035b2 <HAL_CAN_IRQHandler+0x316>
 800357e:	2b40      	cmp	r3, #64	@ 0x40
 8003580:	d826      	bhi.n	80035d0 <HAL_CAN_IRQHandler+0x334>
 8003582:	2b30      	cmp	r3, #48	@ 0x30
 8003584:	d010      	beq.n	80035a8 <HAL_CAN_IRQHandler+0x30c>
 8003586:	2b30      	cmp	r3, #48	@ 0x30
 8003588:	d822      	bhi.n	80035d0 <HAL_CAN_IRQHandler+0x334>
 800358a:	2b10      	cmp	r3, #16
 800358c:	d002      	beq.n	8003594 <HAL_CAN_IRQHandler+0x2f8>
 800358e:	2b20      	cmp	r3, #32
 8003590:	d005      	beq.n	800359e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003592:	e01d      	b.n	80035d0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	f043 0308 	orr.w	r3, r3, #8
 800359a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800359c:	e019      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800359e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a0:	f043 0310 	orr.w	r3, r3, #16
 80035a4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035a6:	e014      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80035a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035aa:	f043 0320 	orr.w	r3, r3, #32
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035b0:	e00f      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035ba:	e00a      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035c2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035c4:	e005      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80035c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035ce:	e000      	b.n	80035d2 <HAL_CAN_IRQHandler+0x336>
            break;
 80035d0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699a      	ldr	r2, [r3, #24]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80035e0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2204      	movs	r2, #4
 80035e8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d008      	beq.n	8003602 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f87c 	bl	80036fa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003602:	bf00      	nop
 8003604:	3728      	adds	r7, #40	@ 0x28
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr

0800361e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003626:	bf00      	nop
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800364e:	bf00      	nop
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
	...

08003710 <__NVIC_SetPriorityGrouping>:
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	4b0c      	ldr	r3, [pc, #48]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800372c:	4013      	ands	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800373c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003742:	4a04      	ldr	r2, [pc, #16]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	60d3      	str	r3, [r2, #12]
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <__NVIC_GetPriorityGrouping>:
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <__NVIC_GetPriorityGrouping+0x18>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	f003 0307 	and.w	r3, r3, #7
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <__NVIC_EnableIRQ>:
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	db0b      	blt.n	800379e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4907      	ldr	r1, [pc, #28]	@ (80037ac <__NVIC_EnableIRQ+0x38>)
 800378e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	2001      	movs	r0, #1
 8003796:	fa00 f202 	lsl.w	r2, r0, r2
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_SetPriority>:
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db0a      	blt.n	80037da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	490c      	ldr	r1, [pc, #48]	@ (80037fc <__NVIC_SetPriority+0x4c>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80037d8:	e00a      	b.n	80037f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4908      	ldr	r1, [pc, #32]	@ (8003800 <__NVIC_SetPriority+0x50>)
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	3b04      	subs	r3, #4
 80037e8:	0112      	lsls	r2, r2, #4
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	440b      	add	r3, r1
 80037ee:	761a      	strb	r2, [r3, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <NVIC_EncodePriority>:
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	@ 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f1c3 0307 	rsb	r3, r3, #7
 800381e:	2b04      	cmp	r3, #4
 8003820:	bf28      	it	cs
 8003822:	2304      	movcs	r3, #4
 8003824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3304      	adds	r3, #4
 800382a:	2b06      	cmp	r3, #6
 800382c:	d902      	bls.n	8003834 <NVIC_EncodePriority+0x30>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3b03      	subs	r3, #3
 8003832:	e000      	b.n	8003836 <NVIC_EncodePriority+0x32>
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003838:	f04f 32ff 	mov.w	r2, #4294967295
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	401a      	ands	r2, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800384c:	f04f 31ff 	mov.w	r1, #4294967295
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43d9      	mvns	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	4313      	orrs	r3, r2
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	@ 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <SysTick_Config>:
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800387c:	d301      	bcc.n	8003882 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800387e:	2301      	movs	r3, #1
 8003880:	e00f      	b.n	80038a2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003882:	4a0a      	ldr	r2, [pc, #40]	@ (80038ac <SysTick_Config+0x40>)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3b01      	subs	r3, #1
 8003888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800388a:	210f      	movs	r1, #15
 800388c:	f04f 30ff 	mov.w	r0, #4294967295
 8003890:	f7ff ff8e 	bl	80037b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <SysTick_Config+0x40>)
 8003896:	2200      	movs	r2, #0
 8003898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800389a:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <SysTick_Config+0x40>)
 800389c:	2207      	movs	r2, #7
 800389e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	e000e010 	.word	0xe000e010

080038b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff29 	bl	8003710 <__NVIC_SetPriorityGrouping>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d8:	f7ff ff3e 	bl	8003758 <__NVIC_GetPriorityGrouping>
 80038dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	6978      	ldr	r0, [r7, #20]
 80038e4:	f7ff ff8e 	bl	8003804 <NVIC_EncodePriority>
 80038e8:	4602      	mov	r2, r0
 80038ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff ff5d 	bl	80037b0 <__NVIC_SetPriority>
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff31 	bl	8003774 <__NVIC_EnableIRQ>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ffa2 	bl	800386c <SysTick_Config>
 8003928:	4603      	mov	r3, r0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003934:	b480      	push	{r7}
 8003936:	b089      	sub	sp, #36	@ 0x24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
 800394e:	e16b      	b.n	8003c28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003950:	2201      	movs	r2, #1
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4013      	ands	r3, r2
 8003962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	f040 815a 	bne.w	8003c22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b01      	cmp	r3, #1
 8003978:	d005      	beq.n	8003986 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003982:	2b02      	cmp	r3, #2
 8003984:	d130      	bne.n	80039e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	2203      	movs	r2, #3
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039bc:	2201      	movs	r2, #1
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 0201 	and.w	r2, r3, #1
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4313      	orrs	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d017      	beq.n	8003a24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	2203      	movs	r2, #3
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d123      	bne.n	8003a78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	08da      	lsrs	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3208      	adds	r2, #8
 8003a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	220f      	movs	r2, #15
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	08da      	lsrs	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3208      	adds	r2, #8
 8003a72:	69b9      	ldr	r1, [r7, #24]
 8003a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	2203      	movs	r2, #3
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0203 	and.w	r2, r3, #3
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 80b4 	beq.w	8003c22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	4b60      	ldr	r3, [pc, #384]	@ (8003c40 <HAL_GPIO_Init+0x30c>)
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	4a5f      	ldr	r2, [pc, #380]	@ (8003c40 <HAL_GPIO_Init+0x30c>)
 8003ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aca:	4b5d      	ldr	r3, [pc, #372]	@ (8003c40 <HAL_GPIO_Init+0x30c>)
 8003acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ad6:	4a5b      	ldr	r2, [pc, #364]	@ (8003c44 <HAL_GPIO_Init+0x310>)
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	089b      	lsrs	r3, r3, #2
 8003adc:	3302      	adds	r3, #2
 8003ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	220f      	movs	r2, #15
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43db      	mvns	r3, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a52      	ldr	r2, [pc, #328]	@ (8003c48 <HAL_GPIO_Init+0x314>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d02b      	beq.n	8003b5a <HAL_GPIO_Init+0x226>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a51      	ldr	r2, [pc, #324]	@ (8003c4c <HAL_GPIO_Init+0x318>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d025      	beq.n	8003b56 <HAL_GPIO_Init+0x222>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a50      	ldr	r2, [pc, #320]	@ (8003c50 <HAL_GPIO_Init+0x31c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01f      	beq.n	8003b52 <HAL_GPIO_Init+0x21e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a4f      	ldr	r2, [pc, #316]	@ (8003c54 <HAL_GPIO_Init+0x320>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d019      	beq.n	8003b4e <HAL_GPIO_Init+0x21a>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a4e      	ldr	r2, [pc, #312]	@ (8003c58 <HAL_GPIO_Init+0x324>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d013      	beq.n	8003b4a <HAL_GPIO_Init+0x216>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a4d      	ldr	r2, [pc, #308]	@ (8003c5c <HAL_GPIO_Init+0x328>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00d      	beq.n	8003b46 <HAL_GPIO_Init+0x212>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a4c      	ldr	r2, [pc, #304]	@ (8003c60 <HAL_GPIO_Init+0x32c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d007      	beq.n	8003b42 <HAL_GPIO_Init+0x20e>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a4b      	ldr	r2, [pc, #300]	@ (8003c64 <HAL_GPIO_Init+0x330>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <HAL_GPIO_Init+0x20a>
 8003b3a:	2307      	movs	r3, #7
 8003b3c:	e00e      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b3e:	2308      	movs	r3, #8
 8003b40:	e00c      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b42:	2306      	movs	r3, #6
 8003b44:	e00a      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b46:	2305      	movs	r3, #5
 8003b48:	e008      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b4a:	2304      	movs	r3, #4
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e004      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <HAL_GPIO_Init+0x228>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	f002 0203 	and.w	r2, r2, #3
 8003b62:	0092      	lsls	r2, r2, #2
 8003b64:	4093      	lsls	r3, r2
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b6c:	4935      	ldr	r1, [pc, #212]	@ (8003c44 <HAL_GPIO_Init+0x310>)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	089b      	lsrs	r3, r3, #2
 8003b72:	3302      	adds	r3, #2
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9e:	4a32      	ldr	r2, [pc, #200]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba4:	4b30      	ldr	r3, [pc, #192]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc8:	4a27      	ldr	r2, [pc, #156]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bce:	4b26      	ldr	r3, [pc, #152]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c1c:	4a12      	ldr	r2, [pc, #72]	@ (8003c68 <HAL_GPIO_Init+0x334>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3301      	adds	r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	f67f ae90 	bls.w	8003950 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c30:	bf00      	nop
 8003c32:	bf00      	nop
 8003c34:	3724      	adds	r7, #36	@ 0x24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40013800 	.word	0x40013800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020800 	.word	0x40020800
 8003c54:	40020c00 	.word	0x40020c00
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40021400 	.word	0x40021400
 8003c60:	40021800 	.word	0x40021800
 8003c64:	40021c00 	.word	0x40021c00
 8003c68:	40013c00 	.word	0x40013c00

08003c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	460b      	mov	r3, r1
 8003c76:	807b      	strh	r3, [r7, #2]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c7c:	787b      	ldrb	r3, [r7, #1]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c82:	887a      	ldrh	r2, [r7, #2]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c88:	e003      	b.n	8003c92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c8a:	887b      	ldrh	r3, [r7, #2]
 8003c8c:	041a      	lsls	r2, r3, #16
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	619a      	str	r2, [r3, #24]
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b086      	sub	sp, #24
 8003ca2:	af02      	add	r7, sp, #8
 8003ca4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d101      	bne.n	8003cb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e101      	b.n	8003eb4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f006 fc0e 	bl	800a4ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2203      	movs	r2, #3
 8003cd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cde:	d102      	bne.n	8003ce6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f003 f85b 	bl	8006da6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	7c1a      	ldrb	r2, [r3, #16]
 8003cf8:	f88d 2000 	strb.w	r2, [sp]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d00:	f002 ff3a 	bl	8006b78 <USB_CoreInit>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e0ce      	b.n	8003eb4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f003 f853 	bl	8006dc8 <USB_SetCurrentMode>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0bf      	b.n	8003eb4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	e04a      	b.n	8003dd0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003d3a:	7bfa      	ldrb	r2, [r7, #15]
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	4413      	add	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	440b      	add	r3, r1
 8003d48:	3315      	adds	r3, #21
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003d4e:	7bfa      	ldrb	r2, [r7, #15]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	3314      	adds	r3, #20
 8003d5e:	7bfa      	ldrb	r2, [r7, #15]
 8003d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003d62:	7bfa      	ldrb	r2, [r7, #15]
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	b298      	uxth	r0, r3
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4413      	add	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	440b      	add	r3, r1
 8003d74:	332e      	adds	r3, #46	@ 0x2e
 8003d76:	4602      	mov	r2, r0
 8003d78:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d7a:	7bfa      	ldrb	r2, [r7, #15]
 8003d7c:	6879      	ldr	r1, [r7, #4]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	00db      	lsls	r3, r3, #3
 8003d82:	4413      	add	r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	440b      	add	r3, r1
 8003d88:	3318      	adds	r3, #24
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d8e:	7bfa      	ldrb	r2, [r7, #15]
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	4613      	mov	r3, r2
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	4413      	add	r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	331c      	adds	r3, #28
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003da2:	7bfa      	ldrb	r2, [r7, #15]
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	3320      	adds	r3, #32
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003db6:	7bfa      	ldrb	r2, [r7, #15]
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	00db      	lsls	r3, r3, #3
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	3324      	adds	r3, #36	@ 0x24
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	73fb      	strb	r3, [r7, #15]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	791b      	ldrb	r3, [r3, #4]
 8003dd4:	7bfa      	ldrb	r2, [r7, #15]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d3af      	bcc.n	8003d3a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dda:	2300      	movs	r3, #0
 8003ddc:	73fb      	strb	r3, [r7, #15]
 8003dde:	e044      	b.n	8003e6a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003de0:	7bfa      	ldrb	r2, [r7, #15]
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	4613      	mov	r3, r2
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	4413      	add	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003df2:	2200      	movs	r2, #0
 8003df4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003df6:	7bfa      	ldrb	r2, [r7, #15]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4413      	add	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003e08:	7bfa      	ldrb	r2, [r7, #15]
 8003e0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e0c:	7bfa      	ldrb	r2, [r7, #15]
 8003e0e:	6879      	ldr	r1, [r7, #4]
 8003e10:	4613      	mov	r3, r2
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	4413      	add	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e22:	7bfa      	ldrb	r2, [r7, #15]
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	4613      	mov	r3, r2
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4413      	add	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	440b      	add	r3, r1
 8003e30:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003e38:	7bfa      	ldrb	r2, [r7, #15]
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4413      	add	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e4e:	7bfa      	ldrb	r2, [r7, #15]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	00db      	lsls	r3, r3, #3
 8003e56:	4413      	add	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	3301      	adds	r3, #1
 8003e68:	73fb      	strb	r3, [r7, #15]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	791b      	ldrb	r3, [r3, #4]
 8003e6e:	7bfa      	ldrb	r2, [r7, #15]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d3b5      	bcc.n	8003de0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6818      	ldr	r0, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	7c1a      	ldrb	r2, [r3, #16]
 8003e7c:	f88d 2000 	strb.w	r2, [sp]
 8003e80:	3304      	adds	r3, #4
 8003e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e84:	f002 ffec 	bl	8006e60 <USB_DevInit>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2202      	movs	r2, #2
 8003e92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e00c      	b.n	8003eb4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f004 f836 	bl	8007f1e <USB_DevDisconnect>

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_PCD_Start+0x1c>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e022      	b.n	8003f1e <HAL_PCD_Start+0x62>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d009      	beq.n	8003f00 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d105      	bne.n	8003f00 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f002 ff3d 	bl	8006d84 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f003 ffe4 	bl	8007edc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003f26:	b590      	push	{r4, r7, lr}
 8003f28:	b08d      	sub	sp, #52	@ 0x34
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f34:	6a3b      	ldr	r3, [r7, #32]
 8003f36:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f004 f8a2 	bl	8008086 <USB_GetMode>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f040 848c 	bne.w	8004862 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f004 f806 	bl	8007f60 <USB_ReadInterrupts>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 8482 	beq.w	8004860 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	0a1b      	lsrs	r3, r3, #8
 8003f66:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f003 fff3 	bl	8007f60 <USB_ReadInterrupts>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d107      	bne.n	8003f94 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695a      	ldr	r2, [r3, #20]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f002 0202 	and.w	r2, r2, #2
 8003f92:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f003 ffe1 	bl	8007f60 <USB_ReadInterrupts>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f003 0310 	and.w	r3, r3, #16
 8003fa4:	2b10      	cmp	r3, #16
 8003fa6:	d161      	bne.n	800406c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699a      	ldr	r2, [r3, #24]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0210 	bic.w	r2, r2, #16
 8003fb6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	f003 020f 	and.w	r2, r3, #15
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003fde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003fe2:	d124      	bne.n	800402e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003fea:	4013      	ands	r3, r2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d035      	beq.n	800405c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	091b      	lsrs	r3, r3, #4
 8003ff8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ffa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	461a      	mov	r2, r3
 8004002:	6a38      	ldr	r0, [r7, #32]
 8004004:	f003 fe18 	bl	8007c38 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	091b      	lsrs	r3, r3, #4
 8004010:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004014:	441a      	add	r2, r3
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	695a      	ldr	r2, [r3, #20]
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004026:	441a      	add	r2, r3
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	615a      	str	r2, [r3, #20]
 800402c:	e016      	b.n	800405c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004034:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004038:	d110      	bne.n	800405c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004040:	2208      	movs	r2, #8
 8004042:	4619      	mov	r1, r3
 8004044:	6a38      	ldr	r0, [r7, #32]
 8004046:	f003 fdf7 	bl	8007c38 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	695a      	ldr	r2, [r3, #20]
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004056:	441a      	add	r2, r3
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699a      	ldr	r2, [r3, #24]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0210 	orr.w	r2, r2, #16
 800406a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4618      	mov	r0, r3
 8004072:	f003 ff75 	bl	8007f60 <USB_ReadInterrupts>
 8004076:	4603      	mov	r3, r0
 8004078:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800407c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004080:	f040 80a7 	bne.w	80041d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f003 ff7a 	bl	8007f86 <USB_ReadDevAllOutEpInterrupt>
 8004092:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004094:	e099      	b.n	80041ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 808e 	beq.w	80041be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	4611      	mov	r1, r2
 80040ac:	4618      	mov	r0, r3
 80040ae:	f003 ff9e 	bl	8007fee <USB_ReadDevOutEPInterrupt>
 80040b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00c      	beq.n	80040d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	015a      	lsls	r2, r3, #5
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	4413      	add	r3, r2
 80040c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ca:	461a      	mov	r2, r3
 80040cc:	2301      	movs	r3, #1
 80040ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80040d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fea4 	bl	8004e20 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00c      	beq.n	80040fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ee:	461a      	mov	r2, r3
 80040f0:	2308      	movs	r3, #8
 80040f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80040f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 ff7a 	bl	8004ff0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	f003 0310 	and.w	r3, r3, #16
 8004102:	2b00      	cmp	r3, #0
 8004104:	d008      	beq.n	8004118 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	015a      	lsls	r2, r3, #5
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	4413      	add	r3, r2
 800410e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004112:	461a      	mov	r2, r3
 8004114:	2310      	movs	r3, #16
 8004116:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d030      	beq.n	8004184 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412a:	2b80      	cmp	r3, #128	@ 0x80
 800412c:	d109      	bne.n	8004142 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	69fa      	ldr	r2, [r7, #28]
 8004138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800413c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004140:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	4413      	add	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	4413      	add	r3, r2
 8004154:	3304      	adds	r3, #4
 8004156:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	78db      	ldrb	r3, [r3, #3]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d108      	bne.n	8004172 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	2200      	movs	r2, #0
 8004164:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	b2db      	uxtb	r3, r3
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f006 fac3 	bl	800a6f8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	015a      	lsls	r2, r3, #5
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	4413      	add	r3, r2
 800417a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800417e:	461a      	mov	r2, r3
 8004180:	2302      	movs	r3, #2
 8004182:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b00      	cmp	r3, #0
 800418c:	d008      	beq.n	80041a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800419a:	461a      	mov	r2, r3
 800419c:	2320      	movs	r3, #32
 800419e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d009      	beq.n	80041be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041b6:	461a      	mov	r2, r3
 80041b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80041bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	3301      	adds	r3, #1
 80041c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c6:	085b      	lsrs	r3, r3, #1
 80041c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f47f af62 	bne.w	8004096 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f003 fec2 	bl	8007f60 <USB_ReadInterrupts>
 80041dc:	4603      	mov	r3, r0
 80041de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041e6:	f040 80db 	bne.w	80043a0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f003 fee3 	bl	8007fba <USB_ReadDevAllInEpInterrupt>
 80041f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80041fa:	e0cd      	b.n	8004398 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 80c2 	beq.w	800438c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	4611      	mov	r1, r2
 8004212:	4618      	mov	r0, r3
 8004214:	f003 ff09 	bl	800802a <USB_ReadDevInEPInterrupt>
 8004218:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d057      	beq.n	80042d4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	2201      	movs	r2, #1
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	43db      	mvns	r3, r3
 800423e:	69f9      	ldr	r1, [r7, #28]
 8004240:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004244:	4013      	ands	r3, r2
 8004246:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424a:	015a      	lsls	r2, r3, #5
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	4413      	add	r3, r2
 8004250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004254:	461a      	mov	r2, r3
 8004256:	2301      	movs	r3, #1
 8004258:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	799b      	ldrb	r3, [r3, #6]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d132      	bne.n	80042c8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004266:	4613      	mov	r3, r2
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	4413      	add	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	440b      	add	r3, r1
 8004270:	3320      	adds	r3, #32
 8004272:	6819      	ldr	r1, [r3, #0]
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004278:	4613      	mov	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4403      	add	r3, r0
 8004282:	331c      	adds	r3, #28
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4419      	add	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428c:	4613      	mov	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4403      	add	r3, r0
 8004296:	3320      	adds	r3, #32
 8004298:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	2b00      	cmp	r3, #0
 800429e:	d113      	bne.n	80042c8 <HAL_PCD_IRQHandler+0x3a2>
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a4:	4613      	mov	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	3324      	adds	r3, #36	@ 0x24
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d108      	bne.n	80042c8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6818      	ldr	r0, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042c0:	461a      	mov	r2, r3
 80042c2:	2101      	movs	r1, #1
 80042c4:	f003 ff10 	bl	80080e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	4619      	mov	r1, r3
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f006 f98d 	bl	800a5ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d008      	beq.n	80042f0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80042de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ea:	461a      	mov	r2, r3
 80042ec:	2308      	movs	r3, #8
 80042ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	015a      	lsls	r2, r3, #5
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	4413      	add	r3, r2
 8004302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004306:	461a      	mov	r2, r3
 8004308:	2310      	movs	r3, #16
 800430a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004312:	2b00      	cmp	r3, #0
 8004314:	d008      	beq.n	8004328 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004318:	015a      	lsls	r2, r3, #5
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	4413      	add	r3, r2
 800431e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004322:	461a      	mov	r2, r3
 8004324:	2340      	movs	r3, #64	@ 0x40
 8004326:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d023      	beq.n	800437a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004332:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004334:	6a38      	ldr	r0, [r7, #32]
 8004336:	f002 fef7 	bl	8007128 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800433a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433c:	4613      	mov	r3, r2
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4413      	add	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	3310      	adds	r3, #16
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	4413      	add	r3, r2
 800434a:	3304      	adds	r3, #4
 800434c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	78db      	ldrb	r3, [r3, #3]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d108      	bne.n	8004368 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2200      	movs	r2, #0
 800435a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800435c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435e:	b2db      	uxtb	r3, r3
 8004360:	4619      	mov	r1, r3
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f006 f9da 	bl	800a71c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	4413      	add	r3, r2
 8004370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004374:	461a      	mov	r2, r3
 8004376:	2302      	movs	r3, #2
 8004378:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004384:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fcbd 	bl	8004d06 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	3301      	adds	r3, #1
 8004390:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	085b      	lsrs	r3, r3, #1
 8004396:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439a:	2b00      	cmp	r3, #0
 800439c:	f47f af2e 	bne.w	80041fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f003 fddb 	bl	8007f60 <USB_ReadInterrupts>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043b4:	d122      	bne.n	80043fc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	69fa      	ldr	r2, [r7, #28]
 80043c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043c4:	f023 0301 	bic.w	r3, r3, #1
 80043c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d108      	bne.n	80043e6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80043dc:	2100      	movs	r1, #0
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fea4 	bl	800512c <HAL_PCDEx_LPM_Callback>
 80043e4:	e002      	b.n	80043ec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f006 f978 	bl	800a6dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695a      	ldr	r2, [r3, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80043fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4618      	mov	r0, r3
 8004402:	f003 fdad 	bl	8007f60 <USB_ReadInterrupts>
 8004406:	4603      	mov	r3, r0
 8004408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800440c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004410:	d112      	bne.n	8004438 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b01      	cmp	r3, #1
 8004420:	d102      	bne.n	8004428 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f006 f934 	bl	800a690 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695a      	ldr	r2, [r3, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004436:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f003 fd8f 	bl	8007f60 <USB_ReadInterrupts>
 8004442:	4603      	mov	r3, r0
 8004444:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800444c:	f040 80b7 	bne.w	80045be <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	69fa      	ldr	r2, [r7, #28]
 800445a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2110      	movs	r1, #16
 800446a:	4618      	mov	r0, r3
 800446c:	f002 fe5c 	bl	8007128 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004470:	2300      	movs	r3, #0
 8004472:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004474:	e046      	b.n	8004504 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004482:	461a      	mov	r2, r3
 8004484:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004488:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448c:	015a      	lsls	r2, r3, #5
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	4413      	add	r3, r2
 8004492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800449a:	0151      	lsls	r1, r2, #5
 800449c:	69fa      	ldr	r2, [r7, #28]
 800449e:	440a      	add	r2, r1
 80044a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80044a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80044a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80044aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b6:	461a      	mov	r2, r3
 80044b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80044bc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80044be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c0:	015a      	lsls	r2, r3, #5
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	4413      	add	r3, r2
 80044c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044ce:	0151      	lsls	r1, r2, #5
 80044d0:	69fa      	ldr	r2, [r7, #28]
 80044d2:	440a      	add	r2, r1
 80044d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80044dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80044de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e0:	015a      	lsls	r2, r3, #5
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	4413      	add	r3, r2
 80044e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044ee:	0151      	lsls	r1, r2, #5
 80044f0:	69fa      	ldr	r2, [r7, #28]
 80044f2:	440a      	add	r2, r1
 80044f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80044fc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004500:	3301      	adds	r3, #1
 8004502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	791b      	ldrb	r3, [r3, #4]
 8004508:	461a      	mov	r2, r3
 800450a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800450c:	4293      	cmp	r3, r2
 800450e:	d3b2      	bcc.n	8004476 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	69fa      	ldr	r2, [r7, #28]
 800451a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800451e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004522:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	7bdb      	ldrb	r3, [r3, #15]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d016      	beq.n	800455a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004532:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800453c:	f043 030b 	orr.w	r3, r3, #11
 8004540:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800454a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454c:	69fa      	ldr	r2, [r7, #28]
 800454e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004552:	f043 030b 	orr.w	r3, r3, #11
 8004556:	6453      	str	r3, [r2, #68]	@ 0x44
 8004558:	e015      	b.n	8004586 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004568:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800456c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004570:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	69fa      	ldr	r2, [r7, #28]
 800457c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004580:	f043 030b 	orr.w	r3, r3, #11
 8004584:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69fa      	ldr	r2, [r7, #28]
 8004590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004594:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004598:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80045a8:	461a      	mov	r2, r3
 80045aa:	f003 fd9d 	bl	80080e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695a      	ldr	r2, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80045bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f003 fccc 	bl	8007f60 <USB_ReadInterrupts>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045d2:	d123      	bne.n	800461c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f003 fd62 	bl	80080a2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f002 fe19 	bl	800721a <USB_GetDevSpeed>
 80045e8:	4603      	mov	r3, r0
 80045ea:	461a      	mov	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681c      	ldr	r4, [r3, #0]
 80045f4:	f001 fa0a 	bl	8005a0c <HAL_RCC_GetHCLKFreq>
 80045f8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045fe:	461a      	mov	r2, r3
 8004600:	4620      	mov	r0, r4
 8004602:	f002 fb1d 	bl	8006c40 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f006 f819 	bl	800a63e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695a      	ldr	r2, [r3, #20]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800461a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f003 fc9d 	bl	8007f60 <USB_ReadInterrupts>
 8004626:	4603      	mov	r3, r0
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b08      	cmp	r3, #8
 800462e:	d10a      	bne.n	8004646 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f005 fff6 	bl	800a622 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f002 0208 	and.w	r2, r2, #8
 8004644:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f003 fc88 	bl	8007f60 <USB_ReadInterrupts>
 8004650:	4603      	mov	r3, r0
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d123      	bne.n	80046a2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004666:	2301      	movs	r3, #1
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
 800466a:	e014      	b.n	8004696 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800466c:	6879      	ldr	r1, [r7, #4]
 800466e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d105      	bne.n	8004690 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	b2db      	uxtb	r3, r3
 8004688:	4619      	mov	r1, r3
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 fb0a 	bl	8004ca4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	3301      	adds	r3, #1
 8004694:	627b      	str	r3, [r7, #36]	@ 0x24
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	791b      	ldrb	r3, [r3, #4]
 800469a:	461a      	mov	r2, r3
 800469c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469e:	4293      	cmp	r3, r2
 80046a0:	d3e4      	bcc.n	800466c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f003 fc5a 	bl	8007f60 <USB_ReadInterrupts>
 80046ac:	4603      	mov	r3, r0
 80046ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046b6:	d13c      	bne.n	8004732 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046b8:	2301      	movs	r3, #1
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80046bc:	e02b      	b.n	8004716 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	015a      	lsls	r2, r3, #5
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d2:	4613      	mov	r3, r2
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	4413      	add	r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	3318      	adds	r3, #24
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d115      	bne.n	8004710 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80046e4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	da12      	bge.n	8004710 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ee:	4613      	mov	r3, r2
 80046f0:	00db      	lsls	r3, r3, #3
 80046f2:	4413      	add	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	3317      	adds	r3, #23
 80046fa:	2201      	movs	r2, #1
 80046fc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	b2db      	uxtb	r3, r3
 8004702:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004706:	b2db      	uxtb	r3, r3
 8004708:	4619      	mov	r1, r3
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 faca 	bl	8004ca4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	3301      	adds	r3, #1
 8004714:	627b      	str	r3, [r7, #36]	@ 0x24
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	791b      	ldrb	r3, [r3, #4]
 800471a:	461a      	mov	r2, r3
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	4293      	cmp	r3, r2
 8004720:	d3cd      	bcc.n	80046be <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695a      	ldr	r2, [r3, #20]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004730:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f003 fc12 	bl	8007f60 <USB_ReadInterrupts>
 800473c:	4603      	mov	r3, r0
 800473e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004742:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004746:	d156      	bne.n	80047f6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004748:	2301      	movs	r3, #1
 800474a:	627b      	str	r3, [r7, #36]	@ 0x24
 800474c:	e045      	b.n	80047da <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	015a      	lsls	r2, r3, #5
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	4413      	add	r3, r2
 8004756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004762:	4613      	mov	r3, r2
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	4413      	add	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	440b      	add	r3, r1
 800476c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d12e      	bne.n	80047d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004776:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004778:	2b00      	cmp	r3, #0
 800477a:	da2b      	bge.n	80047d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004788:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800478c:	429a      	cmp	r2, r3
 800478e:	d121      	bne.n	80047d4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004794:	4613      	mov	r3, r2
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	4413      	add	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10a      	bne.n	80047d4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	69fa      	ldr	r2, [r7, #28]
 80047c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047d0:	6053      	str	r3, [r2, #4]
            break;
 80047d2:	e008      	b.n	80047e6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d6:	3301      	adds	r3, #1
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	791b      	ldrb	r3, [r3, #4]
 80047de:	461a      	mov	r2, r3
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d3b3      	bcc.n	800474e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80047f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f003 fbb0 	bl	8007f60 <USB_ReadInterrupts>
 8004800:	4603      	mov	r3, r0
 8004802:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800480a:	d10a      	bne.n	8004822 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f005 ff97 	bl	800a740 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695a      	ldr	r2, [r3, #20]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004820:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f003 fb9a 	bl	8007f60 <USB_ReadInterrupts>
 800482c:	4603      	mov	r3, r0
 800482e:	f003 0304 	and.w	r3, r3, #4
 8004832:	2b04      	cmp	r3, #4
 8004834:	d115      	bne.n	8004862 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d002      	beq.n	800484e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f005 ff87 	bl	800a75c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6859      	ldr	r1, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
 800485e:	e000      	b.n	8004862 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004860:	bf00      	nop
    }
  }
}
 8004862:	3734      	adds	r7, #52	@ 0x34
 8004864:	46bd      	mov	sp, r7
 8004866:	bd90      	pop	{r4, r7, pc}

08004868 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800487a:	2b01      	cmp	r3, #1
 800487c:	d101      	bne.n	8004882 <HAL_PCD_SetAddress+0x1a>
 800487e:	2302      	movs	r3, #2
 8004880:	e012      	b.n	80048a8 <HAL_PCD_SetAddress+0x40>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	78fa      	ldrb	r2, [r7, #3]
 800488e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	78fa      	ldrb	r2, [r7, #3]
 8004896:	4611      	mov	r1, r2
 8004898:	4618      	mov	r0, r3
 800489a:	f003 faf9 	bl	8007e90 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3708      	adds	r7, #8
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	4608      	mov	r0, r1
 80048ba:	4611      	mov	r1, r2
 80048bc:	461a      	mov	r2, r3
 80048be:	4603      	mov	r3, r0
 80048c0:	70fb      	strb	r3, [r7, #3]
 80048c2:	460b      	mov	r3, r1
 80048c4:	803b      	strh	r3, [r7, #0]
 80048c6:	4613      	mov	r3, r2
 80048c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	da0f      	bge.n	80048f6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048d6:	78fb      	ldrb	r3, [r7, #3]
 80048d8:	f003 020f 	and.w	r2, r3, #15
 80048dc:	4613      	mov	r3, r2
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	3310      	adds	r3, #16
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	4413      	add	r3, r2
 80048ea:	3304      	adds	r3, #4
 80048ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	705a      	strb	r2, [r3, #1]
 80048f4:	e00f      	b.n	8004916 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048f6:	78fb      	ldrb	r3, [r7, #3]
 80048f8:	f003 020f 	and.w	r2, r3, #15
 80048fc:	4613      	mov	r3, r2
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	4413      	add	r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	4413      	add	r3, r2
 800490c:	3304      	adds	r3, #4
 800490e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004916:	78fb      	ldrb	r3, [r7, #3]
 8004918:	f003 030f 	and.w	r3, r3, #15
 800491c:	b2da      	uxtb	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004922:	883b      	ldrh	r3, [r7, #0]
 8004924:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	78ba      	ldrb	r2, [r7, #2]
 8004930:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	785b      	ldrb	r3, [r3, #1]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d004      	beq.n	8004944 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004944:	78bb      	ldrb	r3, [r7, #2]
 8004946:	2b02      	cmp	r3, #2
 8004948:	d102      	bne.n	8004950 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_PCD_EP_Open+0xae>
 800495a:	2302      	movs	r3, #2
 800495c:	e00e      	b.n	800497c <HAL_PCD_EP_Open+0xcc>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68f9      	ldr	r1, [r7, #12]
 800496c:	4618      	mov	r0, r3
 800496e:	f002 fc79 	bl	8007264 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800497a:	7afb      	ldrb	r3, [r7, #11]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	460b      	mov	r3, r1
 800498e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004990:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004994:	2b00      	cmp	r3, #0
 8004996:	da0f      	bge.n	80049b8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	4613      	mov	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	3310      	adds	r3, #16
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	4413      	add	r3, r2
 80049ac:	3304      	adds	r3, #4
 80049ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2201      	movs	r2, #1
 80049b4:	705a      	strb	r2, [r3, #1]
 80049b6:	e00f      	b.n	80049d8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049b8:	78fb      	ldrb	r3, [r7, #3]
 80049ba:	f003 020f 	and.w	r2, r3, #15
 80049be:	4613      	mov	r3, r2
 80049c0:	00db      	lsls	r3, r3, #3
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	4413      	add	r3, r2
 80049ce:	3304      	adds	r3, #4
 80049d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80049d8:	78fb      	ldrb	r3, [r7, #3]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d101      	bne.n	80049f2 <HAL_PCD_EP_Close+0x6e>
 80049ee:	2302      	movs	r3, #2
 80049f0:	e00e      	b.n	8004a10 <HAL_PCD_EP_Close+0x8c>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68f9      	ldr	r1, [r7, #12]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f002 fcb7 	bl	8007374 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	607a      	str	r2, [r7, #4]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	460b      	mov	r3, r1
 8004a26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a28:	7afb      	ldrb	r3, [r7, #11]
 8004a2a:	f003 020f 	and.w	r2, r3, #15
 8004a2e:	4613      	mov	r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	3304      	adds	r3, #4
 8004a40:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2200      	movs	r2, #0
 8004a52:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	2200      	movs	r2, #0
 8004a58:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a5a:	7afb      	ldrb	r3, [r7, #11]
 8004a5c:	f003 030f 	and.w	r3, r3, #15
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	799b      	ldrb	r3, [r3, #6]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d102      	bne.n	8004a74 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6818      	ldr	r0, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	799b      	ldrb	r3, [r3, #6]
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	6979      	ldr	r1, [r7, #20]
 8004a80:	f002 fd54 	bl	800752c <USB_EPStartXfer>

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	460b      	mov	r3, r1
 8004a98:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	f003 020f 	and.w	r2, r3, #15
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	440b      	add	r3, r1
 8004aac:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004ab0:	681b      	ldr	r3, [r3, #0]
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b086      	sub	sp, #24
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	460b      	mov	r3, r1
 8004acc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ace:	7afb      	ldrb	r3, [r7, #11]
 8004ad0:	f003 020f 	and.w	r2, r3, #15
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	4413      	add	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	3310      	adds	r3, #16
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2200      	movs	r2, #0
 8004af6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2201      	movs	r2, #1
 8004afc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004afe:	7afb      	ldrb	r3, [r7, #11]
 8004b00:	f003 030f 	and.w	r3, r3, #15
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	799b      	ldrb	r3, [r3, #6]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d102      	bne.n	8004b18 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6818      	ldr	r0, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	799b      	ldrb	r3, [r3, #6]
 8004b20:	461a      	mov	r2, r3
 8004b22:	6979      	ldr	r1, [r7, #20]
 8004b24:	f002 fd02 	bl	800752c <USB_EPStartXfer>

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b084      	sub	sp, #16
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b3e:	78fb      	ldrb	r3, [r7, #3]
 8004b40:	f003 030f 	and.w	r3, r3, #15
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	7912      	ldrb	r2, [r2, #4]
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d901      	bls.n	8004b50 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e04f      	b.n	8004bf0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	da0f      	bge.n	8004b78 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	f003 020f 	and.w	r2, r3, #15
 8004b5e:	4613      	mov	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	4413      	add	r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	3310      	adds	r3, #16
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2201      	movs	r2, #1
 8004b74:	705a      	strb	r2, [r3, #1]
 8004b76:	e00d      	b.n	8004b94 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b78:	78fa      	ldrb	r2, [r7, #3]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	4413      	add	r3, r2
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b9a:	78fb      	ldrb	r3, [r7, #3]
 8004b9c:	f003 030f 	and.w	r3, r3, #15
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d101      	bne.n	8004bb4 <HAL_PCD_EP_SetStall+0x82>
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e01d      	b.n	8004bf0 <HAL_PCD_EP_SetStall+0xbe>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68f9      	ldr	r1, [r7, #12]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f003 f890 	bl	8007ce8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004bc8:	78fb      	ldrb	r3, [r7, #3]
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d109      	bne.n	8004be6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6818      	ldr	r0, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	7999      	ldrb	r1, [r3, #6]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004be0:	461a      	mov	r2, r3
 8004be2:	f003 fa81 	bl	80080e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	460b      	mov	r3, r1
 8004c02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	7912      	ldrb	r2, [r2, #4]
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d901      	bls.n	8004c16 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e042      	b.n	8004c9c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	da0f      	bge.n	8004c3e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	f003 020f 	and.w	r2, r3, #15
 8004c24:	4613      	mov	r3, r2
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	4413      	add	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	3310      	adds	r3, #16
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	4413      	add	r3, r2
 8004c32:	3304      	adds	r3, #4
 8004c34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	705a      	strb	r2, [r3, #1]
 8004c3c:	e00f      	b.n	8004c5e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c3e:	78fb      	ldrb	r3, [r7, #3]
 8004c40:	f003 020f 	and.w	r2, r3, #15
 8004c44:	4613      	mov	r3, r2
 8004c46:	00db      	lsls	r3, r3, #3
 8004c48:	4413      	add	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	4413      	add	r3, r2
 8004c54:	3304      	adds	r3, #4
 8004c56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c64:	78fb      	ldrb	r3, [r7, #3]
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	b2da      	uxtb	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_PCD_EP_ClrStall+0x86>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e00e      	b.n	8004c9c <HAL_PCD_EP_ClrStall+0xa4>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68f9      	ldr	r1, [r7, #12]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f003 f899 	bl	8007dc4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	460b      	mov	r3, r1
 8004cae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004cb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	da0c      	bge.n	8004cd2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	3310      	adds	r3, #16
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	4413      	add	r3, r2
 8004ccc:	3304      	adds	r3, #4
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	e00c      	b.n	8004cec <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cd2:	78fb      	ldrb	r3, [r7, #3]
 8004cd4:	f003 020f 	and.w	r2, r3, #15
 8004cd8:	4613      	mov	r3, r2
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	4413      	add	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	3304      	adds	r3, #4
 8004cea:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68f9      	ldr	r1, [r7, #12]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f002 feb8 	bl	8007a68 <USB_EPStopXfer>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004cfc:	7afb      	ldrb	r3, [r7, #11]
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d06:	b580      	push	{r7, lr}
 8004d08:	b08a      	sub	sp, #40	@ 0x28
 8004d0a:	af02      	add	r7, sp, #8
 8004d0c:	6078      	str	r0, [r7, #4]
 8004d0e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	3310      	adds	r3, #16
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	4413      	add	r3, r2
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d901      	bls.n	8004d3e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e06b      	b.n	8004e16 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	691a      	ldr	r2, [r3, #16]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	69fa      	ldr	r2, [r7, #28]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d902      	bls.n	8004d5a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	3303      	adds	r3, #3
 8004d5e:	089b      	lsrs	r3, r3, #2
 8004d60:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d62:	e02a      	b.n	8004dba <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d902      	bls.n	8004d80 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	3303      	adds	r3, #3
 8004d84:	089b      	lsrs	r3, r3, #2
 8004d86:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	68d9      	ldr	r1, [r3, #12]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	6978      	ldr	r0, [r7, #20]
 8004d9e:	f002 ff0d 	bl	8007bbc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	441a      	add	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	695a      	ldr	r2, [r3, #20]
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	441a      	add	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	015a      	lsls	r2, r3, #5
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d809      	bhi.n	8004de4 <PCD_WriteEmptyTxFifo+0xde>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	695a      	ldr	r2, [r3, #20]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d203      	bcs.n	8004de4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1bf      	bne.n	8004d64 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	691a      	ldr	r2, [r3, #16]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d811      	bhi.n	8004e14 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	2201      	movs	r2, #1
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	43db      	mvns	r3, r3
 8004e0a:	6939      	ldr	r1, [r7, #16]
 8004e0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e10:	4013      	ands	r3, r2
 8004e12:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3720      	adds	r7, #32
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b088      	sub	sp, #32
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	333c      	adds	r3, #60	@ 0x3c
 8004e38:	3304      	adds	r3, #4
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	799b      	ldrb	r3, [r3, #6]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d17b      	bne.n	8004f4e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d015      	beq.n	8004e8c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	4a61      	ldr	r2, [pc, #388]	@ (8004fe8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	f240 80b9 	bls.w	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 80b3 	beq.w	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	015a      	lsls	r2, r3, #5
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e82:	461a      	mov	r2, r3
 8004e84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e88:	6093      	str	r3, [r2, #8]
 8004e8a:	e0a7      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d009      	beq.n	8004eaa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	2320      	movs	r3, #32
 8004ea6:	6093      	str	r3, [r2, #8]
 8004ea8:	e098      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f040 8093 	bne.w	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	4a4b      	ldr	r2, [pc, #300]	@ (8004fe8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d90f      	bls.n	8004ede <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00a      	beq.n	8004ede <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eda:	6093      	str	r3, [r2, #8]
 8004edc:	e07e      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	4413      	add	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	4413      	add	r3, r2
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1a      	ldr	r2, [r3, #32]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	0159      	lsls	r1, r3, #5
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	440b      	add	r3, r1
 8004f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f0a:	1ad2      	subs	r2, r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d114      	bne.n	8004f40 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d109      	bne.n	8004f32 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f28:	461a      	mov	r2, r3
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	f003 f8dc 	bl	80080e8 <USB_EP0_OutStart>
 8004f30:	e006      	b.n	8004f40 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	441a      	add	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	4619      	mov	r1, r3
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f005 fb36 	bl	800a5b8 <HAL_PCD_DataOutStageCallback>
 8004f4c:	e046      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	4a26      	ldr	r2, [pc, #152]	@ (8004fec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d124      	bne.n	8004fa0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f72:	6093      	str	r3, [r2, #8]
 8004f74:	e032      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d008      	beq.n	8004f92 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	2320      	movs	r3, #32
 8004f90:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	4619      	mov	r1, r3
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f005 fb0d 	bl	800a5b8 <HAL_PCD_DataOutStageCallback>
 8004f9e:	e01d      	b.n	8004fdc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d114      	bne.n	8004fd0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	4613      	mov	r3, r2
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	4413      	add	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d108      	bne.n	8004fd0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fc8:	461a      	mov	r2, r3
 8004fca:	2100      	movs	r1, #0
 8004fcc:	f003 f88c 	bl	80080e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f005 faee 	bl	800a5b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3720      	adds	r7, #32
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	4f54300a 	.word	0x4f54300a
 8004fec:	4f54310a 	.word	0x4f54310a

08004ff0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	333c      	adds	r3, #60	@ 0x3c
 8005008:	3304      	adds	r3, #4
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	015a      	lsls	r2, r3, #5
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	4413      	add	r3, r2
 8005016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4a15      	ldr	r2, [pc, #84]	@ (8005078 <PCD_EP_OutSetupPacket_int+0x88>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d90e      	bls.n	8005044 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800502c:	2b00      	cmp	r3, #0
 800502e:	d009      	beq.n	8005044 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	015a      	lsls	r2, r3, #5
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	4413      	add	r3, r2
 8005038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800503c:	461a      	mov	r2, r3
 800503e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005042:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f005 faa5 	bl	800a594 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4a0a      	ldr	r2, [pc, #40]	@ (8005078 <PCD_EP_OutSetupPacket_int+0x88>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d90c      	bls.n	800506c <PCD_EP_OutSetupPacket_int+0x7c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	799b      	ldrb	r3, [r3, #6]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d108      	bne.n	800506c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005064:	461a      	mov	r2, r3
 8005066:	2101      	movs	r1, #1
 8005068:	f003 f83e 	bl	80080e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3718      	adds	r7, #24
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	4f54300a 	.word	0x4f54300a

0800507c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	460b      	mov	r3, r1
 8005086:	70fb      	strb	r3, [r7, #3]
 8005088:	4613      	mov	r3, r2
 800508a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d107      	bne.n	80050aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800509a:	883b      	ldrh	r3, [r7, #0]
 800509c:	0419      	lsls	r1, r3, #16
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80050a8:	e028      	b.n	80050fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b0:	0c1b      	lsrs	r3, r3, #16
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	4413      	add	r3, r2
 80050b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050b8:	2300      	movs	r3, #0
 80050ba:	73fb      	strb	r3, [r7, #15]
 80050bc:	e00d      	b.n	80050da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	3340      	adds	r3, #64	@ 0x40
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	0c1b      	lsrs	r3, r3, #16
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
 80050d6:	3301      	adds	r3, #1
 80050d8:	73fb      	strb	r3, [r7, #15]
 80050da:	7bfa      	ldrb	r2, [r7, #15]
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	3b01      	subs	r3, #1
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d3ec      	bcc.n	80050be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80050e4:	883b      	ldrh	r3, [r7, #0]
 80050e6:	0418      	lsls	r0, r3, #16
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6819      	ldr	r1, [r3, #0]
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	3b01      	subs	r3, #1
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	4302      	orrs	r2, r0
 80050f4:	3340      	adds	r3, #64	@ 0x40
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	440b      	add	r3, r1
 80050fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	460b      	mov	r3, r1
 8005114:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	460b      	mov	r3, r1
 8005136:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e267      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d075      	beq.n	800524e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005162:	4b88      	ldr	r3, [pc, #544]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 030c 	and.w	r3, r3, #12
 800516a:	2b04      	cmp	r3, #4
 800516c:	d00c      	beq.n	8005188 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800516e:	4b85      	ldr	r3, [pc, #532]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005176:	2b08      	cmp	r3, #8
 8005178:	d112      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800517a:	4b82      	ldr	r3, [pc, #520]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005182:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005186:	d10b      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005188:	4b7e      	ldr	r3, [pc, #504]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d05b      	beq.n	800524c <HAL_RCC_OscConfig+0x108>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d157      	bne.n	800524c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e242      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051a8:	d106      	bne.n	80051b8 <HAL_RCC_OscConfig+0x74>
 80051aa:	4b76      	ldr	r3, [pc, #472]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a75      	ldr	r2, [pc, #468]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	e01d      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051c0:	d10c      	bne.n	80051dc <HAL_RCC_OscConfig+0x98>
 80051c2:	4b70      	ldr	r3, [pc, #448]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a6f      	ldr	r2, [pc, #444]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a6c      	ldr	r2, [pc, #432]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051d8:	6013      	str	r3, [r2, #0]
 80051da:	e00b      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051dc:	4b69      	ldr	r3, [pc, #420]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a68      	ldr	r2, [pc, #416]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	4b66      	ldr	r3, [pc, #408]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a65      	ldr	r2, [pc, #404]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80051ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d013      	beq.n	8005224 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fd fbe0 	bl	80029c0 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005204:	f7fd fbdc 	bl	80029c0 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b64      	cmp	r3, #100	@ 0x64
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e207      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005216:	4b5b      	ldr	r3, [pc, #364]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0f0      	beq.n	8005204 <HAL_RCC_OscConfig+0xc0>
 8005222:	e014      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005224:	f7fd fbcc 	bl	80029c0 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800522c:	f7fd fbc8 	bl	80029c0 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	@ 0x64
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e1f3      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800523e:	4b51      	ldr	r3, [pc, #324]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0xe8>
 800524a:	e000      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800524c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d063      	beq.n	8005322 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800525a:	4b4a      	ldr	r3, [pc, #296]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 030c 	and.w	r3, r3, #12
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005266:	4b47      	ldr	r3, [pc, #284]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800526e:	2b08      	cmp	r3, #8
 8005270:	d11c      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005272:	4b44      	ldr	r3, [pc, #272]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d116      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800527e:	4b41      	ldr	r3, [pc, #260]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e1c7      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005296:	4b3b      	ldr	r3, [pc, #236]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4937      	ldr	r1, [pc, #220]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052aa:	e03a      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052b4:	4b34      	ldr	r3, [pc, #208]	@ (8005388 <HAL_RCC_OscConfig+0x244>)
 80052b6:	2201      	movs	r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ba:	f7fd fb81 	bl	80029c0 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052c2:	f7fd fb7d 	bl	80029c0 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e1a8      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d4:	4b2b      	ldr	r3, [pc, #172]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e0:	4b28      	ldr	r3, [pc, #160]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4925      	ldr	r1, [pc, #148]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	600b      	str	r3, [r1, #0]
 80052f4:	e015      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052f6:	4b24      	ldr	r3, [pc, #144]	@ (8005388 <HAL_RCC_OscConfig+0x244>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fc:	f7fd fb60 	bl	80029c0 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	e008      	b.n	8005316 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005304:	f7fd fb5c 	bl	80029c0 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e187      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005316:	4b1b      	ldr	r3, [pc, #108]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d036      	beq.n	800539c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d016      	beq.n	8005364 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005336:	4b15      	ldr	r3, [pc, #84]	@ (800538c <HAL_RCC_OscConfig+0x248>)
 8005338:	2201      	movs	r2, #1
 800533a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533c:	f7fd fb40 	bl	80029c0 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005344:	f7fd fb3c 	bl	80029c0 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e167      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005356:	4b0b      	ldr	r3, [pc, #44]	@ (8005384 <HAL_RCC_OscConfig+0x240>)
 8005358:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0f0      	beq.n	8005344 <HAL_RCC_OscConfig+0x200>
 8005362:	e01b      	b.n	800539c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005364:	4b09      	ldr	r3, [pc, #36]	@ (800538c <HAL_RCC_OscConfig+0x248>)
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800536a:	f7fd fb29 	bl	80029c0 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005370:	e00e      	b.n	8005390 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005372:	f7fd fb25 	bl	80029c0 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d907      	bls.n	8005390 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e150      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
 8005384:	40023800 	.word	0x40023800
 8005388:	42470000 	.word	0x42470000
 800538c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005390:	4b88      	ldr	r3, [pc, #544]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005392:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1ea      	bne.n	8005372 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 8097 	beq.w	80054d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053ae:	4b81      	ldr	r3, [pc, #516]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10f      	bne.n	80053da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ba:	2300      	movs	r3, #0
 80053bc:	60bb      	str	r3, [r7, #8]
 80053be:	4b7d      	ldr	r3, [pc, #500]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c2:	4a7c      	ldr	r2, [pc, #496]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80053c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80053ca:	4b7a      	ldr	r3, [pc, #488]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80053cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053d2:	60bb      	str	r3, [r7, #8]
 80053d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053d6:	2301      	movs	r3, #1
 80053d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053da:	4b77      	ldr	r3, [pc, #476]	@ (80055b8 <HAL_RCC_OscConfig+0x474>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d118      	bne.n	8005418 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053e6:	4b74      	ldr	r3, [pc, #464]	@ (80055b8 <HAL_RCC_OscConfig+0x474>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a73      	ldr	r2, [pc, #460]	@ (80055b8 <HAL_RCC_OscConfig+0x474>)
 80053ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053f2:	f7fd fae5 	bl	80029c0 <HAL_GetTick>
 80053f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f8:	e008      	b.n	800540c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053fa:	f7fd fae1 	bl	80029c0 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b02      	cmp	r3, #2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e10c      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800540c:	4b6a      	ldr	r3, [pc, #424]	@ (80055b8 <HAL_RCC_OscConfig+0x474>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0f0      	beq.n	80053fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d106      	bne.n	800542e <HAL_RCC_OscConfig+0x2ea>
 8005420:	4b64      	ldr	r3, [pc, #400]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005424:	4a63      	ldr	r2, [pc, #396]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005426:	f043 0301 	orr.w	r3, r3, #1
 800542a:	6713      	str	r3, [r2, #112]	@ 0x70
 800542c:	e01c      	b.n	8005468 <HAL_RCC_OscConfig+0x324>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	2b05      	cmp	r3, #5
 8005434:	d10c      	bne.n	8005450 <HAL_RCC_OscConfig+0x30c>
 8005436:	4b5f      	ldr	r3, [pc, #380]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543a:	4a5e      	ldr	r2, [pc, #376]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 800543c:	f043 0304 	orr.w	r3, r3, #4
 8005440:	6713      	str	r3, [r2, #112]	@ 0x70
 8005442:	4b5c      	ldr	r3, [pc, #368]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005446:	4a5b      	ldr	r2, [pc, #364]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005448:	f043 0301 	orr.w	r3, r3, #1
 800544c:	6713      	str	r3, [r2, #112]	@ 0x70
 800544e:	e00b      	b.n	8005468 <HAL_RCC_OscConfig+0x324>
 8005450:	4b58      	ldr	r3, [pc, #352]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005454:	4a57      	ldr	r2, [pc, #348]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005456:	f023 0301 	bic.w	r3, r3, #1
 800545a:	6713      	str	r3, [r2, #112]	@ 0x70
 800545c:	4b55      	ldr	r3, [pc, #340]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 800545e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005460:	4a54      	ldr	r2, [pc, #336]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005462:	f023 0304 	bic.w	r3, r3, #4
 8005466:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d015      	beq.n	800549c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005470:	f7fd faa6 	bl	80029c0 <HAL_GetTick>
 8005474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005476:	e00a      	b.n	800548e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005478:	f7fd faa2 	bl	80029c0 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005486:	4293      	cmp	r3, r2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e0cb      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800548e:	4b49      	ldr	r3, [pc, #292]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0ee      	beq.n	8005478 <HAL_RCC_OscConfig+0x334>
 800549a:	e014      	b.n	80054c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800549c:	f7fd fa90 	bl	80029c0 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a2:	e00a      	b.n	80054ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a4:	f7fd fa8c 	bl	80029c0 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e0b5      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054ba:	4b3e      	ldr	r3, [pc, #248]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80054bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1ee      	bne.n	80054a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054c6:	7dfb      	ldrb	r3, [r7, #23]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d105      	bne.n	80054d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054cc:	4b39      	ldr	r3, [pc, #228]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80054ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d0:	4a38      	ldr	r2, [pc, #224]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80054d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 80a1 	beq.w	8005624 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054e2:	4b34      	ldr	r3, [pc, #208]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b08      	cmp	r3, #8
 80054ec:	d05c      	beq.n	80055a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d141      	bne.n	800557a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054f6:	4b31      	ldr	r3, [pc, #196]	@ (80055bc <HAL_RCC_OscConfig+0x478>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054fc:	f7fd fa60 	bl	80029c0 <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005502:	e008      	b.n	8005516 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005504:	f7fd fa5c 	bl	80029c0 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	2b02      	cmp	r3, #2
 8005510:	d901      	bls.n	8005516 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e087      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005516:	4b27      	ldr	r3, [pc, #156]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1f0      	bne.n	8005504 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	69da      	ldr	r2, [r3, #28]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	019b      	lsls	r3, r3, #6
 8005532:	431a      	orrs	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005538:	085b      	lsrs	r3, r3, #1
 800553a:	3b01      	subs	r3, #1
 800553c:	041b      	lsls	r3, r3, #16
 800553e:	431a      	orrs	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005544:	061b      	lsls	r3, r3, #24
 8005546:	491b      	ldr	r1, [pc, #108]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 8005548:	4313      	orrs	r3, r2
 800554a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800554c:	4b1b      	ldr	r3, [pc, #108]	@ (80055bc <HAL_RCC_OscConfig+0x478>)
 800554e:	2201      	movs	r2, #1
 8005550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005552:	f7fd fa35 	bl	80029c0 <HAL_GetTick>
 8005556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005558:	e008      	b.n	800556c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800555a:	f7fd fa31 	bl	80029c0 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d901      	bls.n	800556c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e05c      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800556c:	4b11      	ldr	r3, [pc, #68]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0f0      	beq.n	800555a <HAL_RCC_OscConfig+0x416>
 8005578:	e054      	b.n	8005624 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800557a:	4b10      	ldr	r3, [pc, #64]	@ (80055bc <HAL_RCC_OscConfig+0x478>)
 800557c:	2200      	movs	r2, #0
 800557e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005580:	f7fd fa1e 	bl	80029c0 <HAL_GetTick>
 8005584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005586:	e008      	b.n	800559a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005588:	f7fd fa1a 	bl	80029c0 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e045      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800559a:	4b06      	ldr	r3, [pc, #24]	@ (80055b4 <HAL_RCC_OscConfig+0x470>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f0      	bne.n	8005588 <HAL_RCC_OscConfig+0x444>
 80055a6:	e03d      	b.n	8005624 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	699b      	ldr	r3, [r3, #24]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d107      	bne.n	80055c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e038      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
 80055b4:	40023800 	.word	0x40023800
 80055b8:	40007000 	.word	0x40007000
 80055bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005630 <HAL_RCC_OscConfig+0x4ec>)
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d028      	beq.n	8005620 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055d8:	429a      	cmp	r2, r3
 80055da:	d121      	bne.n	8005620 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d11a      	bne.n	8005620 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80055f0:	4013      	ands	r3, r2
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d111      	bne.n	8005620 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	085b      	lsrs	r3, r3, #1
 8005608:	3b01      	subs	r3, #1
 800560a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800560c:	429a      	cmp	r2, r3
 800560e:	d107      	bne.n	8005620 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800561c:	429a      	cmp	r2, r3
 800561e:	d001      	beq.n	8005624 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e000      	b.n	8005626 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	40023800 	.word	0x40023800

08005634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0cc      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005648:	4b68      	ldr	r3, [pc, #416]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	429a      	cmp	r2, r3
 8005654:	d90c      	bls.n	8005670 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005656:	4b65      	ldr	r3, [pc, #404]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800565e:	4b63      	ldr	r3, [pc, #396]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d001      	beq.n	8005670 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e0b8      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d020      	beq.n	80056be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005688:	4b59      	ldr	r3, [pc, #356]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	4a58      	ldr	r2, [pc, #352]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005692:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0308 	and.w	r3, r3, #8
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056a0:	4b53      	ldr	r3, [pc, #332]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	4a52      	ldr	r2, [pc, #328]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80056aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056ac:	4b50      	ldr	r3, [pc, #320]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	494d      	ldr	r1, [pc, #308]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d044      	beq.n	8005754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d107      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056d2:	4b47      	ldr	r3, [pc, #284]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d119      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e07f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d003      	beq.n	80056f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056ee:	2b03      	cmp	r3, #3
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f2:	4b3f      	ldr	r3, [pc, #252]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d109      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e06f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005702:	4b3b      	ldr	r3, [pc, #236]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e067      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005712:	4b37      	ldr	r3, [pc, #220]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f023 0203 	bic.w	r2, r3, #3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	4934      	ldr	r1, [pc, #208]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	4313      	orrs	r3, r2
 8005722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005724:	f7fd f94c 	bl	80029c0 <HAL_GetTick>
 8005728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572a:	e00a      	b.n	8005742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800572c:	f7fd f948 	bl	80029c0 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e04f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005742:	4b2b      	ldr	r3, [pc, #172]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 020c 	and.w	r2, r3, #12
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	429a      	cmp	r2, r3
 8005752:	d1eb      	bne.n	800572c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005754:	4b25      	ldr	r3, [pc, #148]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d20c      	bcs.n	800577c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b22      	ldr	r3, [pc, #136]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b20      	ldr	r3, [pc, #128]	@ (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e032      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0304 	and.w	r3, r3, #4
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005788:	4b19      	ldr	r3, [pc, #100]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4916      	ldr	r1, [pc, #88]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005796:	4313      	orrs	r3, r2
 8005798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0308 	and.w	r3, r3, #8
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d009      	beq.n	80057ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057a6:	4b12      	ldr	r3, [pc, #72]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	490e      	ldr	r1, [pc, #56]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057ba:	f000 f821 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 80057be:	4602      	mov	r2, r0
 80057c0:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	091b      	lsrs	r3, r3, #4
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	490a      	ldr	r1, [pc, #40]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 80057cc:	5ccb      	ldrb	r3, [r1, r3]
 80057ce:	fa22 f303 	lsr.w	r3, r2, r3
 80057d2:	4a09      	ldr	r2, [pc, #36]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80057d6:	4b09      	ldr	r3, [pc, #36]	@ (80057fc <HAL_RCC_ClockConfig+0x1c8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4618      	mov	r0, r3
 80057dc:	f7fd f8ac 	bl	8002938 <HAL_InitTick>

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40023c00 	.word	0x40023c00
 80057f0:	40023800 	.word	0x40023800
 80057f4:	0800e1b4 	.word	0x0800e1b4
 80057f8:	20000014 	.word	0x20000014
 80057fc:	20000028 	.word	0x20000028

08005800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005804:	b094      	sub	sp, #80	@ 0x50
 8005806:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005814:	2300      	movs	r3, #0
 8005816:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005818:	4b79      	ldr	r3, [pc, #484]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f003 030c 	and.w	r3, r3, #12
 8005820:	2b08      	cmp	r3, #8
 8005822:	d00d      	beq.n	8005840 <HAL_RCC_GetSysClockFreq+0x40>
 8005824:	2b08      	cmp	r3, #8
 8005826:	f200 80e1 	bhi.w	80059ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <HAL_RCC_GetSysClockFreq+0x34>
 800582e:	2b04      	cmp	r3, #4
 8005830:	d003      	beq.n	800583a <HAL_RCC_GetSysClockFreq+0x3a>
 8005832:	e0db      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005834:	4b73      	ldr	r3, [pc, #460]	@ (8005a04 <HAL_RCC_GetSysClockFreq+0x204>)
 8005836:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005838:	e0db      	b.n	80059f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800583a:	4b73      	ldr	r3, [pc, #460]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x208>)
 800583c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800583e:	e0d8      	b.n	80059f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005840:	4b6f      	ldr	r3, [pc, #444]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005848:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800584a:	4b6d      	ldr	r3, [pc, #436]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d063      	beq.n	800591e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005856:	4b6a      	ldr	r3, [pc, #424]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	099b      	lsrs	r3, r3, #6
 800585c:	2200      	movs	r2, #0
 800585e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005860:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005864:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005868:	633b      	str	r3, [r7, #48]	@ 0x30
 800586a:	2300      	movs	r3, #0
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
 800586e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005872:	4622      	mov	r2, r4
 8005874:	462b      	mov	r3, r5
 8005876:	f04f 0000 	mov.w	r0, #0
 800587a:	f04f 0100 	mov.w	r1, #0
 800587e:	0159      	lsls	r1, r3, #5
 8005880:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005884:	0150      	lsls	r0, r2, #5
 8005886:	4602      	mov	r2, r0
 8005888:	460b      	mov	r3, r1
 800588a:	4621      	mov	r1, r4
 800588c:	1a51      	subs	r1, r2, r1
 800588e:	6139      	str	r1, [r7, #16]
 8005890:	4629      	mov	r1, r5
 8005892:	eb63 0301 	sbc.w	r3, r3, r1
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	f04f 0300 	mov.w	r3, #0
 80058a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058a4:	4659      	mov	r1, fp
 80058a6:	018b      	lsls	r3, r1, #6
 80058a8:	4651      	mov	r1, sl
 80058aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80058ae:	4651      	mov	r1, sl
 80058b0:	018a      	lsls	r2, r1, #6
 80058b2:	4651      	mov	r1, sl
 80058b4:	ebb2 0801 	subs.w	r8, r2, r1
 80058b8:	4659      	mov	r1, fp
 80058ba:	eb63 0901 	sbc.w	r9, r3, r1
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	f04f 0300 	mov.w	r3, #0
 80058c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058d2:	4690      	mov	r8, r2
 80058d4:	4699      	mov	r9, r3
 80058d6:	4623      	mov	r3, r4
 80058d8:	eb18 0303 	adds.w	r3, r8, r3
 80058dc:	60bb      	str	r3, [r7, #8]
 80058de:	462b      	mov	r3, r5
 80058e0:	eb49 0303 	adc.w	r3, r9, r3
 80058e4:	60fb      	str	r3, [r7, #12]
 80058e6:	f04f 0200 	mov.w	r2, #0
 80058ea:	f04f 0300 	mov.w	r3, #0
 80058ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058f2:	4629      	mov	r1, r5
 80058f4:	024b      	lsls	r3, r1, #9
 80058f6:	4621      	mov	r1, r4
 80058f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058fc:	4621      	mov	r1, r4
 80058fe:	024a      	lsls	r2, r1, #9
 8005900:	4610      	mov	r0, r2
 8005902:	4619      	mov	r1, r3
 8005904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005906:	2200      	movs	r2, #0
 8005908:	62bb      	str	r3, [r7, #40]	@ 0x28
 800590a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800590c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005910:	f7fb f99a 	bl	8000c48 <__aeabi_uldivmod>
 8005914:	4602      	mov	r2, r0
 8005916:	460b      	mov	r3, r1
 8005918:	4613      	mov	r3, r2
 800591a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800591c:	e058      	b.n	80059d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800591e:	4b38      	ldr	r3, [pc, #224]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	099b      	lsrs	r3, r3, #6
 8005924:	2200      	movs	r2, #0
 8005926:	4618      	mov	r0, r3
 8005928:	4611      	mov	r1, r2
 800592a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800592e:	623b      	str	r3, [r7, #32]
 8005930:	2300      	movs	r3, #0
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
 8005934:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005938:	4642      	mov	r2, r8
 800593a:	464b      	mov	r3, r9
 800593c:	f04f 0000 	mov.w	r0, #0
 8005940:	f04f 0100 	mov.w	r1, #0
 8005944:	0159      	lsls	r1, r3, #5
 8005946:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800594a:	0150      	lsls	r0, r2, #5
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4641      	mov	r1, r8
 8005952:	ebb2 0a01 	subs.w	sl, r2, r1
 8005956:	4649      	mov	r1, r9
 8005958:	eb63 0b01 	sbc.w	fp, r3, r1
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005968:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800596c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005970:	ebb2 040a 	subs.w	r4, r2, sl
 8005974:	eb63 050b 	sbc.w	r5, r3, fp
 8005978:	f04f 0200 	mov.w	r2, #0
 800597c:	f04f 0300 	mov.w	r3, #0
 8005980:	00eb      	lsls	r3, r5, #3
 8005982:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005986:	00e2      	lsls	r2, r4, #3
 8005988:	4614      	mov	r4, r2
 800598a:	461d      	mov	r5, r3
 800598c:	4643      	mov	r3, r8
 800598e:	18e3      	adds	r3, r4, r3
 8005990:	603b      	str	r3, [r7, #0]
 8005992:	464b      	mov	r3, r9
 8005994:	eb45 0303 	adc.w	r3, r5, r3
 8005998:	607b      	str	r3, [r7, #4]
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	f04f 0300 	mov.w	r3, #0
 80059a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059a6:	4629      	mov	r1, r5
 80059a8:	028b      	lsls	r3, r1, #10
 80059aa:	4621      	mov	r1, r4
 80059ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059b0:	4621      	mov	r1, r4
 80059b2:	028a      	lsls	r2, r1, #10
 80059b4:	4610      	mov	r0, r2
 80059b6:	4619      	mov	r1, r3
 80059b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059ba:	2200      	movs	r2, #0
 80059bc:	61bb      	str	r3, [r7, #24]
 80059be:	61fa      	str	r2, [r7, #28]
 80059c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059c4:	f7fb f940 	bl	8000c48 <__aeabi_uldivmod>
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	4613      	mov	r3, r2
 80059ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80059d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x200>)
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	0c1b      	lsrs	r3, r3, #16
 80059d6:	f003 0303 	and.w	r3, r3, #3
 80059da:	3301      	adds	r3, #1
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80059e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059ea:	e002      	b.n	80059f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059ec:	4b05      	ldr	r3, [pc, #20]	@ (8005a04 <HAL_RCC_GetSysClockFreq+0x204>)
 80059ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3750      	adds	r7, #80	@ 0x50
 80059f8:	46bd      	mov	sp, r7
 80059fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059fe:	bf00      	nop
 8005a00:	40023800 	.word	0x40023800
 8005a04:	00f42400 	.word	0x00f42400
 8005a08:	007a1200 	.word	0x007a1200

08005a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a10:	4b03      	ldr	r3, [pc, #12]	@ (8005a20 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a12:	681b      	ldr	r3, [r3, #0]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	20000014 	.word	0x20000014

08005a24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e07b      	b.n	8005b2e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d108      	bne.n	8005a50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a46:	d009      	beq.n	8005a5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	61da      	str	r2, [r3, #28]
 8005a4e:	e005      	b.n	8005a5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d106      	bne.n	8005a7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7fc fd22 	bl	80024c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005acc:	431a      	orrs	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae0:	ea42 0103 	orr.w	r1, r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	0c1b      	lsrs	r3, r3, #16
 8005afa:	f003 0104 	and.w	r1, r3, #4
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b02:	f003 0210 	and.w	r2, r3, #16
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	69da      	ldr	r2, [r3, #28]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b088      	sub	sp, #32
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	60f8      	str	r0, [r7, #12]
 8005b3e:	60b9      	str	r1, [r7, #8]
 8005b40:	603b      	str	r3, [r7, #0]
 8005b42:	4613      	mov	r3, r2
 8005b44:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b46:	f7fc ff3b 	bl	80029c0 <HAL_GetTick>
 8005b4a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005b4c:	88fb      	ldrh	r3, [r7, #6]
 8005b4e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d001      	beq.n	8005b60 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e12a      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <HAL_SPI_Transmit+0x36>
 8005b66:	88fb      	ldrh	r3, [r7, #6]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e122      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_SPI_Transmit+0x48>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e11b      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2203      	movs	r2, #3
 8005b8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	88fa      	ldrh	r2, [r7, #6]
 8005b9e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	88fa      	ldrh	r2, [r7, #6]
 8005ba4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bcc:	d10f      	bne.n	8005bee <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf8:	2b40      	cmp	r3, #64	@ 0x40
 8005bfa:	d007      	beq.n	8005c0c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c14:	d152      	bne.n	8005cbc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <HAL_SPI_Transmit+0xee>
 8005c1e:	8b7b      	ldrh	r3, [r7, #26]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d145      	bne.n	8005cb0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c28:	881a      	ldrh	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c34:	1c9a      	adds	r2, r3, #2
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3b01      	subs	r3, #1
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c48:	e032      	b.n	8005cb0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d112      	bne.n	8005c7e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c5c:	881a      	ldrh	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c7c:	e018      	b.n	8005cb0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c7e:	f7fc fe9f 	bl	80029c0 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d803      	bhi.n	8005c96 <HAL_SPI_Transmit+0x160>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c94:	d102      	bne.n	8005c9c <HAL_SPI_Transmit+0x166>
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d109      	bne.n	8005cb0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e082      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1c7      	bne.n	8005c4a <HAL_SPI_Transmit+0x114>
 8005cba:	e053      	b.n	8005d64 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_SPI_Transmit+0x194>
 8005cc4:	8b7b      	ldrh	r3, [r7, #26]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d147      	bne.n	8005d5a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	330c      	adds	r3, #12
 8005cd4:	7812      	ldrb	r2, [r2, #0]
 8005cd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cdc:	1c5a      	adds	r2, r3, #1
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005cf0:	e033      	b.n	8005d5a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f003 0302 	and.w	r3, r3, #2
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d113      	bne.n	8005d28 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	330c      	adds	r3, #12
 8005d0a:	7812      	ldrb	r2, [r2, #0]
 8005d0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d12:	1c5a      	adds	r2, r3, #1
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d26:	e018      	b.n	8005d5a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d28:	f7fc fe4a 	bl	80029c0 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d803      	bhi.n	8005d40 <HAL_SPI_Transmit+0x20a>
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3e:	d102      	bne.n	8005d46 <HAL_SPI_Transmit+0x210>
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d109      	bne.n	8005d5a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e02d      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1c6      	bne.n	8005cf2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d64:	69fa      	ldr	r2, [r7, #28]
 8005d66:	6839      	ldr	r1, [r7, #0]
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f000 fbd9 	bl	8006520 <SPI_EndRxTxTransaction>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2220      	movs	r2, #32
 8005d78:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10a      	bne.n	8005d98 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d82:	2300      	movs	r3, #0
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	617b      	str	r3, [r7, #20]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d001      	beq.n	8005db4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005db4:	2300      	movs	r3, #0
  }
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3720      	adds	r7, #32
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b088      	sub	sp, #32
 8005dc2:	af02      	add	r7, sp, #8
 8005dc4:	60f8      	str	r0, [r7, #12]
 8005dc6:	60b9      	str	r1, [r7, #8]
 8005dc8:	603b      	str	r3, [r7, #0]
 8005dca:	4613      	mov	r3, r2
 8005dcc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d001      	beq.n	8005dde <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005dda:	2302      	movs	r3, #2
 8005ddc:	e104      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005de6:	d112      	bne.n	8005e0e <HAL_SPI_Receive+0x50>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10e      	bne.n	8005e0e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2204      	movs	r2, #4
 8005df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005df8:	88fa      	ldrh	r2, [r7, #6]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	68ba      	ldr	r2, [r7, #8]
 8005e02:	68b9      	ldr	r1, [r7, #8]
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 f8f3 	bl	8005ff0 <HAL_SPI_TransmitReceive>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	e0ec      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e0e:	f7fc fdd7 	bl	80029c0 <HAL_GetTick>
 8005e12:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <HAL_SPI_Receive+0x62>
 8005e1a:	88fb      	ldrh	r3, [r7, #6]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e0e1      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d101      	bne.n	8005e32 <HAL_SPI_Receive+0x74>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e0da      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2204      	movs	r2, #4
 8005e3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	88fa      	ldrh	r2, [r7, #6]
 8005e52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	88fa      	ldrh	r2, [r7, #6]
 8005e58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e80:	d10f      	bne.n	8005ea2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ea0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eac:	2b40      	cmp	r3, #64	@ 0x40
 8005eae:	d007      	beq.n	8005ec0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ebe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d170      	bne.n	8005faa <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005ec8:	e035      	b.n	8005f36 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d115      	bne.n	8005f04 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f103 020c 	add.w	r2, r3, #12
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee4:	7812      	ldrb	r2, [r2, #0]
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	3b01      	subs	r3, #1
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f02:	e018      	b.n	8005f36 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f04:	f7fc fd5c 	bl	80029c0 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d803      	bhi.n	8005f1c <HAL_SPI_Receive+0x15e>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d102      	bne.n	8005f22 <HAL_SPI_Receive+0x164>
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d109      	bne.n	8005f36 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e058      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1c4      	bne.n	8005eca <HAL_SPI_Receive+0x10c>
 8005f40:	e038      	b.n	8005fb4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d113      	bne.n	8005f78 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5a:	b292      	uxth	r2, r2
 8005f5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f62:	1c9a      	adds	r2, r3, #2
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f76:	e018      	b.n	8005faa <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f78:	f7fc fd22 	bl	80029c0 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d803      	bhi.n	8005f90 <HAL_SPI_Receive+0x1d2>
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8e:	d102      	bne.n	8005f96 <HAL_SPI_Receive+0x1d8>
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d109      	bne.n	8005faa <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e01e      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1c6      	bne.n	8005f42 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	6839      	ldr	r1, [r7, #0]
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 fa4b 	bl	8006454 <SPI_EndRxTransaction>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d002      	beq.n	8005fca <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e000      	b.n	8005fe8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
  }
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b08a      	sub	sp, #40	@ 0x28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
 8005ffc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ffe:	2301      	movs	r3, #1
 8006000:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006002:	f7fc fcdd 	bl	80029c0 <HAL_GetTick>
 8006006:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800600e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006016:	887b      	ldrh	r3, [r7, #2]
 8006018:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800601a:	7ffb      	ldrb	r3, [r7, #31]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d00c      	beq.n	800603a <HAL_SPI_TransmitReceive+0x4a>
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006026:	d106      	bne.n	8006036 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <HAL_SPI_TransmitReceive+0x46>
 8006030:	7ffb      	ldrb	r3, [r7, #31]
 8006032:	2b04      	cmp	r3, #4
 8006034:	d001      	beq.n	800603a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8006036:	2302      	movs	r3, #2
 8006038:	e17f      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <HAL_SPI_TransmitReceive+0x5c>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d002      	beq.n	800604c <HAL_SPI_TransmitReceive+0x5c>
 8006046:	887b      	ldrh	r3, [r7, #2]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d101      	bne.n	8006050 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e174      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006056:	2b01      	cmp	r3, #1
 8006058:	d101      	bne.n	800605e <HAL_SPI_TransmitReceive+0x6e>
 800605a:	2302      	movs	r3, #2
 800605c:	e16d      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b04      	cmp	r3, #4
 8006070:	d003      	beq.n	800607a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2205      	movs	r2, #5
 8006076:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	887a      	ldrh	r2, [r7, #2]
 800608a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	887a      	ldrh	r2, [r7, #2]
 8006090:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	887a      	ldrh	r2, [r7, #2]
 800609c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	887a      	ldrh	r2, [r7, #2]
 80060a2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ba:	2b40      	cmp	r3, #64	@ 0x40
 80060bc:	d007      	beq.n	80060ce <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060d6:	d17e      	bne.n	80061d6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <HAL_SPI_TransmitReceive+0xf6>
 80060e0:	8afb      	ldrh	r3, [r7, #22]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d16c      	bne.n	80061c0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ea:	881a      	ldrh	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f6:	1c9a      	adds	r2, r3, #2
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006100:	b29b      	uxth	r3, r3
 8006102:	3b01      	subs	r3, #1
 8006104:	b29a      	uxth	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800610a:	e059      	b.n	80061c0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b02      	cmp	r3, #2
 8006118:	d11b      	bne.n	8006152 <HAL_SPI_TransmitReceive+0x162>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800611e:	b29b      	uxth	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	d016      	beq.n	8006152 <HAL_SPI_TransmitReceive+0x162>
 8006124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006126:	2b01      	cmp	r3, #1
 8006128:	d113      	bne.n	8006152 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612e:	881a      	ldrh	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613a:	1c9a      	adds	r2, r3, #2
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006144:	b29b      	uxth	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b01      	cmp	r3, #1
 800615e:	d119      	bne.n	8006194 <HAL_SPI_TransmitReceive+0x1a4>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d014      	beq.n	8006194 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	b292      	uxth	r2, r2
 8006176:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617c:	1c9a      	adds	r2, r3, #2
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006190:	2301      	movs	r3, #1
 8006192:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006194:	f7fc fc14 	bl	80029c0 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	6a3b      	ldr	r3, [r7, #32]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d80d      	bhi.n	80061c0 <HAL_SPI_TransmitReceive+0x1d0>
 80061a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061aa:	d009      	beq.n	80061c0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e0bc      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1a0      	bne.n	800610c <HAL_SPI_TransmitReceive+0x11c>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d19b      	bne.n	800610c <HAL_SPI_TransmitReceive+0x11c>
 80061d4:	e082      	b.n	80062dc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d002      	beq.n	80061e4 <HAL_SPI_TransmitReceive+0x1f4>
 80061de:	8afb      	ldrh	r3, [r7, #22]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d171      	bne.n	80062c8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	7812      	ldrb	r2, [r2, #0]
 80061f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f6:	1c5a      	adds	r2, r3, #1
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006200:	b29b      	uxth	r3, r3
 8006202:	3b01      	subs	r3, #1
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800620a:	e05d      	b.n	80062c8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b02      	cmp	r3, #2
 8006218:	d11c      	bne.n	8006254 <HAL_SPI_TransmitReceive+0x264>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d017      	beq.n	8006254 <HAL_SPI_TransmitReceive+0x264>
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	2b01      	cmp	r3, #1
 8006228:	d114      	bne.n	8006254 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	330c      	adds	r3, #12
 8006234:	7812      	ldrb	r2, [r2, #0]
 8006236:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623c:	1c5a      	adds	r2, r3, #1
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006246:	b29b      	uxth	r3, r3
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006250:	2300      	movs	r3, #0
 8006252:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b01      	cmp	r3, #1
 8006260:	d119      	bne.n	8006296 <HAL_SPI_TransmitReceive+0x2a6>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006266:	b29b      	uxth	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	d014      	beq.n	8006296 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006276:	b2d2      	uxtb	r2, r2
 8006278:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006288:	b29b      	uxth	r3, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006292:	2301      	movs	r3, #1
 8006294:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006296:	f7fc fb93 	bl	80029c0 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d803      	bhi.n	80062ae <HAL_SPI_TransmitReceive+0x2be>
 80062a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ac:	d102      	bne.n	80062b4 <HAL_SPI_TransmitReceive+0x2c4>
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d109      	bne.n	80062c8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e038      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d19c      	bne.n	800620c <HAL_SPI_TransmitReceive+0x21c>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d197      	bne.n	800620c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062dc:	6a3a      	ldr	r2, [r7, #32]
 80062de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f91d 	bl	8006520 <SPI_EndRxTxTransaction>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d008      	beq.n	80062fe <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2220      	movs	r2, #32
 80062f0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e01d      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10a      	bne.n	800631c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006306:	2300      	movs	r3, #0
 8006308:	613b      	str	r3, [r7, #16]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	613b      	str	r3, [r7, #16]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	613b      	str	r3, [r7, #16]
 800631a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e000      	b.n	800633a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006338:	2300      	movs	r3, #0
  }
}
 800633a:	4618      	mov	r0, r3
 800633c:	3728      	adds	r7, #40	@ 0x28
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
	...

08006344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b088      	sub	sp, #32
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	4613      	mov	r3, r2
 8006352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006354:	f7fc fb34 	bl	80029c0 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	4413      	add	r3, r2
 8006362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006364:	f7fc fb2c 	bl	80029c0 <HAL_GetTick>
 8006368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800636a:	4b39      	ldr	r3, [pc, #228]	@ (8006450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	015b      	lsls	r3, r3, #5
 8006370:	0d1b      	lsrs	r3, r3, #20
 8006372:	69fa      	ldr	r2, [r7, #28]
 8006374:	fb02 f303 	mul.w	r3, r2, r3
 8006378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800637a:	e054      	b.n	8006426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006382:	d050      	beq.n	8006426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006384:	f7fc fb1c 	bl	80029c0 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	69fa      	ldr	r2, [r7, #28]
 8006390:	429a      	cmp	r2, r3
 8006392:	d902      	bls.n	800639a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d13d      	bne.n	8006416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80063a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063b2:	d111      	bne.n	80063d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063bc:	d004      	beq.n	80063c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063c6:	d107      	bne.n	80063d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063e0:	d10f      	bne.n	8006402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e017      	b.n	8006446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	3b01      	subs	r3, #1
 8006424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	4013      	ands	r3, r2
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	429a      	cmp	r2, r3
 8006434:	bf0c      	ite	eq
 8006436:	2301      	moveq	r3, #1
 8006438:	2300      	movne	r3, #0
 800643a:	b2db      	uxtb	r3, r3
 800643c:	461a      	mov	r2, r3
 800643e:	79fb      	ldrb	r3, [r7, #7]
 8006440:	429a      	cmp	r2, r3
 8006442:	d19b      	bne.n	800637c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3720      	adds	r7, #32
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	20000014 	.word	0x20000014

08006454 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006468:	d111      	bne.n	800648e <SPI_EndRxTransaction+0x3a>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006472:	d004      	beq.n	800647e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647c:	d107      	bne.n	800648e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800648c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006496:	d12a      	bne.n	80064ee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064a0:	d012      	beq.n	80064c8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	9300      	str	r3, [sp, #0]
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	2200      	movs	r2, #0
 80064aa:	2180      	movs	r1, #128	@ 0x80
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f7ff ff49 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d02d      	beq.n	8006514 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064bc:	f043 0220 	orr.w	r2, r3, #32
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e026      	b.n	8006516 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2200      	movs	r2, #0
 80064d0:	2101      	movs	r1, #1
 80064d2:	68f8      	ldr	r0, [r7, #12]
 80064d4:	f7ff ff36 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d01a      	beq.n	8006514 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e2:	f043 0220 	orr.w	r2, r3, #32
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e013      	b.n	8006516 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2200      	movs	r2, #0
 80064f6:	2101      	movs	r1, #1
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f7ff ff23 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d007      	beq.n	8006514 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006508:	f043 0220 	orr.w	r2, r3, #32
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e000      	b.n	8006516 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af02      	add	r7, sp, #8
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2201      	movs	r2, #1
 8006534:	2102      	movs	r1, #2
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f7ff ff04 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d007      	beq.n	8006552 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006546:	f043 0220 	orr.w	r2, r3, #32
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e032      	b.n	80065b8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006552:	4b1b      	ldr	r3, [pc, #108]	@ (80065c0 <SPI_EndRxTxTransaction+0xa0>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a1b      	ldr	r2, [pc, #108]	@ (80065c4 <SPI_EndRxTxTransaction+0xa4>)
 8006558:	fba2 2303 	umull	r2, r3, r2, r3
 800655c:	0d5b      	lsrs	r3, r3, #21
 800655e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006562:	fb02 f303 	mul.w	r3, r2, r3
 8006566:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006570:	d112      	bne.n	8006598 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2200      	movs	r2, #0
 800657a:	2180      	movs	r1, #128	@ 0x80
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7ff fee1 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d016      	beq.n	80065b6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658c:	f043 0220 	orr.w	r2, r3, #32
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006594:	2303      	movs	r3, #3
 8006596:	e00f      	b.n	80065b8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ae:	2b80      	cmp	r3, #128	@ 0x80
 80065b0:	d0f2      	beq.n	8006598 <SPI_EndRxTxTransaction+0x78>
 80065b2:	e000      	b.n	80065b6 <SPI_EndRxTxTransaction+0x96>
        break;
 80065b4:	bf00      	nop
  }

  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3718      	adds	r7, #24
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	20000014 	.word	0x20000014
 80065c4:	165e9f81 	.word	0x165e9f81

080065c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e041      	b.n	800665e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fb ffae 	bl	8002550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	3304      	adds	r3, #4
 8006604:	4619      	mov	r1, r3
 8006606:	4610      	mov	r0, r2
 8006608:	f000 f8f4 	bl	80067f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3708      	adds	r7, #8
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800667a:	2b01      	cmp	r3, #1
 800667c:	d101      	bne.n	8006682 <HAL_TIM_ConfigClockSource+0x1c>
 800667e:	2302      	movs	r3, #2
 8006680:	e0b4      	b.n	80067ec <HAL_TIM_ConfigClockSource+0x186>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2202      	movs	r2, #2
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066a8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066ba:	d03e      	beq.n	800673a <HAL_TIM_ConfigClockSource+0xd4>
 80066bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066c0:	f200 8087 	bhi.w	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066c8:	f000 8086 	beq.w	80067d8 <HAL_TIM_ConfigClockSource+0x172>
 80066cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d0:	d87f      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066d2:	2b70      	cmp	r3, #112	@ 0x70
 80066d4:	d01a      	beq.n	800670c <HAL_TIM_ConfigClockSource+0xa6>
 80066d6:	2b70      	cmp	r3, #112	@ 0x70
 80066d8:	d87b      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066da:	2b60      	cmp	r3, #96	@ 0x60
 80066dc:	d050      	beq.n	8006780 <HAL_TIM_ConfigClockSource+0x11a>
 80066de:	2b60      	cmp	r3, #96	@ 0x60
 80066e0:	d877      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066e2:	2b50      	cmp	r3, #80	@ 0x50
 80066e4:	d03c      	beq.n	8006760 <HAL_TIM_ConfigClockSource+0xfa>
 80066e6:	2b50      	cmp	r3, #80	@ 0x50
 80066e8:	d873      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066ea:	2b40      	cmp	r3, #64	@ 0x40
 80066ec:	d058      	beq.n	80067a0 <HAL_TIM_ConfigClockSource+0x13a>
 80066ee:	2b40      	cmp	r3, #64	@ 0x40
 80066f0:	d86f      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066f2:	2b30      	cmp	r3, #48	@ 0x30
 80066f4:	d064      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0x15a>
 80066f6:	2b30      	cmp	r3, #48	@ 0x30
 80066f8:	d86b      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 80066fa:	2b20      	cmp	r3, #32
 80066fc:	d060      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0x15a>
 80066fe:	2b20      	cmp	r3, #32
 8006700:	d867      	bhi.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d05c      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0x15a>
 8006706:	2b10      	cmp	r3, #16
 8006708:	d05a      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0x15a>
 800670a:	e062      	b.n	80067d2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800671c:	f000 f990 	bl	8006a40 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800672e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	609a      	str	r2, [r3, #8]
      break;
 8006738:	e04f      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800674a:	f000 f979 	bl	8006a40 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	689a      	ldr	r2, [r3, #8]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800675c:	609a      	str	r2, [r3, #8]
      break;
 800675e:	e03c      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800676c:	461a      	mov	r2, r3
 800676e:	f000 f8ed 	bl	800694c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2150      	movs	r1, #80	@ 0x50
 8006778:	4618      	mov	r0, r3
 800677a:	f000 f946 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 800677e:	e02c      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800678c:	461a      	mov	r2, r3
 800678e:	f000 f90c 	bl	80069aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2160      	movs	r1, #96	@ 0x60
 8006798:	4618      	mov	r0, r3
 800679a:	f000 f936 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 800679e:	e01c      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ac:	461a      	mov	r2, r3
 80067ae:	f000 f8cd 	bl	800694c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2140      	movs	r1, #64	@ 0x40
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 f926 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 80067be:	e00c      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4619      	mov	r1, r3
 80067ca:	4610      	mov	r0, r2
 80067cc:	f000 f91d 	bl	8006a0a <TIM_ITRx_SetConfig>
      break;
 80067d0:	e003      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	73fb      	strb	r3, [r7, #15]
      break;
 80067d6:	e000      	b.n	80067da <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a46      	ldr	r2, [pc, #280]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d013      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006812:	d00f      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a43      	ldr	r2, [pc, #268]	@ (8006924 <TIM_Base_SetConfig+0x130>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d00b      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a42      	ldr	r2, [pc, #264]	@ (8006928 <TIM_Base_SetConfig+0x134>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d007      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a41      	ldr	r2, [pc, #260]	@ (800692c <TIM_Base_SetConfig+0x138>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d003      	beq.n	8006834 <TIM_Base_SetConfig+0x40>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a40      	ldr	r2, [pc, #256]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d108      	bne.n	8006846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800683a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a35      	ldr	r2, [pc, #212]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d02b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006854:	d027      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a32      	ldr	r2, [pc, #200]	@ (8006924 <TIM_Base_SetConfig+0x130>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d023      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a31      	ldr	r2, [pc, #196]	@ (8006928 <TIM_Base_SetConfig+0x134>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d01f      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a30      	ldr	r2, [pc, #192]	@ (800692c <TIM_Base_SetConfig+0x138>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d01b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a2f      	ldr	r2, [pc, #188]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d017      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a2e      	ldr	r2, [pc, #184]	@ (8006934 <TIM_Base_SetConfig+0x140>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d013      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a2d      	ldr	r2, [pc, #180]	@ (8006938 <TIM_Base_SetConfig+0x144>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00f      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a2c      	ldr	r2, [pc, #176]	@ (800693c <TIM_Base_SetConfig+0x148>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00b      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a2b      	ldr	r2, [pc, #172]	@ (8006940 <TIM_Base_SetConfig+0x14c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d007      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a2a      	ldr	r2, [pc, #168]	@ (8006944 <TIM_Base_SetConfig+0x150>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d003      	beq.n	80068a6 <TIM_Base_SetConfig+0xb2>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a29      	ldr	r2, [pc, #164]	@ (8006948 <TIM_Base_SetConfig+0x154>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d108      	bne.n	80068b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a10      	ldr	r2, [pc, #64]	@ (8006920 <TIM_Base_SetConfig+0x12c>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d003      	beq.n	80068ec <TIM_Base_SetConfig+0xf8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a12      	ldr	r2, [pc, #72]	@ (8006930 <TIM_Base_SetConfig+0x13c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d103      	bne.n	80068f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	691a      	ldr	r2, [r3, #16]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b01      	cmp	r3, #1
 8006904:	d105      	bne.n	8006912 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f023 0201 	bic.w	r2, r3, #1
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	611a      	str	r2, [r3, #16]
  }
}
 8006912:	bf00      	nop
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	40010000 	.word	0x40010000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00
 8006930:	40010400 	.word	0x40010400
 8006934:	40014000 	.word	0x40014000
 8006938:	40014400 	.word	0x40014400
 800693c:	40014800 	.word	0x40014800
 8006940:	40001800 	.word	0x40001800
 8006944:	40001c00 	.word	0x40001c00
 8006948:	40002000 	.word	0x40002000

0800694c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6a1b      	ldr	r3, [r3, #32]
 800695c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	f023 0201 	bic.w	r2, r3, #1
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	011b      	lsls	r3, r3, #4
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f023 030a 	bic.w	r3, r3, #10
 8006988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4313      	orrs	r3, r2
 8006990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	621a      	str	r2, [r3, #32]
}
 800699e:	bf00      	nop
 80069a0:	371c      	adds	r7, #28
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b087      	sub	sp, #28
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
 80069ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	f023 0210 	bic.w	r2, r3, #16
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	031b      	lsls	r3, r3, #12
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	621a      	str	r2, [r3, #32]
}
 80069fe:	bf00      	nop
 8006a00:	371c      	adds	r7, #28
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b085      	sub	sp, #20
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	f043 0307 	orr.w	r3, r3, #7
 8006a2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	609a      	str	r2, [r3, #8]
}
 8006a34:	bf00      	nop
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	021a      	lsls	r2, r3, #8
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	431a      	orrs	r2, r3
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	609a      	str	r2, [r3, #8]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d101      	bne.n	8006a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a94:	2302      	movs	r3, #2
 8006a96:	e05a      	b.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006abe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a21      	ldr	r2, [pc, #132]	@ (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d022      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ae4:	d01d      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a1d      	ldr	r2, [pc, #116]	@ (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d018      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d013      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a1a      	ldr	r2, [pc, #104]	@ (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d00e      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a18      	ldr	r2, [pc, #96]	@ (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d009      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a17      	ldr	r2, [pc, #92]	@ (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d004      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a15      	ldr	r2, [pc, #84]	@ (8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d10c      	bne.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68ba      	ldr	r2, [r7, #8]
 8006b3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3714      	adds	r7, #20
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	40010000 	.word	0x40010000
 8006b60:	40000400 	.word	0x40000400
 8006b64:	40000800 	.word	0x40000800
 8006b68:	40000c00 	.word	0x40000c00
 8006b6c:	40010400 	.word	0x40010400
 8006b70:	40014000 	.word	0x40014000
 8006b74:	40001800 	.word	0x40001800

08006b78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b78:	b084      	sub	sp, #16
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b084      	sub	sp, #16
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	f107 001c 	add.w	r0, r7, #28
 8006b86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b8a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d123      	bne.n	8006bda <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006ba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006bba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d105      	bne.n	8006bce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f001 fae8 	bl	80081a4 <USB_CoreReset>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	73fb      	strb	r3, [r7, #15]
 8006bd8:	e01b      	b.n	8006c12 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f001 fadc 	bl	80081a4 <USB_CoreReset>
 8006bec:	4603      	mov	r3, r0
 8006bee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006bf0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d106      	bne.n	8006c06 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c04:	e005      	b.n	8006c12 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c12:	7fbb      	ldrb	r3, [r7, #30]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d10b      	bne.n	8006c30 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f043 0206 	orr.w	r2, r3, #6
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f043 0220 	orr.w	r2, r3, #32
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c3c:	b004      	add	sp, #16
 8006c3e:	4770      	bx	lr

08006c40 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006c4e:	79fb      	ldrb	r3, [r7, #7]
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d165      	bne.n	8006d20 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	4a41      	ldr	r2, [pc, #260]	@ (8006d5c <USB_SetTurnaroundTime+0x11c>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d906      	bls.n	8006c6a <USB_SetTurnaroundTime+0x2a>
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4a40      	ldr	r2, [pc, #256]	@ (8006d60 <USB_SetTurnaroundTime+0x120>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d202      	bcs.n	8006c6a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006c64:	230f      	movs	r3, #15
 8006c66:	617b      	str	r3, [r7, #20]
 8006c68:	e062      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	4a3c      	ldr	r2, [pc, #240]	@ (8006d60 <USB_SetTurnaroundTime+0x120>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d306      	bcc.n	8006c80 <USB_SetTurnaroundTime+0x40>
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	4a3b      	ldr	r2, [pc, #236]	@ (8006d64 <USB_SetTurnaroundTime+0x124>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d202      	bcs.n	8006c80 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006c7a:	230e      	movs	r3, #14
 8006c7c:	617b      	str	r3, [r7, #20]
 8006c7e:	e057      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	4a38      	ldr	r2, [pc, #224]	@ (8006d64 <USB_SetTurnaroundTime+0x124>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d306      	bcc.n	8006c96 <USB_SetTurnaroundTime+0x56>
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	4a37      	ldr	r2, [pc, #220]	@ (8006d68 <USB_SetTurnaroundTime+0x128>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d202      	bcs.n	8006c96 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c90:	230d      	movs	r3, #13
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	e04c      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	4a33      	ldr	r2, [pc, #204]	@ (8006d68 <USB_SetTurnaroundTime+0x128>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d306      	bcc.n	8006cac <USB_SetTurnaroundTime+0x6c>
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	4a32      	ldr	r2, [pc, #200]	@ (8006d6c <USB_SetTurnaroundTime+0x12c>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d802      	bhi.n	8006cac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006ca6:	230c      	movs	r3, #12
 8006ca8:	617b      	str	r3, [r7, #20]
 8006caa:	e041      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	4a2f      	ldr	r2, [pc, #188]	@ (8006d6c <USB_SetTurnaroundTime+0x12c>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d906      	bls.n	8006cc2 <USB_SetTurnaroundTime+0x82>
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	4a2e      	ldr	r2, [pc, #184]	@ (8006d70 <USB_SetTurnaroundTime+0x130>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d802      	bhi.n	8006cc2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006cbc:	230b      	movs	r3, #11
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	e036      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	4a2a      	ldr	r2, [pc, #168]	@ (8006d70 <USB_SetTurnaroundTime+0x130>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d906      	bls.n	8006cd8 <USB_SetTurnaroundTime+0x98>
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	4a29      	ldr	r2, [pc, #164]	@ (8006d74 <USB_SetTurnaroundTime+0x134>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d802      	bhi.n	8006cd8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006cd2:	230a      	movs	r3, #10
 8006cd4:	617b      	str	r3, [r7, #20]
 8006cd6:	e02b      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4a26      	ldr	r2, [pc, #152]	@ (8006d74 <USB_SetTurnaroundTime+0x134>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d906      	bls.n	8006cee <USB_SetTurnaroundTime+0xae>
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	4a25      	ldr	r2, [pc, #148]	@ (8006d78 <USB_SetTurnaroundTime+0x138>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d202      	bcs.n	8006cee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006ce8:	2309      	movs	r3, #9
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	e020      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	4a21      	ldr	r2, [pc, #132]	@ (8006d78 <USB_SetTurnaroundTime+0x138>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d306      	bcc.n	8006d04 <USB_SetTurnaroundTime+0xc4>
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	4a20      	ldr	r2, [pc, #128]	@ (8006d7c <USB_SetTurnaroundTime+0x13c>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d802      	bhi.n	8006d04 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006cfe:	2308      	movs	r3, #8
 8006d00:	617b      	str	r3, [r7, #20]
 8006d02:	e015      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4a1d      	ldr	r2, [pc, #116]	@ (8006d7c <USB_SetTurnaroundTime+0x13c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d906      	bls.n	8006d1a <USB_SetTurnaroundTime+0xda>
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006d80 <USB_SetTurnaroundTime+0x140>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d202      	bcs.n	8006d1a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006d14:	2307      	movs	r3, #7
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	e00a      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006d1a:	2306      	movs	r3, #6
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	e007      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006d20:	79fb      	ldrb	r3, [r7, #7]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d102      	bne.n	8006d2c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006d26:	2309      	movs	r3, #9
 8006d28:	617b      	str	r3, [r7, #20]
 8006d2a:	e001      	b.n	8006d30 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006d2c:	2309      	movs	r3, #9
 8006d2e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	68da      	ldr	r2, [r3, #12]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	029b      	lsls	r3, r3, #10
 8006d44:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	371c      	adds	r7, #28
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	00d8acbf 	.word	0x00d8acbf
 8006d60:	00e4e1c0 	.word	0x00e4e1c0
 8006d64:	00f42400 	.word	0x00f42400
 8006d68:	01067380 	.word	0x01067380
 8006d6c:	011a499f 	.word	0x011a499f
 8006d70:	01312cff 	.word	0x01312cff
 8006d74:	014ca43f 	.word	0x014ca43f
 8006d78:	016e3600 	.word	0x016e3600
 8006d7c:	01a6ab1f 	.word	0x01a6ab1f
 8006d80:	01e84800 	.word	0x01e84800

08006d84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f043 0201 	orr.w	r2, r3, #1
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b083      	sub	sp, #12
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f023 0201 	bic.w	r2, r3, #1
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d115      	bne.n	8006e16 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006df6:	200a      	movs	r0, #10
 8006df8:	f7fb fdee 	bl	80029d8 <HAL_Delay>
      ms += 10U;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	330a      	adds	r3, #10
 8006e00:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f001 f93f 	bl	8008086 <USB_GetMode>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d01e      	beq.n	8006e4c <USB_SetCurrentMode+0x84>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e12:	d9f0      	bls.n	8006df6 <USB_SetCurrentMode+0x2e>
 8006e14:	e01a      	b.n	8006e4c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e16:	78fb      	ldrb	r3, [r7, #3]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d115      	bne.n	8006e48 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e28:	200a      	movs	r0, #10
 8006e2a:	f7fb fdd5 	bl	80029d8 <HAL_Delay>
      ms += 10U;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	330a      	adds	r3, #10
 8006e32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f001 f926 	bl	8008086 <USB_GetMode>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d005      	beq.n	8006e4c <USB_SetCurrentMode+0x84>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e44:	d9f0      	bls.n	8006e28 <USB_SetCurrentMode+0x60>
 8006e46:	e001      	b.n	8006e4c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e005      	b.n	8006e58 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006e50:	d101      	bne.n	8006e56 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e000      	b.n	8006e58 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e60:	b084      	sub	sp, #16
 8006e62:	b580      	push	{r7, lr}
 8006e64:	b086      	sub	sp, #24
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
 8006e6a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	613b      	str	r3, [r7, #16]
 8006e7e:	e009      	b.n	8006e94 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	3340      	adds	r3, #64	@ 0x40
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4413      	add	r3, r2
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	3301      	adds	r3, #1
 8006e92:	613b      	str	r3, [r7, #16]
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	2b0e      	cmp	r3, #14
 8006e98:	d9f2      	bls.n	8006e80 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d11c      	bne.n	8006edc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006eb0:	f043 0302 	orr.w	r3, r3, #2
 8006eb4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	639a      	str	r2, [r3, #56]	@ 0x38
 8006eda:	e00b      	b.n	8006ef4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006efa:	461a      	mov	r2, r3
 8006efc:	2300      	movs	r3, #0
 8006efe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f00:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d10d      	bne.n	8006f24 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d104      	bne.n	8006f1a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f10:	2100      	movs	r1, #0
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f968 	bl	80071e8 <USB_SetDevSpeed>
 8006f18:	e008      	b.n	8006f2c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 f963 	bl	80071e8 <USB_SetDevSpeed>
 8006f22:	e003      	b.n	8006f2c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006f24:	2103      	movs	r1, #3
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 f95e 	bl	80071e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f2c:	2110      	movs	r1, #16
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f8fa 	bl	8007128 <USB_FlushTxFifo>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f924 	bl	800718c <USB_FlushRxFifo>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f54:	461a      	mov	r2, r3
 8006f56:	2300      	movs	r3, #0
 8006f58:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f60:	461a      	mov	r2, r3
 8006f62:	2300      	movs	r3, #0
 8006f64:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	2300      	movs	r3, #0
 8006f70:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f72:	2300      	movs	r3, #0
 8006f74:	613b      	str	r3, [r7, #16]
 8006f76:	e043      	b.n	8007000 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	015a      	lsls	r2, r3, #5
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	4413      	add	r3, r2
 8006f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f8e:	d118      	bne.n	8006fc2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	015a      	lsls	r2, r3, #5
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	e013      	b.n	8006fd4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb8:	461a      	mov	r2, r3
 8006fba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	e008      	b.n	8006fd4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	015a      	lsls	r2, r3, #5
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4413      	add	r3, r2
 8006fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fce:	461a      	mov	r2, r3
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	015a      	lsls	r2, r3, #5
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	4413      	add	r3, r2
 8006fee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ff8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007004:	461a      	mov	r2, r3
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	4293      	cmp	r3, r2
 800700a:	d3b5      	bcc.n	8006f78 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800700c:	2300      	movs	r3, #0
 800700e:	613b      	str	r3, [r7, #16]
 8007010:	e043      	b.n	800709a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	4413      	add	r3, r2
 800701a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007028:	d118      	bne.n	800705c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10a      	bne.n	8007046 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703c:	461a      	mov	r2, r3
 800703e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	e013      	b.n	800706e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4413      	add	r3, r2
 800704e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007052:	461a      	mov	r2, r3
 8007054:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007058:	6013      	str	r3, [r2, #0]
 800705a:	e008      	b.n	800706e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007068:	461a      	mov	r2, r3
 800706a:	2300      	movs	r3, #0
 800706c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	015a      	lsls	r2, r3, #5
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	4413      	add	r3, r2
 8007076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800707a:	461a      	mov	r2, r3
 800707c:	2300      	movs	r3, #0
 800707e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708c:	461a      	mov	r2, r3
 800708e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007092:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	3301      	adds	r3, #1
 8007098:	613b      	str	r3, [r7, #16]
 800709a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800709e:	461a      	mov	r2, r3
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d3b5      	bcc.n	8007012 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80070c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80070c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d105      	bne.n	80070dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	f043 0210 	orr.w	r2, r3, #16
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	4b10      	ldr	r3, [pc, #64]	@ (8007124 <USB_DevInit+0x2c4>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80070e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d005      	beq.n	80070fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	f043 0208 	orr.w	r2, r3, #8
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80070fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007100:	2b01      	cmp	r3, #1
 8007102:	d107      	bne.n	8007114 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800710c:	f043 0304 	orr.w	r3, r3, #4
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007114:	7dfb      	ldrb	r3, [r7, #23]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007120:	b004      	add	sp, #16
 8007122:	4770      	bx	lr
 8007124:	803c3800 	.word	0x803c3800

08007128 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007132:	2300      	movs	r3, #0
 8007134:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	3301      	adds	r3, #1
 800713a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007142:	d901      	bls.n	8007148 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e01b      	b.n	8007180 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	2b00      	cmp	r3, #0
 800714e:	daf2      	bge.n	8007136 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007150:	2300      	movs	r3, #0
 8007152:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	019b      	lsls	r3, r3, #6
 8007158:	f043 0220 	orr.w	r2, r3, #32
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	3301      	adds	r3, #1
 8007164:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800716c:	d901      	bls.n	8007172 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e006      	b.n	8007180 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b20      	cmp	r3, #32
 800717c:	d0f0      	beq.n	8007160 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3714      	adds	r7, #20
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007194:	2300      	movs	r3, #0
 8007196:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	3301      	adds	r3, #1
 800719c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071a4:	d901      	bls.n	80071aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e018      	b.n	80071dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	daf2      	bge.n	8007198 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2210      	movs	r2, #16
 80071ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	3301      	adds	r3, #1
 80071c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071c8:	d901      	bls.n	80071ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e006      	b.n	80071dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f003 0310 	and.w	r3, r3, #16
 80071d6:	2b10      	cmp	r3, #16
 80071d8:	d0f0      	beq.n	80071bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	460b      	mov	r3, r1
 80071f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	78fb      	ldrb	r3, [r7, #3]
 8007202:	68f9      	ldr	r1, [r7, #12]
 8007204:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007208:	4313      	orrs	r3, r2
 800720a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr

0800721a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800721a:	b480      	push	{r7}
 800721c:	b087      	sub	sp, #28
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 0306 	and.w	r3, r3, #6
 8007232:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d102      	bne.n	8007240 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800723a:	2300      	movs	r3, #0
 800723c:	75fb      	strb	r3, [r7, #23]
 800723e:	e00a      	b.n	8007256 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b02      	cmp	r3, #2
 8007244:	d002      	beq.n	800724c <USB_GetDevSpeed+0x32>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2b06      	cmp	r3, #6
 800724a:	d102      	bne.n	8007252 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800724c:	2302      	movs	r3, #2
 800724e:	75fb      	strb	r3, [r7, #23]
 8007250:	e001      	b.n	8007256 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007252:	230f      	movs	r3, #15
 8007254:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007256:	7dfb      	ldrb	r3, [r7, #23]
}
 8007258:	4618      	mov	r0, r3
 800725a:	371c      	adds	r7, #28
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	785b      	ldrb	r3, [r3, #1]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d13a      	bne.n	80072f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	f003 030f 	and.w	r3, r3, #15
 8007290:	2101      	movs	r1, #1
 8007292:	fa01 f303 	lsl.w	r3, r1, r3
 8007296:	b29b      	uxth	r3, r3
 8007298:	68f9      	ldr	r1, [r7, #12]
 800729a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800729e:	4313      	orrs	r3, r2
 80072a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	015a      	lsls	r2, r3, #5
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	4413      	add	r3, r2
 80072aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d155      	bne.n	8007364 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	015a      	lsls	r2, r3, #5
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4413      	add	r3, r2
 80072c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	791b      	ldrb	r3, [r3, #4]
 80072d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	059b      	lsls	r3, r3, #22
 80072da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072dc:	4313      	orrs	r3, r2
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	0151      	lsls	r1, r2, #5
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	440a      	add	r2, r1
 80072e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	e036      	b.n	8007364 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072fc:	69da      	ldr	r2, [r3, #28]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	f003 030f 	and.w	r3, r3, #15
 8007306:	2101      	movs	r1, #1
 8007308:	fa01 f303 	lsl.w	r3, r1, r3
 800730c:	041b      	lsls	r3, r3, #16
 800730e:	68f9      	ldr	r1, [r7, #12]
 8007310:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007314:	4313      	orrs	r3, r2
 8007316:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d11a      	bne.n	8007364 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	791b      	ldrb	r3, [r3, #4]
 8007348:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800734a:	430b      	orrs	r3, r1
 800734c:	4313      	orrs	r3, r2
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	0151      	lsls	r1, r2, #5
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	440a      	add	r2, r1
 8007356:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800735a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800735e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007362:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3714      	adds	r7, #20
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
	...

08007374 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	785b      	ldrb	r3, [r3, #1]
 800738c:	2b01      	cmp	r3, #1
 800738e:	d161      	bne.n	8007454 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	015a      	lsls	r2, r3, #5
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4413      	add	r3, r2
 8007398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073a6:	d11f      	bne.n	80073e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	0151      	lsls	r1, r2, #5
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	440a      	add	r2, r1
 80073be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	0151      	lsls	r1, r2, #5
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	440a      	add	r2, r1
 80073de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	f003 030f 	and.w	r3, r3, #15
 80073f8:	2101      	movs	r1, #1
 80073fa:	fa01 f303 	lsl.w	r3, r1, r3
 80073fe:	b29b      	uxth	r3, r3
 8007400:	43db      	mvns	r3, r3
 8007402:	68f9      	ldr	r1, [r7, #12]
 8007404:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007408:	4013      	ands	r3, r2
 800740a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007412:	69da      	ldr	r2, [r3, #28]
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	f003 030f 	and.w	r3, r3, #15
 800741c:	2101      	movs	r1, #1
 800741e:	fa01 f303 	lsl.w	r3, r1, r3
 8007422:	b29b      	uxth	r3, r3
 8007424:	43db      	mvns	r3, r3
 8007426:	68f9      	ldr	r1, [r7, #12]
 8007428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800742c:	4013      	ands	r3, r2
 800742e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	015a      	lsls	r2, r3, #5
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	4413      	add	r3, r2
 8007438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	0159      	lsls	r1, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	440b      	add	r3, r1
 8007446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800744a:	4619      	mov	r1, r3
 800744c:	4b35      	ldr	r3, [pc, #212]	@ (8007524 <USB_DeactivateEndpoint+0x1b0>)
 800744e:	4013      	ands	r3, r2
 8007450:	600b      	str	r3, [r1, #0]
 8007452:	e060      	b.n	8007516 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4413      	add	r3, r2
 800745c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007466:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800746a:	d11f      	bne.n	80074ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	015a      	lsls	r2, r3, #5
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	4413      	add	r3, r2
 8007474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	0151      	lsls	r1, r2, #5
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	440a      	add	r2, r1
 8007482:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007486:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800748a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	015a      	lsls	r2, r3, #5
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	4413      	add	r3, r2
 8007494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	0151      	lsls	r1, r2, #5
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	440a      	add	r2, r1
 80074a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	f003 030f 	and.w	r3, r3, #15
 80074bc:	2101      	movs	r1, #1
 80074be:	fa01 f303 	lsl.w	r3, r1, r3
 80074c2:	041b      	lsls	r3, r3, #16
 80074c4:	43db      	mvns	r3, r3
 80074c6:	68f9      	ldr	r1, [r7, #12]
 80074c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074cc:	4013      	ands	r3, r2
 80074ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074d6:	69da      	ldr	r2, [r3, #28]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	f003 030f 	and.w	r3, r3, #15
 80074e0:	2101      	movs	r1, #1
 80074e2:	fa01 f303 	lsl.w	r3, r1, r3
 80074e6:	041b      	lsls	r3, r3, #16
 80074e8:	43db      	mvns	r3, r3
 80074ea:	68f9      	ldr	r1, [r7, #12]
 80074ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074f0:	4013      	ands	r3, r2
 80074f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	015a      	lsls	r2, r3, #5
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	4413      	add	r3, r2
 80074fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	0159      	lsls	r1, r3, #5
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	440b      	add	r3, r1
 800750a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800750e:	4619      	mov	r1, r3
 8007510:	4b05      	ldr	r3, [pc, #20]	@ (8007528 <USB_DeactivateEndpoint+0x1b4>)
 8007512:	4013      	ands	r3, r2
 8007514:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr
 8007524:	ec337800 	.word	0xec337800
 8007528:	eff37800 	.word	0xeff37800

0800752c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b08a      	sub	sp, #40	@ 0x28
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	4613      	mov	r3, r2
 8007538:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	785b      	ldrb	r3, [r3, #1]
 8007548:	2b01      	cmp	r3, #1
 800754a:	f040 817f 	bne.w	800784c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d132      	bne.n	80075bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	015a      	lsls	r2, r3, #5
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	4413      	add	r3, r2
 800755e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	69ba      	ldr	r2, [r7, #24]
 8007566:	0151      	lsls	r1, r2, #5
 8007568:	69fa      	ldr	r2, [r7, #28]
 800756a:	440a      	add	r2, r1
 800756c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007570:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007574:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007578:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	015a      	lsls	r2, r3, #5
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	4413      	add	r3, r2
 8007582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	69ba      	ldr	r2, [r7, #24]
 800758a:	0151      	lsls	r1, r2, #5
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	440a      	add	r2, r1
 8007590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007598:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	015a      	lsls	r2, r3, #5
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	4413      	add	r3, r2
 80075a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	0151      	lsls	r1, r2, #5
 80075ac:	69fa      	ldr	r2, [r7, #28]
 80075ae:	440a      	add	r2, r1
 80075b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075b4:	0cdb      	lsrs	r3, r3, #19
 80075b6:	04db      	lsls	r3, r3, #19
 80075b8:	6113      	str	r3, [r2, #16]
 80075ba:	e097      	b.n	80076ec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	015a      	lsls	r2, r3, #5
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	4413      	add	r3, r2
 80075c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	69ba      	ldr	r2, [r7, #24]
 80075cc:	0151      	lsls	r1, r2, #5
 80075ce:	69fa      	ldr	r2, [r7, #28]
 80075d0:	440a      	add	r2, r1
 80075d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075d6:	0cdb      	lsrs	r3, r3, #19
 80075d8:	04db      	lsls	r3, r3, #19
 80075da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	69ba      	ldr	r2, [r7, #24]
 80075ec:	0151      	lsls	r1, r2, #5
 80075ee:	69fa      	ldr	r2, [r7, #28]
 80075f0:	440a      	add	r2, r1
 80075f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075fe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d11a      	bne.n	800763c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	691a      	ldr	r2, [r3, #16]
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	429a      	cmp	r2, r3
 8007610:	d903      	bls.n	800761a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	689a      	ldr	r2, [r3, #8]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	015a      	lsls	r2, r3, #5
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	4413      	add	r3, r2
 8007622:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	69ba      	ldr	r2, [r7, #24]
 800762a:	0151      	lsls	r1, r2, #5
 800762c:	69fa      	ldr	r2, [r7, #28]
 800762e:	440a      	add	r2, r1
 8007630:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007634:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007638:	6113      	str	r3, [r2, #16]
 800763a:	e044      	b.n	80076c6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	691a      	ldr	r2, [r3, #16]
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	4413      	add	r3, r2
 8007646:	1e5a      	subs	r2, r3, #1
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007650:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	4413      	add	r3, r2
 800765a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800765e:	691a      	ldr	r2, [r3, #16]
 8007660:	8afb      	ldrh	r3, [r7, #22]
 8007662:	04d9      	lsls	r1, r3, #19
 8007664:	4ba4      	ldr	r3, [pc, #656]	@ (80078f8 <USB_EPStartXfer+0x3cc>)
 8007666:	400b      	ands	r3, r1
 8007668:	69b9      	ldr	r1, [r7, #24]
 800766a:	0148      	lsls	r0, r1, #5
 800766c:	69f9      	ldr	r1, [r7, #28]
 800766e:	4401      	add	r1, r0
 8007670:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007674:	4313      	orrs	r3, r2
 8007676:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	791b      	ldrb	r3, [r3, #4]
 800767c:	2b01      	cmp	r3, #1
 800767e:	d122      	bne.n	80076c6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	015a      	lsls	r2, r3, #5
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	4413      	add	r3, r2
 8007688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	69ba      	ldr	r2, [r7, #24]
 8007690:	0151      	lsls	r1, r2, #5
 8007692:	69fa      	ldr	r2, [r7, #28]
 8007694:	440a      	add	r2, r1
 8007696:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800769a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800769e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	015a      	lsls	r2, r3, #5
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	4413      	add	r3, r2
 80076a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ac:	691a      	ldr	r2, [r3, #16]
 80076ae:	8afb      	ldrh	r3, [r7, #22]
 80076b0:	075b      	lsls	r3, r3, #29
 80076b2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80076b6:	69b9      	ldr	r1, [r7, #24]
 80076b8:	0148      	lsls	r0, r1, #5
 80076ba:	69f9      	ldr	r1, [r7, #28]
 80076bc:	4401      	add	r1, r0
 80076be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076c2:	4313      	orrs	r3, r2
 80076c4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d2:	691a      	ldr	r2, [r3, #16]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076dc:	69b9      	ldr	r1, [r7, #24]
 80076de:	0148      	lsls	r0, r1, #5
 80076e0:	69f9      	ldr	r1, [r7, #28]
 80076e2:	4401      	add	r1, r0
 80076e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076e8:	4313      	orrs	r3, r2
 80076ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076ec:	79fb      	ldrb	r3, [r7, #7]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d14b      	bne.n	800778a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d009      	beq.n	800770e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	4413      	add	r3, r2
 8007702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007706:	461a      	mov	r2, r3
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	69db      	ldr	r3, [r3, #28]
 800770c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	791b      	ldrb	r3, [r3, #4]
 8007712:	2b01      	cmp	r3, #1
 8007714:	d128      	bne.n	8007768 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007722:	2b00      	cmp	r3, #0
 8007724:	d110      	bne.n	8007748 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	4413      	add	r3, r2
 800772e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	0151      	lsls	r1, r2, #5
 8007738:	69fa      	ldr	r2, [r7, #28]
 800773a:	440a      	add	r2, r1
 800773c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007740:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	e00f      	b.n	8007768 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	69ba      	ldr	r2, [r7, #24]
 8007758:	0151      	lsls	r1, r2, #5
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	440a      	add	r2, r1
 800775e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007762:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007766:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	015a      	lsls	r2, r3, #5
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	4413      	add	r3, r2
 8007770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	69ba      	ldr	r2, [r7, #24]
 8007778:	0151      	lsls	r1, r2, #5
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	440a      	add	r2, r1
 800777e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007782:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007786:	6013      	str	r3, [r2, #0]
 8007788:	e166      	b.n	8007a58 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	015a      	lsls	r2, r3, #5
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	4413      	add	r3, r2
 8007792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	69ba      	ldr	r2, [r7, #24]
 800779a:	0151      	lsls	r1, r2, #5
 800779c:	69fa      	ldr	r2, [r7, #28]
 800779e:	440a      	add	r2, r1
 80077a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077a8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	791b      	ldrb	r3, [r3, #4]
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d015      	beq.n	80077de <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f000 814e 	beq.w	8007a58 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	f003 030f 	and.w	r3, r3, #15
 80077cc:	2101      	movs	r1, #1
 80077ce:	fa01 f303 	lsl.w	r3, r1, r3
 80077d2:	69f9      	ldr	r1, [r7, #28]
 80077d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077d8:	4313      	orrs	r3, r2
 80077da:	634b      	str	r3, [r1, #52]	@ 0x34
 80077dc:	e13c      	b.n	8007a58 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d110      	bne.n	8007810 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	015a      	lsls	r2, r3, #5
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	4413      	add	r3, r2
 80077f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	69ba      	ldr	r2, [r7, #24]
 80077fe:	0151      	lsls	r1, r2, #5
 8007800:	69fa      	ldr	r2, [r7, #28]
 8007802:	440a      	add	r2, r1
 8007804:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007808:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	e00f      	b.n	8007830 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	69fa      	ldr	r2, [r7, #28]
 8007824:	440a      	add	r2, r1
 8007826:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800782a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800782e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	68d9      	ldr	r1, [r3, #12]
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	781a      	ldrb	r2, [r3, #0]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	691b      	ldr	r3, [r3, #16]
 800783c:	b298      	uxth	r0, r3
 800783e:	79fb      	ldrb	r3, [r7, #7]
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	4603      	mov	r3, r0
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 f9b9 	bl	8007bbc <USB_WritePacket>
 800784a:	e105      	b.n	8007a58 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800784c:	69bb      	ldr	r3, [r7, #24]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	4413      	add	r3, r2
 8007854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	69ba      	ldr	r2, [r7, #24]
 800785c:	0151      	lsls	r1, r2, #5
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	440a      	add	r2, r1
 8007862:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007866:	0cdb      	lsrs	r3, r3, #19
 8007868:	04db      	lsls	r3, r3, #19
 800786a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	69ba      	ldr	r2, [r7, #24]
 800787c:	0151      	lsls	r1, r2, #5
 800787e:	69fa      	ldr	r2, [r7, #28]
 8007880:	440a      	add	r2, r1
 8007882:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007886:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800788a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800788e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d132      	bne.n	80078fc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	689a      	ldr	r2, [r3, #8]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	6a1b      	ldr	r3, [r3, #32]
 80078c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078c4:	69b9      	ldr	r1, [r7, #24]
 80078c6:	0148      	lsls	r0, r1, #5
 80078c8:	69f9      	ldr	r1, [r7, #28]
 80078ca:	4401      	add	r1, r0
 80078cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078d0:	4313      	orrs	r3, r2
 80078d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	69ba      	ldr	r2, [r7, #24]
 80078e4:	0151      	lsls	r1, r2, #5
 80078e6:	69fa      	ldr	r2, [r7, #28]
 80078e8:	440a      	add	r2, r1
 80078ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078f2:	6113      	str	r3, [r2, #16]
 80078f4:	e062      	b.n	80079bc <USB_EPStartXfer+0x490>
 80078f6:	bf00      	nop
 80078f8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d123      	bne.n	800794c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	015a      	lsls	r2, r3, #5
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	4413      	add	r3, r2
 800790c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007910:	691a      	ldr	r2, [r3, #16]
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800791a:	69b9      	ldr	r1, [r7, #24]
 800791c:	0148      	lsls	r0, r1, #5
 800791e:	69f9      	ldr	r1, [r7, #28]
 8007920:	4401      	add	r1, r0
 8007922:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007926:	4313      	orrs	r3, r2
 8007928:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	4413      	add	r3, r2
 8007932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	0151      	lsls	r1, r2, #5
 800793c:	69fa      	ldr	r2, [r7, #28]
 800793e:	440a      	add	r2, r1
 8007940:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007944:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007948:	6113      	str	r3, [r2, #16]
 800794a:	e037      	b.n	80079bc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	691a      	ldr	r2, [r3, #16]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	4413      	add	r3, r2
 8007956:	1e5a      	subs	r2, r3, #1
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007960:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	8afa      	ldrh	r2, [r7, #22]
 8007968:	fb03 f202 	mul.w	r2, r3, r2
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800797c:	691a      	ldr	r2, [r3, #16]
 800797e:	8afb      	ldrh	r3, [r7, #22]
 8007980:	04d9      	lsls	r1, r3, #19
 8007982:	4b38      	ldr	r3, [pc, #224]	@ (8007a64 <USB_EPStartXfer+0x538>)
 8007984:	400b      	ands	r3, r1
 8007986:	69b9      	ldr	r1, [r7, #24]
 8007988:	0148      	lsls	r0, r1, #5
 800798a:	69f9      	ldr	r1, [r7, #28]
 800798c:	4401      	add	r1, r0
 800798e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007992:	4313      	orrs	r3, r2
 8007994:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079a2:	691a      	ldr	r2, [r3, #16]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079ac:	69b9      	ldr	r1, [r7, #24]
 80079ae:	0148      	lsls	r0, r1, #5
 80079b0:	69f9      	ldr	r1, [r7, #28]
 80079b2:	4401      	add	r1, r0
 80079b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079b8:	4313      	orrs	r3, r2
 80079ba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80079bc:	79fb      	ldrb	r3, [r7, #7]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d10d      	bne.n	80079de <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d009      	beq.n	80079de <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	68d9      	ldr	r1, [r3, #12]
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	015a      	lsls	r2, r3, #5
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	4413      	add	r3, r2
 80079d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079da:	460a      	mov	r2, r1
 80079dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	791b      	ldrb	r3, [r3, #4]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d128      	bne.n	8007a38 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d110      	bne.n	8007a18 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	0151      	lsls	r1, r2, #5
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	440a      	add	r2, r1
 8007a0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	e00f      	b.n	8007a38 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	69ba      	ldr	r2, [r7, #24]
 8007a28:	0151      	lsls	r1, r2, #5
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	69ba      	ldr	r2, [r7, #24]
 8007a48:	0151      	lsls	r1, r2, #5
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	440a      	add	r2, r1
 8007a4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a52:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3720      	adds	r7, #32
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	1ff80000 	.word	0x1ff80000

08007a68 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b087      	sub	sp, #28
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	785b      	ldrb	r3, [r3, #1]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d14a      	bne.n	8007b1c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a9e:	f040 8086 	bne.w	8007bae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	7812      	ldrb	r2, [r2, #0]
 8007ab6:	0151      	lsls	r1, r2, #5
 8007ab8:	693a      	ldr	r2, [r7, #16]
 8007aba:	440a      	add	r2, r1
 8007abc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ac0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007ac4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	015a      	lsls	r2, r3, #5
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	7812      	ldrb	r2, [r2, #0]
 8007ada:	0151      	lsls	r1, r2, #5
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	440a      	add	r2, r1
 8007ae0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ae4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ae8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3301      	adds	r3, #1
 8007aee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d902      	bls.n	8007b00 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	75fb      	strb	r3, [r7, #23]
          break;
 8007afe:	e056      	b.n	8007bae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b18:	d0e7      	beq.n	8007aea <USB_EPStopXfer+0x82>
 8007b1a:	e048      	b.n	8007bae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	015a      	lsls	r2, r3, #5
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	4413      	add	r3, r2
 8007b26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b34:	d13b      	bne.n	8007bae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	015a      	lsls	r2, r3, #5
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	4413      	add	r3, r2
 8007b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	7812      	ldrb	r2, [r2, #0]
 8007b4a:	0151      	lsls	r1, r2, #5
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	440a      	add	r2, r1
 8007b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b58:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	015a      	lsls	r2, r3, #5
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	4413      	add	r3, r2
 8007b64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	7812      	ldrb	r2, [r2, #0]
 8007b6e:	0151      	lsls	r1, r2, #5
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	440a      	add	r2, r1
 8007b74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	3301      	adds	r3, #1
 8007b82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d902      	bls.n	8007b94 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	75fb      	strb	r3, [r7, #23]
          break;
 8007b92:	e00c      	b.n	8007bae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	015a      	lsls	r2, r3, #5
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ba8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bac:	d0e7      	beq.n	8007b7e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	371c      	adds	r7, #28
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b089      	sub	sp, #36	@ 0x24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	60f8      	str	r0, [r7, #12]
 8007bc4:	60b9      	str	r1, [r7, #8]
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	461a      	mov	r2, r3
 8007bca:	460b      	mov	r3, r1
 8007bcc:	71fb      	strb	r3, [r7, #7]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007bda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d123      	bne.n	8007c2a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007be2:	88bb      	ldrh	r3, [r7, #4]
 8007be4:	3303      	adds	r3, #3
 8007be6:	089b      	lsrs	r3, r3, #2
 8007be8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007bea:	2300      	movs	r3, #0
 8007bec:	61bb      	str	r3, [r7, #24]
 8007bee:	e018      	b.n	8007c22 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007bf0:	79fb      	ldrb	r3, [r7, #7]
 8007bf2:	031a      	lsls	r2, r3, #12
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	3301      	adds	r3, #1
 8007c08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	3301      	adds	r3, #1
 8007c14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	3301      	adds	r3, #1
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	69ba      	ldr	r2, [r7, #24]
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d3e2      	bcc.n	8007bf0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3724      	adds	r7, #36	@ 0x24
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b08b      	sub	sp, #44	@ 0x2c
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	4613      	mov	r3, r2
 8007c44:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007c4e:	88fb      	ldrh	r3, [r7, #6]
 8007c50:	089b      	lsrs	r3, r3, #2
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	f003 0303 	and.w	r3, r3, #3
 8007c5c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007c5e:	2300      	movs	r3, #0
 8007c60:	623b      	str	r3, [r7, #32]
 8007c62:	e014      	b.n	8007c8e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c72:	3301      	adds	r3, #1
 8007c74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c78:	3301      	adds	r3, #1
 8007c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7e:	3301      	adds	r3, #1
 8007c80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	3301      	adds	r3, #1
 8007c86:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	623b      	str	r3, [r7, #32]
 8007c8e:	6a3a      	ldr	r2, [r7, #32]
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d3e6      	bcc.n	8007c64 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c96:	8bfb      	ldrh	r3, [r7, #30]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d01e      	beq.n	8007cda <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f107 0310 	add.w	r3, r7, #16
 8007cac:	6812      	ldr	r2, [r2, #0]
 8007cae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cbc:	b2da      	uxtb	r2, r3
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc0:	701a      	strb	r2, [r3, #0]
      i++;
 8007cc2:	6a3b      	ldr	r3, [r7, #32]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	623b      	str	r3, [r7, #32]
      pDest++;
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cca:	3301      	adds	r3, #1
 8007ccc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007cce:	8bfb      	ldrh	r3, [r7, #30]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007cd4:	8bfb      	ldrh	r3, [r7, #30]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1ea      	bne.n	8007cb0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	372c      	adds	r7, #44	@ 0x2c
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	785b      	ldrb	r3, [r3, #1]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d12c      	bne.n	8007d5e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	db12      	blt.n	8007d3c <USB_EPSetStall+0x54>
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00f      	beq.n	8007d3c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	015a      	lsls	r2, r3, #5
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	0151      	lsls	r1, r2, #5
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	440a      	add	r2, r1
 8007d32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d3a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	0151      	lsls	r1, r2, #5
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	440a      	add	r2, r1
 8007d52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d5a:	6013      	str	r3, [r2, #0]
 8007d5c:	e02b      	b.n	8007db6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	db12      	blt.n	8007d96 <USB_EPSetStall+0xae>
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00f      	beq.n	8007d96 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	015a      	lsls	r2, r3, #5
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	0151      	lsls	r1, r2, #5
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	440a      	add	r2, r1
 8007d8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d90:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d94:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	015a      	lsls	r2, r3, #5
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	0151      	lsls	r1, r2, #5
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	440a      	add	r2, r1
 8007dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007db0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007db4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	785b      	ldrb	r3, [r3, #1]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d128      	bne.n	8007e32 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007dfe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	791b      	ldrb	r3, [r3, #4]
 8007e04:	2b03      	cmp	r3, #3
 8007e06:	d003      	beq.n	8007e10 <USB_EPClearStall+0x4c>
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	791b      	ldrb	r3, [r3, #4]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d138      	bne.n	8007e82 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	0151      	lsls	r1, r2, #5
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	440a      	add	r2, r1
 8007e26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	e027      	b.n	8007e82 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	0151      	lsls	r1, r2, #5
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	440a      	add	r2, r1
 8007e48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e4c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e50:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	791b      	ldrb	r3, [r3, #4]
 8007e56:	2b03      	cmp	r3, #3
 8007e58:	d003      	beq.n	8007e62 <USB_EPClearStall+0x9e>
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	791b      	ldrb	r3, [r3, #4]
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	d10f      	bne.n	8007e82 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	015a      	lsls	r2, r3, #5
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	4413      	add	r3, r2
 8007e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	0151      	lsls	r1, r2, #5
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	440a      	add	r2, r1
 8007e78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e80:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e82:	2300      	movs	r3, #0
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	460b      	mov	r3, r1
 8007e9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007eb2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	78fb      	ldrb	r3, [r7, #3]
 8007ebe:	011b      	lsls	r3, r3, #4
 8007ec0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007ec4:	68f9      	ldr	r1, [r7, #12]
 8007ec6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ef6:	f023 0303 	bic.w	r3, r3, #3
 8007efa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f0a:	f023 0302 	bic.w	r3, r3, #2
 8007f0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr

08007f1e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b085      	sub	sp, #20
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f38:	f023 0303 	bic.w	r3, r3, #3
 8007f3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f4c:	f043 0302 	orr.w	r3, r3, #2
 8007f50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	695b      	ldr	r3, [r3, #20]
 8007f6c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	699b      	ldr	r3, [r3, #24]
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	4013      	ands	r3, r2
 8007f76:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f78:	68fb      	ldr	r3, [r7, #12]
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3714      	adds	r7, #20
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f86:	b480      	push	{r7}
 8007f88:	b085      	sub	sp, #20
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f98:	699b      	ldr	r3, [r3, #24]
 8007f9a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa2:	69db      	ldr	r3, [r3, #28]
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	0c1b      	lsrs	r3, r3, #16
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3714      	adds	r7, #20
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b085      	sub	sp, #20
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd6:	69db      	ldr	r3, [r3, #28]
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	4013      	ands	r3, r2
 8007fdc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	b29b      	uxth	r3, r3
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3714      	adds	r7, #20
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b085      	sub	sp, #20
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007ffe:	78fb      	ldrb	r3, [r7, #3]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4413      	add	r3, r2
 8008006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008014:	695b      	ldr	r3, [r3, #20]
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	4013      	ands	r3, r2
 800801a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800801c:	68bb      	ldr	r3, [r7, #8]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3714      	adds	r7, #20
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr

0800802a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800802a:	b480      	push	{r7}
 800802c:	b087      	sub	sp, #28
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	460b      	mov	r3, r1
 8008034:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800804a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800804c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	f003 030f 	and.w	r3, r3, #15
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	fa22 f303 	lsr.w	r3, r2, r3
 800805a:	01db      	lsls	r3, r3, #7
 800805c:	b2db      	uxtb	r3, r3
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	4313      	orrs	r3, r2
 8008062:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008064:	78fb      	ldrb	r3, [r7, #3]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	693a      	ldr	r2, [r7, #16]
 8008074:	4013      	ands	r3, r2
 8008076:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008078:	68bb      	ldr	r3, [r7, #8]
}
 800807a:	4618      	mov	r0, r3
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	f003 0301 	and.w	r3, r3, #1
}
 8008096:	4618      	mov	r0, r3
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b085      	sub	sp, #20
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80080c0:	f023 0307 	bic.w	r3, r3, #7
 80080c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3714      	adds	r7, #20
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b087      	sub	sp, #28
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	460b      	mov	r3, r1
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	333c      	adds	r3, #60	@ 0x3c
 80080fe:	3304      	adds	r3, #4
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	4a26      	ldr	r2, [pc, #152]	@ (80081a0 <USB_EP0_OutStart+0xb8>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d90a      	bls.n	8008122 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800811c:	d101      	bne.n	8008122 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800811e:	2300      	movs	r3, #0
 8008120:	e037      	b.n	8008192 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008128:	461a      	mov	r2, r3
 800812a:	2300      	movs	r3, #0
 800812c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	697a      	ldr	r2, [r7, #20]
 8008138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800813c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008140:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008150:	f043 0318 	orr.w	r3, r3, #24
 8008154:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008164:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008168:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800816a:	7afb      	ldrb	r3, [r7, #11]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d10f      	bne.n	8008190 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008176:	461a      	mov	r2, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800818a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800818e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	371c      	adds	r7, #28
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop
 80081a0:	4f54300a 	.word	0x4f54300a

080081a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081ac:	2300      	movs	r3, #0
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	3301      	adds	r3, #1
 80081b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081bc:	d901      	bls.n	80081c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e01b      	b.n	80081fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	daf2      	bge.n	80081b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	f043 0201 	orr.w	r2, r3, #1
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	3301      	adds	r3, #1
 80081de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081e6:	d901      	bls.n	80081ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80081e8:	2303      	movs	r3, #3
 80081ea:	e006      	b.n	80081fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	f003 0301 	and.w	r3, r3, #1
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d0f0      	beq.n	80081da <USB_CoreReset+0x36>

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
	...

08008208 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	460b      	mov	r3, r1
 8008212:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008214:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008218:	f002 fc38 	bl	800aa8c <USBD_static_malloc>
 800821c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d109      	bne.n	8008238 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	32b0      	adds	r2, #176	@ 0xb0
 800822e:	2100      	movs	r1, #0
 8008230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008234:	2302      	movs	r3, #2
 8008236:	e0d4      	b.n	80083e2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008238:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800823c:	2100      	movs	r1, #0
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f003 fad0 	bl	800b7e4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	32b0      	adds	r2, #176	@ 0xb0
 800824e:	68f9      	ldr	r1, [r7, #12]
 8008250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	32b0      	adds	r2, #176	@ 0xb0
 800825e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	7c1b      	ldrb	r3, [r3, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d138      	bne.n	80082e2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008270:	4b5e      	ldr	r3, [pc, #376]	@ (80083ec <USBD_CDC_Init+0x1e4>)
 8008272:	7819      	ldrb	r1, [r3, #0]
 8008274:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008278:	2202      	movs	r2, #2
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f002 fae3 	bl	800a846 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008280:	4b5a      	ldr	r3, [pc, #360]	@ (80083ec <USBD_CDC_Init+0x1e4>)
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	f003 020f 	and.w	r2, r3, #15
 8008288:	6879      	ldr	r1, [r7, #4]
 800828a:	4613      	mov	r3, r2
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	4413      	add	r3, r2
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	440b      	add	r3, r1
 8008294:	3324      	adds	r3, #36	@ 0x24
 8008296:	2201      	movs	r2, #1
 8008298:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800829a:	4b55      	ldr	r3, [pc, #340]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 800829c:	7819      	ldrb	r1, [r3, #0]
 800829e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082a2:	2202      	movs	r2, #2
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f002 face 	bl	800a846 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082aa:	4b51      	ldr	r3, [pc, #324]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	f003 020f 	and.w	r2, r3, #15
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	4613      	mov	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	440b      	add	r3, r1
 80082be:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082c2:	2201      	movs	r2, #1
 80082c4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80082c6:	4b4b      	ldr	r3, [pc, #300]	@ (80083f4 <USBD_CDC_Init+0x1ec>)
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	f003 020f 	and.w	r2, r3, #15
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	4613      	mov	r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4413      	add	r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	440b      	add	r3, r1
 80082da:	3326      	adds	r3, #38	@ 0x26
 80082dc:	2210      	movs	r2, #16
 80082de:	801a      	strh	r2, [r3, #0]
 80082e0:	e035      	b.n	800834e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082e2:	4b42      	ldr	r3, [pc, #264]	@ (80083ec <USBD_CDC_Init+0x1e4>)
 80082e4:	7819      	ldrb	r1, [r3, #0]
 80082e6:	2340      	movs	r3, #64	@ 0x40
 80082e8:	2202      	movs	r2, #2
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f002 faab 	bl	800a846 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082f0:	4b3e      	ldr	r3, [pc, #248]	@ (80083ec <USBD_CDC_Init+0x1e4>)
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	f003 020f 	and.w	r2, r3, #15
 80082f8:	6879      	ldr	r1, [r7, #4]
 80082fa:	4613      	mov	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	440b      	add	r3, r1
 8008304:	3324      	adds	r3, #36	@ 0x24
 8008306:	2201      	movs	r2, #1
 8008308:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800830a:	4b39      	ldr	r3, [pc, #228]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 800830c:	7819      	ldrb	r1, [r3, #0]
 800830e:	2340      	movs	r3, #64	@ 0x40
 8008310:	2202      	movs	r2, #2
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f002 fa97 	bl	800a846 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008318:	4b35      	ldr	r3, [pc, #212]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	f003 020f 	and.w	r2, r3, #15
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	440b      	add	r3, r1
 800832c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008330:	2201      	movs	r2, #1
 8008332:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008334:	4b2f      	ldr	r3, [pc, #188]	@ (80083f4 <USBD_CDC_Init+0x1ec>)
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	f003 020f 	and.w	r2, r3, #15
 800833c:	6879      	ldr	r1, [r7, #4]
 800833e:	4613      	mov	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	440b      	add	r3, r1
 8008348:	3326      	adds	r3, #38	@ 0x26
 800834a:	2210      	movs	r2, #16
 800834c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800834e:	4b29      	ldr	r3, [pc, #164]	@ (80083f4 <USBD_CDC_Init+0x1ec>)
 8008350:	7819      	ldrb	r1, [r3, #0]
 8008352:	2308      	movs	r3, #8
 8008354:	2203      	movs	r2, #3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f002 fa75 	bl	800a846 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800835c:	4b25      	ldr	r3, [pc, #148]	@ (80083f4 <USBD_CDC_Init+0x1ec>)
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	f003 020f 	and.w	r2, r3, #15
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	4613      	mov	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	4413      	add	r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	440b      	add	r3, r1
 8008370:	3324      	adds	r3, #36	@ 0x24
 8008372:	2201      	movs	r2, #1
 8008374:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	33b0      	adds	r3, #176	@ 0xb0
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	4413      	add	r3, r2
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2200      	movs	r2, #0
 8008396:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d101      	bne.n	80083b0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80083ac:	2302      	movs	r3, #2
 80083ae:	e018      	b.n	80083e2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	7c1b      	ldrb	r3, [r3, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d10a      	bne.n	80083ce <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083b8:	4b0d      	ldr	r3, [pc, #52]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 80083ba:	7819      	ldrb	r1, [r3, #0]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f002 fb2c 	bl	800aa24 <USBD_LL_PrepareReceive>
 80083cc:	e008      	b.n	80083e0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083ce:	4b08      	ldr	r3, [pc, #32]	@ (80083f0 <USBD_CDC_Init+0x1e8>)
 80083d0:	7819      	ldrb	r1, [r3, #0]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083d8:	2340      	movs	r3, #64	@ 0x40
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f002 fb22 	bl	800aa24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	200000b7 	.word	0x200000b7
 80083f0:	200000b8 	.word	0x200000b8
 80083f4:	200000b9 	.word	0x200000b9

080083f8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	460b      	mov	r3, r1
 8008402:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008404:	4b3a      	ldr	r3, [pc, #232]	@ (80084f0 <USBD_CDC_DeInit+0xf8>)
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	4619      	mov	r1, r3
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f002 fa41 	bl	800a892 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008410:	4b37      	ldr	r3, [pc, #220]	@ (80084f0 <USBD_CDC_DeInit+0xf8>)
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	f003 020f 	and.w	r2, r3, #15
 8008418:	6879      	ldr	r1, [r7, #4]
 800841a:	4613      	mov	r3, r2
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4413      	add	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	440b      	add	r3, r1
 8008424:	3324      	adds	r3, #36	@ 0x24
 8008426:	2200      	movs	r2, #0
 8008428:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800842a:	4b32      	ldr	r3, [pc, #200]	@ (80084f4 <USBD_CDC_DeInit+0xfc>)
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f002 fa2e 	bl	800a892 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008436:	4b2f      	ldr	r3, [pc, #188]	@ (80084f4 <USBD_CDC_DeInit+0xfc>)
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	f003 020f 	and.w	r2, r3, #15
 800843e:	6879      	ldr	r1, [r7, #4]
 8008440:	4613      	mov	r3, r2
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	4413      	add	r3, r2
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	440b      	add	r3, r1
 800844a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800844e:	2200      	movs	r2, #0
 8008450:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008452:	4b29      	ldr	r3, [pc, #164]	@ (80084f8 <USBD_CDC_DeInit+0x100>)
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f002 fa1a 	bl	800a892 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800845e:	4b26      	ldr	r3, [pc, #152]	@ (80084f8 <USBD_CDC_DeInit+0x100>)
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	f003 020f 	and.w	r2, r3, #15
 8008466:	6879      	ldr	r1, [r7, #4]
 8008468:	4613      	mov	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	4413      	add	r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	440b      	add	r3, r1
 8008472:	3324      	adds	r3, #36	@ 0x24
 8008474:	2200      	movs	r2, #0
 8008476:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008478:	4b1f      	ldr	r3, [pc, #124]	@ (80084f8 <USBD_CDC_DeInit+0x100>)
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	f003 020f 	and.w	r2, r3, #15
 8008480:	6879      	ldr	r1, [r7, #4]
 8008482:	4613      	mov	r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4413      	add	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	440b      	add	r3, r1
 800848c:	3326      	adds	r3, #38	@ 0x26
 800848e:	2200      	movs	r2, #0
 8008490:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	32b0      	adds	r2, #176	@ 0xb0
 800849c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d01f      	beq.n	80084e4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	33b0      	adds	r3, #176	@ 0xb0
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4413      	add	r3, r2
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	32b0      	adds	r2, #176	@ 0xb0
 80084c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f002 faee 	bl	800aaa8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	32b0      	adds	r2, #176	@ 0xb0
 80084d6:	2100      	movs	r1, #0
 80084d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	200000b7 	.word	0x200000b7
 80084f4:	200000b8 	.word	0x200000b8
 80084f8:	200000b9 	.word	0x200000b9

080084fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	32b0      	adds	r2, #176	@ 0xb0
 8008510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008514:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008516:	2300      	movs	r3, #0
 8008518:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800851a:	2300      	movs	r3, #0
 800851c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800851e:	2300      	movs	r3, #0
 8008520:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008528:	2303      	movs	r3, #3
 800852a:	e0bf      	b.n	80086ac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008534:	2b00      	cmp	r3, #0
 8008536:	d050      	beq.n	80085da <USBD_CDC_Setup+0xde>
 8008538:	2b20      	cmp	r3, #32
 800853a:	f040 80af 	bne.w	800869c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	88db      	ldrh	r3, [r3, #6]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d03a      	beq.n	80085bc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	781b      	ldrb	r3, [r3, #0]
 800854a:	b25b      	sxtb	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	da1b      	bge.n	8008588 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	33b0      	adds	r3, #176	@ 0xb0
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	4413      	add	r3, r2
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	683a      	ldr	r2, [r7, #0]
 8008564:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008566:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	88d2      	ldrh	r2, [r2, #6]
 800856c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	88db      	ldrh	r3, [r3, #6]
 8008572:	2b07      	cmp	r3, #7
 8008574:	bf28      	it	cs
 8008576:	2307      	movcs	r3, #7
 8008578:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	89fa      	ldrh	r2, [r7, #14]
 800857e:	4619      	mov	r1, r3
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f001 fd53 	bl	800a02c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008586:	e090      	b.n	80086aa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	785a      	ldrb	r2, [r3, #1]
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	88db      	ldrh	r3, [r3, #6]
 8008596:	2b3f      	cmp	r3, #63	@ 0x3f
 8008598:	d803      	bhi.n	80085a2 <USBD_CDC_Setup+0xa6>
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	88db      	ldrh	r3, [r3, #6]
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	e000      	b.n	80085a4 <USBD_CDC_Setup+0xa8>
 80085a2:	2240      	movs	r2, #64	@ 0x40
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80085aa:	6939      	ldr	r1, [r7, #16]
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80085b2:	461a      	mov	r2, r3
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f001 fd65 	bl	800a084 <USBD_CtlPrepareRx>
      break;
 80085ba:	e076      	b.n	80086aa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	33b0      	adds	r3, #176	@ 0xb0
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4413      	add	r3, r2
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	7850      	ldrb	r0, [r2, #1]
 80085d2:	2200      	movs	r2, #0
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	4798      	blx	r3
      break;
 80085d8:	e067      	b.n	80086aa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	785b      	ldrb	r3, [r3, #1]
 80085de:	2b0b      	cmp	r3, #11
 80085e0:	d851      	bhi.n	8008686 <USBD_CDC_Setup+0x18a>
 80085e2:	a201      	add	r2, pc, #4	@ (adr r2, 80085e8 <USBD_CDC_Setup+0xec>)
 80085e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e8:	08008619 	.word	0x08008619
 80085ec:	08008695 	.word	0x08008695
 80085f0:	08008687 	.word	0x08008687
 80085f4:	08008687 	.word	0x08008687
 80085f8:	08008687 	.word	0x08008687
 80085fc:	08008687 	.word	0x08008687
 8008600:	08008687 	.word	0x08008687
 8008604:	08008687 	.word	0x08008687
 8008608:	08008687 	.word	0x08008687
 800860c:	08008687 	.word	0x08008687
 8008610:	08008643 	.word	0x08008643
 8008614:	0800866d 	.word	0x0800866d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b03      	cmp	r3, #3
 8008622:	d107      	bne.n	8008634 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008624:	f107 030a 	add.w	r3, r7, #10
 8008628:	2202      	movs	r2, #2
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f001 fcfd 	bl	800a02c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008632:	e032      	b.n	800869a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008634:	6839      	ldr	r1, [r7, #0]
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f001 fc7b 	bl	8009f32 <USBD_CtlError>
            ret = USBD_FAIL;
 800863c:	2303      	movs	r3, #3
 800863e:	75fb      	strb	r3, [r7, #23]
          break;
 8008640:	e02b      	b.n	800869a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b03      	cmp	r3, #3
 800864c:	d107      	bne.n	800865e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800864e:	f107 030d 	add.w	r3, r7, #13
 8008652:	2201      	movs	r2, #1
 8008654:	4619      	mov	r1, r3
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f001 fce8 	bl	800a02c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800865c:	e01d      	b.n	800869a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800865e:	6839      	ldr	r1, [r7, #0]
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f001 fc66 	bl	8009f32 <USBD_CtlError>
            ret = USBD_FAIL;
 8008666:	2303      	movs	r3, #3
 8008668:	75fb      	strb	r3, [r7, #23]
          break;
 800866a:	e016      	b.n	800869a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b03      	cmp	r3, #3
 8008676:	d00f      	beq.n	8008698 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f001 fc59 	bl	8009f32 <USBD_CtlError>
            ret = USBD_FAIL;
 8008680:	2303      	movs	r3, #3
 8008682:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008684:	e008      	b.n	8008698 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008686:	6839      	ldr	r1, [r7, #0]
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f001 fc52 	bl	8009f32 <USBD_CtlError>
          ret = USBD_FAIL;
 800868e:	2303      	movs	r3, #3
 8008690:	75fb      	strb	r3, [r7, #23]
          break;
 8008692:	e002      	b.n	800869a <USBD_CDC_Setup+0x19e>
          break;
 8008694:	bf00      	nop
 8008696:	e008      	b.n	80086aa <USBD_CDC_Setup+0x1ae>
          break;
 8008698:	bf00      	nop
      }
      break;
 800869a:	e006      	b.n	80086aa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 fc47 	bl	8009f32 <USBD_CtlError>
      ret = USBD_FAIL;
 80086a4:	2303      	movs	r3, #3
 80086a6:	75fb      	strb	r3, [r7, #23]
      break;
 80086a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80086aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	32b0      	adds	r2, #176	@ 0xb0
 80086d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d101      	bne.n	80086de <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80086da:	2303      	movs	r3, #3
 80086dc:	e065      	b.n	80087aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	32b0      	adds	r2, #176	@ 0xb0
 80086e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	f003 020f 	and.w	r2, r3, #15
 80086f4:	6879      	ldr	r1, [r7, #4]
 80086f6:	4613      	mov	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	440b      	add	r3, r1
 8008700:	3318      	adds	r3, #24
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d02f      	beq.n	8008768 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	f003 020f 	and.w	r2, r3, #15
 800870e:	6879      	ldr	r1, [r7, #4]
 8008710:	4613      	mov	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	440b      	add	r3, r1
 800871a:	3318      	adds	r3, #24
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	78fb      	ldrb	r3, [r7, #3]
 8008720:	f003 010f 	and.w	r1, r3, #15
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	460b      	mov	r3, r1
 8008728:	00db      	lsls	r3, r3, #3
 800872a:	440b      	add	r3, r1
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4403      	add	r3, r0
 8008730:	331c      	adds	r3, #28
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	fbb2 f1f3 	udiv	r1, r2, r3
 8008738:	fb01 f303 	mul.w	r3, r1, r3
 800873c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800873e:	2b00      	cmp	r3, #0
 8008740:	d112      	bne.n	8008768 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008742:	78fb      	ldrb	r3, [r7, #3]
 8008744:	f003 020f 	and.w	r2, r3, #15
 8008748:	6879      	ldr	r1, [r7, #4]
 800874a:	4613      	mov	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	4413      	add	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	440b      	add	r3, r1
 8008754:	3318      	adds	r3, #24
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800875a:	78f9      	ldrb	r1, [r7, #3]
 800875c:	2300      	movs	r3, #0
 800875e:	2200      	movs	r2, #0
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f002 f93e 	bl	800a9e2 <USBD_LL_Transmit>
 8008766:	e01f      	b.n	80087a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2200      	movs	r2, #0
 800876c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	33b0      	adds	r3, #176	@ 0xb0
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	4413      	add	r3, r2
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	691b      	ldr	r3, [r3, #16]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d010      	beq.n	80087a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	33b0      	adds	r3, #176	@ 0xb0
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	68ba      	ldr	r2, [r7, #8]
 800879a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80087a4:	78fa      	ldrb	r2, [r7, #3]
 80087a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	460b      	mov	r3, r1
 80087bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	32b0      	adds	r2, #176	@ 0xb0
 80087c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	32b0      	adds	r2, #176	@ 0xb0
 80087d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e01a      	b.n	800881a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80087e4:	78fb      	ldrb	r3, [r7, #3]
 80087e6:	4619      	mov	r1, r3
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f002 f93c 	bl	800aa66 <USBD_LL_GetRxDataSize>
 80087ee:	4602      	mov	r2, r0
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	33b0      	adds	r3, #176	@ 0xb0
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008814:	4611      	mov	r1, r2
 8008816:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b084      	sub	sp, #16
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	32b0      	adds	r2, #176	@ 0xb0
 8008834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008838:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d101      	bne.n	8008844 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008840:	2303      	movs	r3, #3
 8008842:	e024      	b.n	800888e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	33b0      	adds	r3, #176	@ 0xb0
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	4413      	add	r3, r2
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d019      	beq.n	800888c <USBD_CDC_EP0_RxReady+0x6a>
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800885e:	2bff      	cmp	r3, #255	@ 0xff
 8008860:	d014      	beq.n	800888c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	33b0      	adds	r3, #176	@ 0xb0
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800887a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008882:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	22ff      	movs	r2, #255	@ 0xff
 8008888:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800888c:	2300      	movs	r3, #0
}
 800888e:	4618      	mov	r0, r3
 8008890:	3710      	adds	r7, #16
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
	...

08008898 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088a0:	2182      	movs	r1, #130	@ 0x82
 80088a2:	4818      	ldr	r0, [pc, #96]	@ (8008904 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088a4:	f000 fd0f 	bl	80092c6 <USBD_GetEpDesc>
 80088a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088aa:	2101      	movs	r1, #1
 80088ac:	4815      	ldr	r0, [pc, #84]	@ (8008904 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088ae:	f000 fd0a 	bl	80092c6 <USBD_GetEpDesc>
 80088b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088b4:	2181      	movs	r1, #129	@ 0x81
 80088b6:	4813      	ldr	r0, [pc, #76]	@ (8008904 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088b8:	f000 fd05 	bl	80092c6 <USBD_GetEpDesc>
 80088bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d002      	beq.n	80088ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	2210      	movs	r2, #16
 80088c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d006      	beq.n	80088de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088d8:	711a      	strb	r2, [r3, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d006      	beq.n	80088f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2200      	movs	r2, #0
 80088e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088ec:	711a      	strb	r2, [r3, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2243      	movs	r2, #67	@ 0x43
 80088f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088f8:	4b02      	ldr	r3, [pc, #8]	@ (8008904 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	20000074 	.word	0x20000074

08008908 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b086      	sub	sp, #24
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008910:	2182      	movs	r1, #130	@ 0x82
 8008912:	4818      	ldr	r0, [pc, #96]	@ (8008974 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008914:	f000 fcd7 	bl	80092c6 <USBD_GetEpDesc>
 8008918:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800891a:	2101      	movs	r1, #1
 800891c:	4815      	ldr	r0, [pc, #84]	@ (8008974 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800891e:	f000 fcd2 	bl	80092c6 <USBD_GetEpDesc>
 8008922:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008924:	2181      	movs	r1, #129	@ 0x81
 8008926:	4813      	ldr	r0, [pc, #76]	@ (8008974 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008928:	f000 fccd 	bl	80092c6 <USBD_GetEpDesc>
 800892c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d002      	beq.n	800893a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2210      	movs	r2, #16
 8008938:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d006      	beq.n	800894e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	2200      	movs	r2, #0
 8008944:	711a      	strb	r2, [r3, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	f042 0202 	orr.w	r2, r2, #2
 800894c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d006      	beq.n	8008962 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	711a      	strb	r2, [r3, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	f042 0202 	orr.w	r2, r2, #2
 8008960:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2243      	movs	r2, #67	@ 0x43
 8008966:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008968:	4b02      	ldr	r3, [pc, #8]	@ (8008974 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800896a:	4618      	mov	r0, r3
 800896c:	3718      	adds	r7, #24
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	20000074 	.word	0x20000074

08008978 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b086      	sub	sp, #24
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008980:	2182      	movs	r1, #130	@ 0x82
 8008982:	4818      	ldr	r0, [pc, #96]	@ (80089e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008984:	f000 fc9f 	bl	80092c6 <USBD_GetEpDesc>
 8008988:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800898a:	2101      	movs	r1, #1
 800898c:	4815      	ldr	r0, [pc, #84]	@ (80089e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800898e:	f000 fc9a 	bl	80092c6 <USBD_GetEpDesc>
 8008992:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008994:	2181      	movs	r1, #129	@ 0x81
 8008996:	4813      	ldr	r0, [pc, #76]	@ (80089e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008998:	f000 fc95 	bl	80092c6 <USBD_GetEpDesc>
 800899c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d002      	beq.n	80089aa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	2210      	movs	r2, #16
 80089a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d006      	beq.n	80089be <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089b8:	711a      	strb	r2, [r3, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d006      	beq.n	80089d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089cc:	711a      	strb	r2, [r3, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2243      	movs	r2, #67	@ 0x43
 80089d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089d8:	4b02      	ldr	r3, [pc, #8]	@ (80089e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3718      	adds	r7, #24
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	20000074 	.word	0x20000074

080089e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	220a      	movs	r2, #10
 80089f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80089f6:	4b03      	ldr	r3, [pc, #12]	@ (8008a04 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr
 8008a04:	20000030 	.word	0x20000030

08008a08 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d101      	bne.n	8008a1c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008a18:	2303      	movs	r3, #3
 8008a1a:	e009      	b.n	8008a30 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	33b0      	adds	r3, #176	@ 0xb0
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4413      	add	r3, r2
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b087      	sub	sp, #28
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	60f8      	str	r0, [r7, #12]
 8008a44:	60b9      	str	r1, [r7, #8]
 8008a46:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	32b0      	adds	r2, #176	@ 0xb0
 8008a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a56:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	e008      	b.n	8008a74 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	68ba      	ldr	r2, [r7, #8]
 8008a66:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a72:	2300      	movs	r3, #0
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	371c      	adds	r7, #28
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b085      	sub	sp, #20
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	32b0      	adds	r2, #176	@ 0xb0
 8008a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a98:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008aa0:	2303      	movs	r3, #3
 8008aa2:	e004      	b.n	8008aae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
	...

08008abc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	32b0      	adds	r2, #176	@ 0xb0
 8008ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	32b0      	adds	r2, #176	@ 0xb0
 8008ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e018      	b.n	8008b1c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	7c1b      	ldrb	r3, [r3, #16]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10a      	bne.n	8008b08 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008af2:	4b0c      	ldr	r3, [pc, #48]	@ (8008b24 <USBD_CDC_ReceivePacket+0x68>)
 8008af4:	7819      	ldrb	r1, [r3, #0]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008afc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f001 ff8f 	bl	800aa24 <USBD_LL_PrepareReceive>
 8008b06:	e008      	b.n	8008b1a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b08:	4b06      	ldr	r3, [pc, #24]	@ (8008b24 <USBD_CDC_ReceivePacket+0x68>)
 8008b0a:	7819      	ldrb	r1, [r3, #0]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b12:	2340      	movs	r3, #64	@ 0x40
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 ff85 	bl	800aa24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3710      	adds	r7, #16
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}
 8008b24:	200000b8 	.word	0x200000b8

08008b28 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b086      	sub	sp, #24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	4613      	mov	r3, r2
 8008b34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e01f      	b.n	8008b80 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	68ba      	ldr	r2, [r7, #8]
 8008b62:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	79fa      	ldrb	r2, [r7, #7]
 8008b72:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f001 fdff 	bl	800a778 <USBD_LL_Init>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3718      	adds	r7, #24
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b92:	2300      	movs	r3, #0
 8008b94:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e025      	b.n	8008bec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	683a      	ldr	r2, [r7, #0]
 8008ba4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	32ae      	adds	r2, #174	@ 0xae
 8008bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d00f      	beq.n	8008bdc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	32ae      	adds	r2, #174	@ 0xae
 8008bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	f107 020e 	add.w	r2, r7, #14
 8008bd0:	4610      	mov	r0, r2
 8008bd2:	4798      	blx	r3
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008be2:	1c5a      	adds	r2, r3, #1
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3710      	adds	r7, #16
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 fe07 	bl	800a810 <USBD_LL_Start>
 8008c02:	4603      	mov	r3, r0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c14:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	370c      	adds	r7, #12
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b084      	sub	sp, #16
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d009      	beq.n	8008c50 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	78fa      	ldrb	r2, [r7, #3]
 8008c46:	4611      	mov	r1, r2
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	4798      	blx	r3
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b084      	sub	sp, #16
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	460b      	mov	r3, r1
 8008c64:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c66:	2300      	movs	r3, #0
 8008c68:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	78fa      	ldrb	r2, [r7, #3]
 8008c74:	4611      	mov	r1, r2
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	4798      	blx	r3
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d001      	beq.n	8008c84 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c80:	2303      	movs	r3, #3
 8008c82:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3710      	adds	r7, #16
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}

08008c8e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c8e:	b580      	push	{r7, lr}
 8008c90:	b084      	sub	sp, #16
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c9e:	6839      	ldr	r1, [r7, #0]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f001 f90c 	bl	8009ebe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2201      	movs	r2, #1
 8008caa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cc2:	f003 031f 	and.w	r3, r3, #31
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	d01a      	beq.n	8008d00 <USBD_LL_SetupStage+0x72>
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d822      	bhi.n	8008d14 <USBD_LL_SetupStage+0x86>
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <USBD_LL_SetupStage+0x4a>
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d00a      	beq.n	8008cec <USBD_LL_SetupStage+0x5e>
 8008cd6:	e01d      	b.n	8008d14 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 fb63 	bl	80093ac <USBD_StdDevReq>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	73fb      	strb	r3, [r7, #15]
      break;
 8008cea:	e020      	b.n	8008d2e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 fbcb 	bl	8009490 <USBD_StdItfReq>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	73fb      	strb	r3, [r7, #15]
      break;
 8008cfe:	e016      	b.n	8008d2e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d06:	4619      	mov	r1, r3
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 fc2d 	bl	8009568 <USBD_StdEPReq>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	73fb      	strb	r3, [r7, #15]
      break;
 8008d12:	e00c      	b.n	8008d2e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d1a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	4619      	mov	r1, r3
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f001 fdd4 	bl	800a8d0 <USBD_LL_StallEP>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d2c:	bf00      	nop
  }

  return ret;
 8008d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b086      	sub	sp, #24
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	460b      	mov	r3, r1
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d46:	2300      	movs	r3, #0
 8008d48:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008d4a:	7afb      	ldrb	r3, [r7, #11]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d16e      	bne.n	8008e2e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d5e:	2b03      	cmp	r3, #3
 8008d60:	f040 8098 	bne.w	8008e94 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	68db      	ldr	r3, [r3, #12]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d913      	bls.n	8008d98 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	1ad2      	subs	r2, r2, r3
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	68da      	ldr	r2, [r3, #12]
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	4293      	cmp	r3, r2
 8008d88:	bf28      	it	cs
 8008d8a:	4613      	movcs	r3, r2
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	6879      	ldr	r1, [r7, #4]
 8008d90:	68f8      	ldr	r0, [r7, #12]
 8008d92:	f001 f994 	bl	800a0be <USBD_CtlContinueRx>
 8008d96:	e07d      	b.n	8008e94 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d9e:	f003 031f 	and.w	r3, r3, #31
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d014      	beq.n	8008dd0 <USBD_LL_DataOutStage+0x98>
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d81d      	bhi.n	8008de6 <USBD_LL_DataOutStage+0xae>
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d002      	beq.n	8008db4 <USBD_LL_DataOutStage+0x7c>
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d003      	beq.n	8008dba <USBD_LL_DataOutStage+0x82>
 8008db2:	e018      	b.n	8008de6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	75bb      	strb	r3, [r7, #22]
            break;
 8008db8:	e018      	b.n	8008dec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f000 fa64 	bl	8009292 <USBD_CoreFindIF>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	75bb      	strb	r3, [r7, #22]
            break;
 8008dce:	e00d      	b.n	8008dec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	4619      	mov	r1, r3
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	f000 fa66 	bl	80092ac <USBD_CoreFindEP>
 8008de0:	4603      	mov	r3, r0
 8008de2:	75bb      	strb	r3, [r7, #22]
            break;
 8008de4:	e002      	b.n	8008dec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	75bb      	strb	r3, [r7, #22]
            break;
 8008dea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008dec:	7dbb      	ldrb	r3, [r7, #22]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d119      	bne.n	8008e26 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d113      	bne.n	8008e26 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008dfe:	7dba      	ldrb	r2, [r7, #22]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	32ae      	adds	r2, #174	@ 0xae
 8008e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00b      	beq.n	8008e26 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008e0e:	7dba      	ldrb	r2, [r7, #22]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e16:	7dba      	ldrb	r2, [r7, #22]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	32ae      	adds	r2, #174	@ 0xae
 8008e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f001 f95a 	bl	800a0e0 <USBD_CtlSendStatus>
 8008e2c:	e032      	b.n	8008e94 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e2e:	7afb      	ldrb	r3, [r7, #11]
 8008e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	4619      	mov	r1, r3
 8008e38:	68f8      	ldr	r0, [r7, #12]
 8008e3a:	f000 fa37 	bl	80092ac <USBD_CoreFindEP>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e42:	7dbb      	ldrb	r3, [r7, #22]
 8008e44:	2bff      	cmp	r3, #255	@ 0xff
 8008e46:	d025      	beq.n	8008e94 <USBD_LL_DataOutStage+0x15c>
 8008e48:	7dbb      	ldrb	r3, [r7, #22]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d122      	bne.n	8008e94 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	2b03      	cmp	r3, #3
 8008e58:	d117      	bne.n	8008e8a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e5a:	7dba      	ldrb	r2, [r7, #22]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	32ae      	adds	r2, #174	@ 0xae
 8008e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e64:	699b      	ldr	r3, [r3, #24]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00f      	beq.n	8008e8a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e6a:	7dba      	ldrb	r2, [r7, #22]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e72:	7dba      	ldrb	r2, [r7, #22]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	32ae      	adds	r2, #174	@ 0xae
 8008e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	7afa      	ldrb	r2, [r7, #11]
 8008e80:	4611      	mov	r1, r2
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	4798      	blx	r3
 8008e86:	4603      	mov	r3, r0
 8008e88:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e8a:	7dfb      	ldrb	r3, [r7, #23]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d001      	beq.n	8008e94 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e90:	7dfb      	ldrb	r3, [r7, #23]
 8008e92:	e000      	b.n	8008e96 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3718      	adds	r7, #24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b086      	sub	sp, #24
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	607a      	str	r2, [r7, #4]
 8008eaa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008eac:	7afb      	ldrb	r3, [r7, #11]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d16f      	bne.n	8008f92 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	3314      	adds	r3, #20
 8008eb6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	d15a      	bne.n	8008f78 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	689a      	ldr	r2, [r3, #8]
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d914      	bls.n	8008ef8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	689a      	ldr	r2, [r3, #8]
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	1ad2      	subs	r2, r2, r3
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	6879      	ldr	r1, [r7, #4]
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f001 f8bc 	bl	800a062 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008eea:	2300      	movs	r3, #0
 8008eec:	2200      	movs	r2, #0
 8008eee:	2100      	movs	r1, #0
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	f001 fd97 	bl	800aa24 <USBD_LL_PrepareReceive>
 8008ef6:	e03f      	b.n	8008f78 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	68da      	ldr	r2, [r3, #12]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d11c      	bne.n	8008f3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d316      	bcc.n	8008f3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	685a      	ldr	r2, [r3, #4]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d20f      	bcs.n	8008f3e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f1e:	2200      	movs	r2, #0
 8008f20:	2100      	movs	r1, #0
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f001 f89d 	bl	800a062 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f30:	2300      	movs	r3, #0
 8008f32:	2200      	movs	r2, #0
 8008f34:	2100      	movs	r1, #0
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f001 fd74 	bl	800aa24 <USBD_LL_PrepareReceive>
 8008f3c:	e01c      	b.n	8008f78 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	2b03      	cmp	r3, #3
 8008f48:	d10f      	bne.n	8008f6a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d009      	beq.n	8008f6a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f6a:	2180      	movs	r1, #128	@ 0x80
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f001 fcaf 	bl	800a8d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f001 f8c7 	bl	800a106 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d03a      	beq.n	8008ff8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f7ff fe42 	bl	8008c0c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008f90:	e032      	b.n	8008ff8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f92:	7afb      	ldrb	r3, [r7, #11]
 8008f94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	68f8      	ldr	r0, [r7, #12]
 8008f9e:	f000 f985 	bl	80092ac <USBD_CoreFindEP>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008fa6:	7dfb      	ldrb	r3, [r7, #23]
 8008fa8:	2bff      	cmp	r3, #255	@ 0xff
 8008faa:	d025      	beq.n	8008ff8 <USBD_LL_DataInStage+0x15a>
 8008fac:	7dfb      	ldrb	r3, [r7, #23]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d122      	bne.n	8008ff8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b03      	cmp	r3, #3
 8008fbc:	d11c      	bne.n	8008ff8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008fbe:	7dfa      	ldrb	r2, [r7, #23]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	32ae      	adds	r2, #174	@ 0xae
 8008fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d014      	beq.n	8008ff8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008fce:	7dfa      	ldrb	r2, [r7, #23]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008fd6:	7dfa      	ldrb	r2, [r7, #23]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	32ae      	adds	r2, #174	@ 0xae
 8008fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	7afa      	ldrb	r2, [r7, #11]
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	4798      	blx	r3
 8008fea:	4603      	mov	r3, r0
 8008fec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008fee:	7dbb      	ldrb	r3, [r7, #22]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d001      	beq.n	8008ff8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008ff4:	7dbb      	ldrb	r3, [r7, #22]
 8008ff6:	e000      	b.n	8008ffa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3718      	adds	r7, #24
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b084      	sub	sp, #16
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800903a:	2b00      	cmp	r3, #0
 800903c:	d014      	beq.n	8009068 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d00e      	beq.n	8009068 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	6852      	ldr	r2, [r2, #4]
 8009056:	b2d2      	uxtb	r2, r2
 8009058:	4611      	mov	r1, r2
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	4798      	blx	r3
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d001      	beq.n	8009068 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009064:	2303      	movs	r3, #3
 8009066:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009068:	2340      	movs	r3, #64	@ 0x40
 800906a:	2200      	movs	r2, #0
 800906c:	2100      	movs	r1, #0
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 fbe9 	bl	800a846 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2240      	movs	r2, #64	@ 0x40
 8009080:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009084:	2340      	movs	r3, #64	@ 0x40
 8009086:	2200      	movs	r2, #0
 8009088:	2180      	movs	r1, #128	@ 0x80
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f001 fbdb 	bl	800a846 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2240      	movs	r2, #64	@ 0x40
 800909a:	621a      	str	r2, [r3, #32]

  return ret;
 800909c:	7bfb      	ldrb	r3, [r7, #15]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b083      	sub	sp, #12
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
 80090ae:	460b      	mov	r3, r1
 80090b0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	78fa      	ldrb	r2, [r7, #3]
 80090b6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b083      	sub	sp, #12
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	2b04      	cmp	r3, #4
 80090d8:	d006      	beq.n	80090e8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e0:	b2da      	uxtb	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2204      	movs	r2, #4
 80090ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	370c      	adds	r7, #12
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr

080090fe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090fe:	b480      	push	{r7}
 8009100:	b083      	sub	sp, #12
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b04      	cmp	r3, #4
 8009110:	d106      	bne.n	8009120 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009118:	b2da      	uxtb	r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	370c      	adds	r7, #12
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr

0800912e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800912e:	b580      	push	{r7, lr}
 8009130:	b082      	sub	sp, #8
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b03      	cmp	r3, #3
 8009140:	d110      	bne.n	8009164 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00b      	beq.n	8009164 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d005      	beq.n	8009164 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3708      	adds	r7, #8
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b082      	sub	sp, #8
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
 8009176:	460b      	mov	r3, r1
 8009178:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	32ae      	adds	r2, #174	@ 0xae
 8009184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800918c:	2303      	movs	r3, #3
 800918e:	e01c      	b.n	80091ca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009196:	b2db      	uxtb	r3, r3
 8009198:	2b03      	cmp	r3, #3
 800919a:	d115      	bne.n	80091c8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	32ae      	adds	r2, #174	@ 0xae
 80091a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d00b      	beq.n	80091c8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	32ae      	adds	r2, #174	@ 0xae
 80091ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	78fa      	ldrb	r2, [r7, #3]
 80091c2:	4611      	mov	r1, r2
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b082      	sub	sp, #8
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	460b      	mov	r3, r1
 80091dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	32ae      	adds	r2, #174	@ 0xae
 80091e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e01c      	b.n	800922e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	2b03      	cmp	r3, #3
 80091fe:	d115      	bne.n	800922c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	32ae      	adds	r2, #174	@ 0xae
 800920a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800920e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00b      	beq.n	800922c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	32ae      	adds	r2, #174	@ 0xae
 800921e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009224:	78fa      	ldrb	r2, [r7, #3]
 8009226:	4611      	mov	r1, r2
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800922c:	2300      	movs	r3, #0
}
 800922e:	4618      	mov	r0, r3
 8009230:	3708      	adds	r7, #8
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}

08009236 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009236:	b480      	push	{r7}
 8009238:	b083      	sub	sp, #12
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009254:	2300      	movs	r3, #0
 8009256:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2201      	movs	r2, #1
 800925c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009266:	2b00      	cmp	r3, #0
 8009268:	d00e      	beq.n	8009288 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	6852      	ldr	r2, [r2, #4]
 8009276:	b2d2      	uxtb	r2, r2
 8009278:	4611      	mov	r1, r2
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	4798      	blx	r3
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009284:	2303      	movs	r3, #3
 8009286:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009288:	7bfb      	ldrb	r3, [r7, #15]
}
 800928a:	4618      	mov	r0, r3
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}

08009292 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009292:	b480      	push	{r7}
 8009294:	b083      	sub	sp, #12
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
 800929a:	460b      	mov	r3, r1
 800929c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800929e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80092b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	370c      	adds	r7, #12
 80092be:	46bd      	mov	sp, r7
 80092c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c4:	4770      	bx	lr

080092c6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80092c6:	b580      	push	{r7, lr}
 80092c8:	b086      	sub	sp, #24
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
 80092ce:	460b      	mov	r3, r1
 80092d0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	885b      	ldrh	r3, [r3, #2]
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	7812      	ldrb	r2, [r2, #0]
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d91f      	bls.n	800932c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80092f2:	e013      	b.n	800931c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80092f4:	f107 030a 	add.w	r3, r7, #10
 80092f8:	4619      	mov	r1, r3
 80092fa:	6978      	ldr	r0, [r7, #20]
 80092fc:	f000 f81b 	bl	8009336 <USBD_GetNextDesc>
 8009300:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	785b      	ldrb	r3, [r3, #1]
 8009306:	2b05      	cmp	r3, #5
 8009308:	d108      	bne.n	800931c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	789b      	ldrb	r3, [r3, #2]
 8009312:	78fa      	ldrb	r2, [r7, #3]
 8009314:	429a      	cmp	r2, r3
 8009316:	d008      	beq.n	800932a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009318:	2300      	movs	r3, #0
 800931a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	885b      	ldrh	r3, [r3, #2]
 8009320:	b29a      	uxth	r2, r3
 8009322:	897b      	ldrh	r3, [r7, #10]
 8009324:	429a      	cmp	r2, r3
 8009326:	d8e5      	bhi.n	80092f4 <USBD_GetEpDesc+0x2e>
 8009328:	e000      	b.n	800932c <USBD_GetEpDesc+0x66>
          break;
 800932a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800932c:	693b      	ldr	r3, [r7, #16]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009336:	b480      	push	{r7}
 8009338:	b085      	sub	sp, #20
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
 800933e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	881b      	ldrh	r3, [r3, #0]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	7812      	ldrb	r2, [r2, #0]
 800934c:	4413      	add	r3, r2
 800934e:	b29a      	uxth	r2, r3
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	461a      	mov	r2, r3
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4413      	add	r3, r2
 800935e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009360:	68fb      	ldr	r3, [r7, #12]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3714      	adds	r7, #20
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800936e:	b480      	push	{r7}
 8009370:	b087      	sub	sp, #28
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	3301      	adds	r3, #1
 8009384:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800938c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009390:	021b      	lsls	r3, r3, #8
 8009392:	b21a      	sxth	r2, r3
 8009394:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009398:	4313      	orrs	r3, r2
 800939a:	b21b      	sxth	r3, r3
 800939c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800939e:	89fb      	ldrh	r3, [r7, #14]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	371c      	adds	r7, #28
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093b6:	2300      	movs	r3, #0
 80093b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093c2:	2b40      	cmp	r3, #64	@ 0x40
 80093c4:	d005      	beq.n	80093d2 <USBD_StdDevReq+0x26>
 80093c6:	2b40      	cmp	r3, #64	@ 0x40
 80093c8:	d857      	bhi.n	800947a <USBD_StdDevReq+0xce>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00f      	beq.n	80093ee <USBD_StdDevReq+0x42>
 80093ce:	2b20      	cmp	r3, #32
 80093d0:	d153      	bne.n	800947a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	32ae      	adds	r2, #174	@ 0xae
 80093dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	6839      	ldr	r1, [r7, #0]
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	4798      	blx	r3
 80093e8:	4603      	mov	r3, r0
 80093ea:	73fb      	strb	r3, [r7, #15]
      break;
 80093ec:	e04a      	b.n	8009484 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	785b      	ldrb	r3, [r3, #1]
 80093f2:	2b09      	cmp	r3, #9
 80093f4:	d83b      	bhi.n	800946e <USBD_StdDevReq+0xc2>
 80093f6:	a201      	add	r2, pc, #4	@ (adr r2, 80093fc <USBD_StdDevReq+0x50>)
 80093f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093fc:	08009451 	.word	0x08009451
 8009400:	08009465 	.word	0x08009465
 8009404:	0800946f 	.word	0x0800946f
 8009408:	0800945b 	.word	0x0800945b
 800940c:	0800946f 	.word	0x0800946f
 8009410:	0800942f 	.word	0x0800942f
 8009414:	08009425 	.word	0x08009425
 8009418:	0800946f 	.word	0x0800946f
 800941c:	08009447 	.word	0x08009447
 8009420:	08009439 	.word	0x08009439
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009424:	6839      	ldr	r1, [r7, #0]
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 fa3c 	bl	80098a4 <USBD_GetDescriptor>
          break;
 800942c:	e024      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fba1 	bl	8009b78 <USBD_SetAddress>
          break;
 8009436:	e01f      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009438:	6839      	ldr	r1, [r7, #0]
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 fbe0 	bl	8009c00 <USBD_SetConfig>
 8009440:	4603      	mov	r3, r0
 8009442:	73fb      	strb	r3, [r7, #15]
          break;
 8009444:	e018      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 fc83 	bl	8009d54 <USBD_GetConfig>
          break;
 800944e:	e013      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009450:	6839      	ldr	r1, [r7, #0]
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fcb4 	bl	8009dc0 <USBD_GetStatus>
          break;
 8009458:	e00e      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800945a:	6839      	ldr	r1, [r7, #0]
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f000 fce3 	bl	8009e28 <USBD_SetFeature>
          break;
 8009462:	e009      	b.n	8009478 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fd07 	bl	8009e7a <USBD_ClrFeature>
          break;
 800946c:	e004      	b.n	8009478 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fd5e 	bl	8009f32 <USBD_CtlError>
          break;
 8009476:	bf00      	nop
      }
      break;
 8009478:	e004      	b.n	8009484 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800947a:	6839      	ldr	r1, [r7, #0]
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fd58 	bl	8009f32 <USBD_CtlError>
      break;
 8009482:	bf00      	nop
  }

  return ret;
 8009484:	7bfb      	ldrb	r3, [r7, #15]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3710      	adds	r7, #16
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
 800948e:	bf00      	nop

08009490 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800949a:	2300      	movs	r3, #0
 800949c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80094a6:	2b40      	cmp	r3, #64	@ 0x40
 80094a8:	d005      	beq.n	80094b6 <USBD_StdItfReq+0x26>
 80094aa:	2b40      	cmp	r3, #64	@ 0x40
 80094ac:	d852      	bhi.n	8009554 <USBD_StdItfReq+0xc4>
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <USBD_StdItfReq+0x26>
 80094b2:	2b20      	cmp	r3, #32
 80094b4:	d14e      	bne.n	8009554 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	3b01      	subs	r3, #1
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d840      	bhi.n	8009546 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	889b      	ldrh	r3, [r3, #4]
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d836      	bhi.n	800953c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	889b      	ldrh	r3, [r3, #4]
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	4619      	mov	r1, r3
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f7ff fedb 	bl	8009292 <USBD_CoreFindIF>
 80094dc:	4603      	mov	r3, r0
 80094de:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094e0:	7bbb      	ldrb	r3, [r7, #14]
 80094e2:	2bff      	cmp	r3, #255	@ 0xff
 80094e4:	d01d      	beq.n	8009522 <USBD_StdItfReq+0x92>
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d11a      	bne.n	8009522 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80094ec:	7bba      	ldrb	r2, [r7, #14]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	32ae      	adds	r2, #174	@ 0xae
 80094f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00f      	beq.n	800951c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80094fc:	7bba      	ldrb	r2, [r7, #14]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009504:	7bba      	ldrb	r2, [r7, #14]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	32ae      	adds	r2, #174	@ 0xae
 800950a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	4798      	blx	r3
 8009516:	4603      	mov	r3, r0
 8009518:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800951a:	e004      	b.n	8009526 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800951c:	2303      	movs	r3, #3
 800951e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009520:	e001      	b.n	8009526 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009522:	2303      	movs	r3, #3
 8009524:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	88db      	ldrh	r3, [r3, #6]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d110      	bne.n	8009550 <USBD_StdItfReq+0xc0>
 800952e:	7bfb      	ldrb	r3, [r7, #15]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d10d      	bne.n	8009550 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 fdd3 	bl	800a0e0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800953a:	e009      	b.n	8009550 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800953c:	6839      	ldr	r1, [r7, #0]
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 fcf7 	bl	8009f32 <USBD_CtlError>
          break;
 8009544:	e004      	b.n	8009550 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009546:	6839      	ldr	r1, [r7, #0]
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fcf2 	bl	8009f32 <USBD_CtlError>
          break;
 800954e:	e000      	b.n	8009552 <USBD_StdItfReq+0xc2>
          break;
 8009550:	bf00      	nop
      }
      break;
 8009552:	e004      	b.n	800955e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009554:	6839      	ldr	r1, [r7, #0]
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 fceb 	bl	8009f32 <USBD_CtlError>
      break;
 800955c:	bf00      	nop
  }

  return ret;
 800955e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	889b      	ldrh	r3, [r3, #4]
 800957a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009584:	2b40      	cmp	r3, #64	@ 0x40
 8009586:	d007      	beq.n	8009598 <USBD_StdEPReq+0x30>
 8009588:	2b40      	cmp	r3, #64	@ 0x40
 800958a:	f200 817f 	bhi.w	800988c <USBD_StdEPReq+0x324>
 800958e:	2b00      	cmp	r3, #0
 8009590:	d02a      	beq.n	80095e8 <USBD_StdEPReq+0x80>
 8009592:	2b20      	cmp	r3, #32
 8009594:	f040 817a 	bne.w	800988c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009598:	7bbb      	ldrb	r3, [r7, #14]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f7ff fe85 	bl	80092ac <USBD_CoreFindEP>
 80095a2:	4603      	mov	r3, r0
 80095a4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095a6:	7b7b      	ldrb	r3, [r7, #13]
 80095a8:	2bff      	cmp	r3, #255	@ 0xff
 80095aa:	f000 8174 	beq.w	8009896 <USBD_StdEPReq+0x32e>
 80095ae:	7b7b      	ldrb	r3, [r7, #13]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f040 8170 	bne.w	8009896 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80095b6:	7b7a      	ldrb	r2, [r7, #13]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80095be:	7b7a      	ldrb	r2, [r7, #13]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	32ae      	adds	r2, #174	@ 0xae
 80095c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f000 8163 	beq.w	8009896 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80095d0:	7b7a      	ldrb	r2, [r7, #13]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	32ae      	adds	r2, #174	@ 0xae
 80095d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095da:	689b      	ldr	r3, [r3, #8]
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	4798      	blx	r3
 80095e2:	4603      	mov	r3, r0
 80095e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80095e6:	e156      	b.n	8009896 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	785b      	ldrb	r3, [r3, #1]
 80095ec:	2b03      	cmp	r3, #3
 80095ee:	d008      	beq.n	8009602 <USBD_StdEPReq+0x9a>
 80095f0:	2b03      	cmp	r3, #3
 80095f2:	f300 8145 	bgt.w	8009880 <USBD_StdEPReq+0x318>
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 809b 	beq.w	8009732 <USBD_StdEPReq+0x1ca>
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d03c      	beq.n	800967a <USBD_StdEPReq+0x112>
 8009600:	e13e      	b.n	8009880 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009608:	b2db      	uxtb	r3, r3
 800960a:	2b02      	cmp	r3, #2
 800960c:	d002      	beq.n	8009614 <USBD_StdEPReq+0xac>
 800960e:	2b03      	cmp	r3, #3
 8009610:	d016      	beq.n	8009640 <USBD_StdEPReq+0xd8>
 8009612:	e02c      	b.n	800966e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009614:	7bbb      	ldrb	r3, [r7, #14]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00d      	beq.n	8009636 <USBD_StdEPReq+0xce>
 800961a:	7bbb      	ldrb	r3, [r7, #14]
 800961c:	2b80      	cmp	r3, #128	@ 0x80
 800961e:	d00a      	beq.n	8009636 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009620:	7bbb      	ldrb	r3, [r7, #14]
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f001 f953 	bl	800a8d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800962a:	2180      	movs	r1, #128	@ 0x80
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f001 f94f 	bl	800a8d0 <USBD_LL_StallEP>
 8009632:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009634:	e020      	b.n	8009678 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009636:	6839      	ldr	r1, [r7, #0]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 fc7a 	bl	8009f32 <USBD_CtlError>
              break;
 800963e:	e01b      	b.n	8009678 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	885b      	ldrh	r3, [r3, #2]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d10e      	bne.n	8009666 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009648:	7bbb      	ldrb	r3, [r7, #14]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00b      	beq.n	8009666 <USBD_StdEPReq+0xfe>
 800964e:	7bbb      	ldrb	r3, [r7, #14]
 8009650:	2b80      	cmp	r3, #128	@ 0x80
 8009652:	d008      	beq.n	8009666 <USBD_StdEPReq+0xfe>
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	88db      	ldrh	r3, [r3, #6]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d104      	bne.n	8009666 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800965c:	7bbb      	ldrb	r3, [r7, #14]
 800965e:	4619      	mov	r1, r3
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 f935 	bl	800a8d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 fd3a 	bl	800a0e0 <USBD_CtlSendStatus>

              break;
 800966c:	e004      	b.n	8009678 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800966e:	6839      	ldr	r1, [r7, #0]
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fc5e 	bl	8009f32 <USBD_CtlError>
              break;
 8009676:	bf00      	nop
          }
          break;
 8009678:	e107      	b.n	800988a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b02      	cmp	r3, #2
 8009684:	d002      	beq.n	800968c <USBD_StdEPReq+0x124>
 8009686:	2b03      	cmp	r3, #3
 8009688:	d016      	beq.n	80096b8 <USBD_StdEPReq+0x150>
 800968a:	e04b      	b.n	8009724 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d00d      	beq.n	80096ae <USBD_StdEPReq+0x146>
 8009692:	7bbb      	ldrb	r3, [r7, #14]
 8009694:	2b80      	cmp	r3, #128	@ 0x80
 8009696:	d00a      	beq.n	80096ae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	4619      	mov	r1, r3
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f001 f917 	bl	800a8d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096a2:	2180      	movs	r1, #128	@ 0x80
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 f913 	bl	800a8d0 <USBD_LL_StallEP>
 80096aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096ac:	e040      	b.n	8009730 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80096ae:	6839      	ldr	r1, [r7, #0]
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 fc3e 	bl	8009f32 <USBD_CtlError>
              break;
 80096b6:	e03b      	b.n	8009730 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	885b      	ldrh	r3, [r3, #2]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d136      	bne.n	800972e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80096c0:	7bbb      	ldrb	r3, [r7, #14]
 80096c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d004      	beq.n	80096d4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80096ca:	7bbb      	ldrb	r3, [r7, #14]
 80096cc:	4619      	mov	r1, r3
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f001 f91d 	bl	800a90e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 fd03 	bl	800a0e0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80096da:	7bbb      	ldrb	r3, [r7, #14]
 80096dc:	4619      	mov	r1, r3
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7ff fde4 	bl	80092ac <USBD_CoreFindEP>
 80096e4:	4603      	mov	r3, r0
 80096e6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096e8:	7b7b      	ldrb	r3, [r7, #13]
 80096ea:	2bff      	cmp	r3, #255	@ 0xff
 80096ec:	d01f      	beq.n	800972e <USBD_StdEPReq+0x1c6>
 80096ee:	7b7b      	ldrb	r3, [r7, #13]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d11c      	bne.n	800972e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80096f4:	7b7a      	ldrb	r2, [r7, #13]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80096fc:	7b7a      	ldrb	r2, [r7, #13]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	32ae      	adds	r2, #174	@ 0xae
 8009702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d010      	beq.n	800972e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800970c:	7b7a      	ldrb	r2, [r7, #13]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	32ae      	adds	r2, #174	@ 0xae
 8009712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	4798      	blx	r3
 800971e:	4603      	mov	r3, r0
 8009720:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009722:	e004      	b.n	800972e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009724:	6839      	ldr	r1, [r7, #0]
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fc03 	bl	8009f32 <USBD_CtlError>
              break;
 800972c:	e000      	b.n	8009730 <USBD_StdEPReq+0x1c8>
              break;
 800972e:	bf00      	nop
          }
          break;
 8009730:	e0ab      	b.n	800988a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b02      	cmp	r3, #2
 800973c:	d002      	beq.n	8009744 <USBD_StdEPReq+0x1dc>
 800973e:	2b03      	cmp	r3, #3
 8009740:	d032      	beq.n	80097a8 <USBD_StdEPReq+0x240>
 8009742:	e097      	b.n	8009874 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d007      	beq.n	800975a <USBD_StdEPReq+0x1f2>
 800974a:	7bbb      	ldrb	r3, [r7, #14]
 800974c:	2b80      	cmp	r3, #128	@ 0x80
 800974e:	d004      	beq.n	800975a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009750:	6839      	ldr	r1, [r7, #0]
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 fbed 	bl	8009f32 <USBD_CtlError>
                break;
 8009758:	e091      	b.n	800987e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800975a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800975e:	2b00      	cmp	r3, #0
 8009760:	da0b      	bge.n	800977a <USBD_StdEPReq+0x212>
 8009762:	7bbb      	ldrb	r3, [r7, #14]
 8009764:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009768:	4613      	mov	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	4413      	add	r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	3310      	adds	r3, #16
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	4413      	add	r3, r2
 8009776:	3304      	adds	r3, #4
 8009778:	e00b      	b.n	8009792 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800977a:	7bbb      	ldrb	r3, [r7, #14]
 800977c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009780:	4613      	mov	r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	4413      	add	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	4413      	add	r3, r2
 8009790:	3304      	adds	r3, #4
 8009792:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	2200      	movs	r2, #0
 8009798:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	2202      	movs	r2, #2
 800979e:	4619      	mov	r1, r3
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 fc43 	bl	800a02c <USBD_CtlSendData>
              break;
 80097a6:	e06a      	b.n	800987e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80097a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	da11      	bge.n	80097d4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80097b0:	7bbb      	ldrb	r3, [r7, #14]
 80097b2:	f003 020f 	and.w	r2, r3, #15
 80097b6:	6879      	ldr	r1, [r7, #4]
 80097b8:	4613      	mov	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	440b      	add	r3, r1
 80097c2:	3324      	adds	r3, #36	@ 0x24
 80097c4:	881b      	ldrh	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d117      	bne.n	80097fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097ca:	6839      	ldr	r1, [r7, #0]
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 fbb0 	bl	8009f32 <USBD_CtlError>
                  break;
 80097d2:	e054      	b.n	800987e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
 80097d6:	f003 020f 	and.w	r2, r3, #15
 80097da:	6879      	ldr	r1, [r7, #4]
 80097dc:	4613      	mov	r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4413      	add	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	440b      	add	r3, r1
 80097e6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80097ea:	881b      	ldrh	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d104      	bne.n	80097fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fb9d 	bl	8009f32 <USBD_CtlError>
                  break;
 80097f8:	e041      	b.n	800987e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	da0b      	bge.n	800981a <USBD_StdEPReq+0x2b2>
 8009802:	7bbb      	ldrb	r3, [r7, #14]
 8009804:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009808:	4613      	mov	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	3310      	adds	r3, #16
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	4413      	add	r3, r2
 8009816:	3304      	adds	r3, #4
 8009818:	e00b      	b.n	8009832 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800981a:	7bbb      	ldrb	r3, [r7, #14]
 800981c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009820:	4613      	mov	r3, r2
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	4413      	add	r3, r2
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800982c:	687a      	ldr	r2, [r7, #4]
 800982e:	4413      	add	r3, r2
 8009830:	3304      	adds	r3, #4
 8009832:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009834:	7bbb      	ldrb	r3, [r7, #14]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d002      	beq.n	8009840 <USBD_StdEPReq+0x2d8>
 800983a:	7bbb      	ldrb	r3, [r7, #14]
 800983c:	2b80      	cmp	r3, #128	@ 0x80
 800983e:	d103      	bne.n	8009848 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]
 8009846:	e00e      	b.n	8009866 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009848:	7bbb      	ldrb	r3, [r7, #14]
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f001 f87d 	bl	800a94c <USBD_LL_IsStallEP>
 8009852:	4603      	mov	r3, r0
 8009854:	2b00      	cmp	r3, #0
 8009856:	d003      	beq.n	8009860 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	2201      	movs	r2, #1
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	e002      	b.n	8009866 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	2200      	movs	r2, #0
 8009864:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	2202      	movs	r2, #2
 800986a:	4619      	mov	r1, r3
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fbdd 	bl	800a02c <USBD_CtlSendData>
              break;
 8009872:	e004      	b.n	800987e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 fb5b 	bl	8009f32 <USBD_CtlError>
              break;
 800987c:	bf00      	nop
          }
          break;
 800987e:	e004      	b.n	800988a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009880:	6839      	ldr	r1, [r7, #0]
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 fb55 	bl	8009f32 <USBD_CtlError>
          break;
 8009888:	bf00      	nop
      }
      break;
 800988a:	e005      	b.n	8009898 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fb4f 	bl	8009f32 <USBD_CtlError>
      break;
 8009894:	e000      	b.n	8009898 <USBD_StdEPReq+0x330>
      break;
 8009896:	bf00      	nop
  }

  return ret;
 8009898:	7bfb      	ldrb	r3, [r7, #15]
}
 800989a:	4618      	mov	r0, r3
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
	...

080098a4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098ae:	2300      	movs	r3, #0
 80098b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80098b2:	2300      	movs	r3, #0
 80098b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80098b6:	2300      	movs	r3, #0
 80098b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	885b      	ldrh	r3, [r3, #2]
 80098be:	0a1b      	lsrs	r3, r3, #8
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	3b01      	subs	r3, #1
 80098c4:	2b06      	cmp	r3, #6
 80098c6:	f200 8128 	bhi.w	8009b1a <USBD_GetDescriptor+0x276>
 80098ca:	a201      	add	r2, pc, #4	@ (adr r2, 80098d0 <USBD_GetDescriptor+0x2c>)
 80098cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d0:	080098ed 	.word	0x080098ed
 80098d4:	08009905 	.word	0x08009905
 80098d8:	08009945 	.word	0x08009945
 80098dc:	08009b1b 	.word	0x08009b1b
 80098e0:	08009b1b 	.word	0x08009b1b
 80098e4:	08009abb 	.word	0x08009abb
 80098e8:	08009ae7 	.word	0x08009ae7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	7c12      	ldrb	r2, [r2, #16]
 80098f8:	f107 0108 	add.w	r1, r7, #8
 80098fc:	4610      	mov	r0, r2
 80098fe:	4798      	blx	r3
 8009900:	60f8      	str	r0, [r7, #12]
      break;
 8009902:	e112      	b.n	8009b2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	7c1b      	ldrb	r3, [r3, #16]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d10d      	bne.n	8009928 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009914:	f107 0208 	add.w	r2, r7, #8
 8009918:	4610      	mov	r0, r2
 800991a:	4798      	blx	r3
 800991c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	3301      	adds	r3, #1
 8009922:	2202      	movs	r2, #2
 8009924:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009926:	e100      	b.n	8009b2a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800992e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009930:	f107 0208 	add.w	r2, r7, #8
 8009934:	4610      	mov	r0, r2
 8009936:	4798      	blx	r3
 8009938:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	3301      	adds	r3, #1
 800993e:	2202      	movs	r2, #2
 8009940:	701a      	strb	r2, [r3, #0]
      break;
 8009942:	e0f2      	b.n	8009b2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	885b      	ldrh	r3, [r3, #2]
 8009948:	b2db      	uxtb	r3, r3
 800994a:	2b05      	cmp	r3, #5
 800994c:	f200 80ac 	bhi.w	8009aa8 <USBD_GetDescriptor+0x204>
 8009950:	a201      	add	r2, pc, #4	@ (adr r2, 8009958 <USBD_GetDescriptor+0xb4>)
 8009952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009956:	bf00      	nop
 8009958:	08009971 	.word	0x08009971
 800995c:	080099a5 	.word	0x080099a5
 8009960:	080099d9 	.word	0x080099d9
 8009964:	08009a0d 	.word	0x08009a0d
 8009968:	08009a41 	.word	0x08009a41
 800996c:	08009a75 	.word	0x08009a75
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	7c12      	ldrb	r2, [r2, #16]
 8009988:	f107 0108 	add.w	r1, r7, #8
 800998c:	4610      	mov	r0, r2
 800998e:	4798      	blx	r3
 8009990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009992:	e091      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 facb 	bl	8009f32 <USBD_CtlError>
            err++;
 800999c:	7afb      	ldrb	r3, [r7, #11]
 800999e:	3301      	adds	r3, #1
 80099a0:	72fb      	strb	r3, [r7, #11]
          break;
 80099a2:	e089      	b.n	8009ab8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099aa:	689b      	ldr	r3, [r3, #8]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	7c12      	ldrb	r2, [r2, #16]
 80099bc:	f107 0108 	add.w	r1, r7, #8
 80099c0:	4610      	mov	r0, r2
 80099c2:	4798      	blx	r3
 80099c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099c6:	e077      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fab1 	bl	8009f32 <USBD_CtlError>
            err++;
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	3301      	adds	r3, #1
 80099d4:	72fb      	strb	r3, [r7, #11]
          break;
 80099d6:	e06f      	b.n	8009ab8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00b      	beq.n	80099fc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	7c12      	ldrb	r2, [r2, #16]
 80099f0:	f107 0108 	add.w	r1, r7, #8
 80099f4:	4610      	mov	r0, r2
 80099f6:	4798      	blx	r3
 80099f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099fa:	e05d      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099fc:	6839      	ldr	r1, [r7, #0]
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fa97 	bl	8009f32 <USBD_CtlError>
            err++;
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	3301      	adds	r3, #1
 8009a08:	72fb      	strb	r3, [r7, #11]
          break;
 8009a0a:	e055      	b.n	8009ab8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00b      	beq.n	8009a30 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	7c12      	ldrb	r2, [r2, #16]
 8009a24:	f107 0108 	add.w	r1, r7, #8
 8009a28:	4610      	mov	r0, r2
 8009a2a:	4798      	blx	r3
 8009a2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a2e:	e043      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a30:	6839      	ldr	r1, [r7, #0]
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fa7d 	bl	8009f32 <USBD_CtlError>
            err++;
 8009a38:	7afb      	ldrb	r3, [r7, #11]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a3e:	e03b      	b.n	8009ab8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d00b      	beq.n	8009a64 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a52:	695b      	ldr	r3, [r3, #20]
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	7c12      	ldrb	r2, [r2, #16]
 8009a58:	f107 0108 	add.w	r1, r7, #8
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	4798      	blx	r3
 8009a60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a62:	e029      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a64:	6839      	ldr	r1, [r7, #0]
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fa63 	bl	8009f32 <USBD_CtlError>
            err++;
 8009a6c:	7afb      	ldrb	r3, [r7, #11]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	72fb      	strb	r3, [r7, #11]
          break;
 8009a72:	e021      	b.n	8009ab8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a7a:	699b      	ldr	r3, [r3, #24]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d00b      	beq.n	8009a98 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a86:	699b      	ldr	r3, [r3, #24]
 8009a88:	687a      	ldr	r2, [r7, #4]
 8009a8a:	7c12      	ldrb	r2, [r2, #16]
 8009a8c:	f107 0108 	add.w	r1, r7, #8
 8009a90:	4610      	mov	r0, r2
 8009a92:	4798      	blx	r3
 8009a94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a96:	e00f      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a98:	6839      	ldr	r1, [r7, #0]
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fa49 	bl	8009f32 <USBD_CtlError>
            err++;
 8009aa0:	7afb      	ldrb	r3, [r7, #11]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	72fb      	strb	r3, [r7, #11]
          break;
 8009aa6:	e007      	b.n	8009ab8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009aa8:	6839      	ldr	r1, [r7, #0]
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 fa41 	bl	8009f32 <USBD_CtlError>
          err++;
 8009ab0:	7afb      	ldrb	r3, [r7, #11]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009ab6:	bf00      	nop
      }
      break;
 8009ab8:	e037      	b.n	8009b2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	7c1b      	ldrb	r3, [r3, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d109      	bne.n	8009ad6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aca:	f107 0208 	add.w	r2, r7, #8
 8009ace:	4610      	mov	r0, r2
 8009ad0:	4798      	blx	r3
 8009ad2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ad4:	e029      	b.n	8009b2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009ad6:	6839      	ldr	r1, [r7, #0]
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 fa2a 	bl	8009f32 <USBD_CtlError>
        err++;
 8009ade:	7afb      	ldrb	r3, [r7, #11]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ae4:	e021      	b.n	8009b2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	7c1b      	ldrb	r3, [r3, #16]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10d      	bne.n	8009b0a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af6:	f107 0208 	add.w	r2, r7, #8
 8009afa:	4610      	mov	r0, r2
 8009afc:	4798      	blx	r3
 8009afe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	3301      	adds	r3, #1
 8009b04:	2207      	movs	r2, #7
 8009b06:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b08:	e00f      	b.n	8009b2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b0a:	6839      	ldr	r1, [r7, #0]
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 fa10 	bl	8009f32 <USBD_CtlError>
        err++;
 8009b12:	7afb      	ldrb	r3, [r7, #11]
 8009b14:	3301      	adds	r3, #1
 8009b16:	72fb      	strb	r3, [r7, #11]
      break;
 8009b18:	e007      	b.n	8009b2a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b1a:	6839      	ldr	r1, [r7, #0]
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f000 fa08 	bl	8009f32 <USBD_CtlError>
      err++;
 8009b22:	7afb      	ldrb	r3, [r7, #11]
 8009b24:	3301      	adds	r3, #1
 8009b26:	72fb      	strb	r3, [r7, #11]
      break;
 8009b28:	bf00      	nop
  }

  if (err != 0U)
 8009b2a:	7afb      	ldrb	r3, [r7, #11]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d11e      	bne.n	8009b6e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	88db      	ldrh	r3, [r3, #6]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d016      	beq.n	8009b66 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009b38:	893b      	ldrh	r3, [r7, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00e      	beq.n	8009b5c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	88da      	ldrh	r2, [r3, #6]
 8009b42:	893b      	ldrh	r3, [r7, #8]
 8009b44:	4293      	cmp	r3, r2
 8009b46:	bf28      	it	cs
 8009b48:	4613      	movcs	r3, r2
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b4e:	893b      	ldrh	r3, [r7, #8]
 8009b50:	461a      	mov	r2, r3
 8009b52:	68f9      	ldr	r1, [r7, #12]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fa69 	bl	800a02c <USBD_CtlSendData>
 8009b5a:	e009      	b.n	8009b70 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009b5c:	6839      	ldr	r1, [r7, #0]
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f9e7 	bl	8009f32 <USBD_CtlError>
 8009b64:	e004      	b.n	8009b70 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 faba 	bl	800a0e0 <USBD_CtlSendStatus>
 8009b6c:	e000      	b.n	8009b70 <USBD_GetDescriptor+0x2cc>
    return;
 8009b6e:	bf00      	nop
  }
}
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop

08009b78 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	889b      	ldrh	r3, [r3, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d131      	bne.n	8009bee <USBD_SetAddress+0x76>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	88db      	ldrh	r3, [r3, #6]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d12d      	bne.n	8009bee <USBD_SetAddress+0x76>
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	885b      	ldrh	r3, [r3, #2]
 8009b96:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b98:	d829      	bhi.n	8009bee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	885b      	ldrh	r3, [r3, #2]
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ba4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	d104      	bne.n	8009bbc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009bb2:	6839      	ldr	r1, [r7, #0]
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 f9bc 	bl	8009f32 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bba:	e01d      	b.n	8009bf8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	7bfa      	ldrb	r2, [r7, #15]
 8009bc0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009bc4:	7bfb      	ldrb	r3, [r7, #15]
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 feeb 	bl	800a9a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 fa86 	bl	800a0e0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009bd4:	7bfb      	ldrb	r3, [r7, #15]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d004      	beq.n	8009be4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2202      	movs	r2, #2
 8009bde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009be2:	e009      	b.n	8009bf8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bec:	e004      	b.n	8009bf8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009bee:	6839      	ldr	r1, [r7, #0]
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 f99e 	bl	8009f32 <USBD_CtlError>
  }
}
 8009bf6:	bf00      	nop
 8009bf8:	bf00      	nop
 8009bfa:	3710      	adds	r7, #16
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	885b      	ldrh	r3, [r3, #2]
 8009c12:	b2da      	uxtb	r2, r3
 8009c14:	4b4e      	ldr	r3, [pc, #312]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c18:	4b4d      	ldr	r3, [pc, #308]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d905      	bls.n	8009c2c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c20:	6839      	ldr	r1, [r7, #0]
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 f985 	bl	8009f32 <USBD_CtlError>
    return USBD_FAIL;
 8009c28:	2303      	movs	r3, #3
 8009c2a:	e08c      	b.n	8009d46 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d002      	beq.n	8009c3e <USBD_SetConfig+0x3e>
 8009c38:	2b03      	cmp	r3, #3
 8009c3a:	d029      	beq.n	8009c90 <USBD_SetConfig+0x90>
 8009c3c:	e075      	b.n	8009d2a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009c3e:	4b44      	ldr	r3, [pc, #272]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d020      	beq.n	8009c88 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009c46:	4b42      	ldr	r3, [pc, #264]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c50:	4b3f      	ldr	r3, [pc, #252]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	4619      	mov	r1, r3
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f7fe ffe3 	bl	8008c22 <USBD_SetClassConfig>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009c60:	7bfb      	ldrb	r3, [r7, #15]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d008      	beq.n	8009c78 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009c66:	6839      	ldr	r1, [r7, #0]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 f962 	bl	8009f32 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2202      	movs	r2, #2
 8009c72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c76:	e065      	b.n	8009d44 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 fa31 	bl	800a0e0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2203      	movs	r2, #3
 8009c82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c86:	e05d      	b.n	8009d44 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fa29 	bl	800a0e0 <USBD_CtlSendStatus>
      break;
 8009c8e:	e059      	b.n	8009d44 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009c90:	4b2f      	ldr	r3, [pc, #188]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d112      	bne.n	8009cbe <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ca0:	4b2b      	ldr	r3, [pc, #172]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009caa:	4b29      	ldr	r3, [pc, #164]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7fe ffd2 	bl	8008c5a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 fa12 	bl	800a0e0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cbc:	e042      	b.n	8009d44 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009cbe:	4b24      	ldr	r3, [pc, #144]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d02a      	beq.n	8009d22 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7fe ffc0 	bl	8008c5a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009cda:	4b1d      	ldr	r3, [pc, #116]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	461a      	mov	r2, r3
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	4619      	mov	r1, r3
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f7fe ff99 	bl	8008c22 <USBD_SetClassConfig>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009cf4:	7bfb      	ldrb	r3, [r7, #15]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00f      	beq.n	8009d1a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009cfa:	6839      	ldr	r1, [r7, #0]
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f918 	bl	8009f32 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	4619      	mov	r1, r3
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f7fe ffa5 	bl	8008c5a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d18:	e014      	b.n	8009d44 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f000 f9e0 	bl	800a0e0 <USBD_CtlSendStatus>
      break;
 8009d20:	e010      	b.n	8009d44 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 f9dc 	bl	800a0e0 <USBD_CtlSendStatus>
      break;
 8009d28:	e00c      	b.n	8009d44 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009d2a:	6839      	ldr	r1, [r7, #0]
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f000 f900 	bl	8009f32 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d32:	4b07      	ldr	r3, [pc, #28]	@ (8009d50 <USBD_SetConfig+0x150>)
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f7fe ff8e 	bl	8008c5a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	73fb      	strb	r3, [r7, #15]
      break;
 8009d42:	bf00      	nop
  }

  return ret;
 8009d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3710      	adds	r7, #16
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	20000544 	.word	0x20000544

08009d54 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	88db      	ldrh	r3, [r3, #6]
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d004      	beq.n	8009d70 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009d66:	6839      	ldr	r1, [r7, #0]
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f8e2 	bl	8009f32 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d6e:	e023      	b.n	8009db8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	dc02      	bgt.n	8009d82 <USBD_GetConfig+0x2e>
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	dc03      	bgt.n	8009d88 <USBD_GetConfig+0x34>
 8009d80:	e015      	b.n	8009dae <USBD_GetConfig+0x5a>
 8009d82:	2b03      	cmp	r3, #3
 8009d84:	d00b      	beq.n	8009d9e <USBD_GetConfig+0x4a>
 8009d86:	e012      	b.n	8009dae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	3308      	adds	r3, #8
 8009d92:	2201      	movs	r2, #1
 8009d94:	4619      	mov	r1, r3
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f948 	bl	800a02c <USBD_CtlSendData>
        break;
 8009d9c:	e00c      	b.n	8009db8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	3304      	adds	r3, #4
 8009da2:	2201      	movs	r2, #1
 8009da4:	4619      	mov	r1, r3
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f940 	bl	800a02c <USBD_CtlSendData>
        break;
 8009dac:	e004      	b.n	8009db8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f8be 	bl	8009f32 <USBD_CtlError>
        break;
 8009db6:	bf00      	nop
}
 8009db8:	bf00      	nop
 8009dba:	3708      	adds	r7, #8
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d81e      	bhi.n	8009e16 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	88db      	ldrh	r3, [r3, #6]
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	d004      	beq.n	8009dea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009de0:	6839      	ldr	r1, [r7, #0]
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f8a5 	bl	8009f32 <USBD_CtlError>
        break;
 8009de8:	e01a      	b.n	8009e20 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2201      	movs	r2, #1
 8009dee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d005      	beq.n	8009e06 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	f043 0202 	orr.w	r2, r3, #2
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	330c      	adds	r3, #12
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f90c 	bl	800a02c <USBD_CtlSendData>
      break;
 8009e14:	e004      	b.n	8009e20 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e16:	6839      	ldr	r1, [r7, #0]
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 f88a 	bl	8009f32 <USBD_CtlError>
      break;
 8009e1e:	bf00      	nop
  }
}
 8009e20:	bf00      	nop
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	885b      	ldrh	r3, [r3, #2]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d107      	bne.n	8009e4a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f94c 	bl	800a0e0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009e48:	e013      	b.n	8009e72 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	885b      	ldrh	r3, [r3, #2]
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d10b      	bne.n	8009e6a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	889b      	ldrh	r3, [r3, #4]
 8009e56:	0a1b      	lsrs	r3, r3, #8
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f93c 	bl	800a0e0 <USBD_CtlSendStatus>
}
 8009e68:	e003      	b.n	8009e72 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 f860 	bl	8009f32 <USBD_CtlError>
}
 8009e72:	bf00      	nop
 8009e74:	3708      	adds	r7, #8
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}

08009e7a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e7a:	b580      	push	{r7, lr}
 8009e7c:	b082      	sub	sp, #8
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	6078      	str	r0, [r7, #4]
 8009e82:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	3b01      	subs	r3, #1
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d80b      	bhi.n	8009eaa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	885b      	ldrh	r3, [r3, #2]
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d10c      	bne.n	8009eb4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 f91c 	bl	800a0e0 <USBD_CtlSendStatus>
      }
      break;
 8009ea8:	e004      	b.n	8009eb4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009eaa:	6839      	ldr	r1, [r7, #0]
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 f840 	bl	8009f32 <USBD_CtlError>
      break;
 8009eb2:	e000      	b.n	8009eb6 <USBD_ClrFeature+0x3c>
      break;
 8009eb4:	bf00      	nop
  }
}
 8009eb6:	bf00      	nop
 8009eb8:	3708      	adds	r7, #8
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}

08009ebe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009ebe:	b580      	push	{r7, lr}
 8009ec0:	b084      	sub	sp, #16
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
 8009ec6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	781a      	ldrb	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	781a      	ldrb	r2, [r3, #0]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	3301      	adds	r3, #1
 8009ee6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009ee8:	68f8      	ldr	r0, [r7, #12]
 8009eea:	f7ff fa40 	bl	800936e <SWAPBYTE>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	3301      	adds	r3, #1
 8009efa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	3301      	adds	r3, #1
 8009f00:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f7ff fa33 	bl	800936e <SWAPBYTE>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	3301      	adds	r3, #1
 8009f14:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	3301      	adds	r3, #1
 8009f1a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f1c:	68f8      	ldr	r0, [r7, #12]
 8009f1e:	f7ff fa26 	bl	800936e <SWAPBYTE>
 8009f22:	4603      	mov	r3, r0
 8009f24:	461a      	mov	r2, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	80da      	strh	r2, [r3, #6]
}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b082      	sub	sp, #8
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f3c:	2180      	movs	r1, #128	@ 0x80
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fcc6 	bl	800a8d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009f44:	2100      	movs	r1, #0
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fcc2 	bl	800a8d0 <USBD_LL_StallEP>
}
 8009f4c:	bf00      	nop
 8009f4e:	3708      	adds	r7, #8
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}

08009f54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009f60:	2300      	movs	r3, #0
 8009f62:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d042      	beq.n	8009ff0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009f6e:	6938      	ldr	r0, [r7, #16]
 8009f70:	f000 f842 	bl	8009ff8 <USBD_GetLen>
 8009f74:	4603      	mov	r3, r0
 8009f76:	3301      	adds	r3, #1
 8009f78:	005b      	lsls	r3, r3, #1
 8009f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f7e:	d808      	bhi.n	8009f92 <USBD_GetString+0x3e>
 8009f80:	6938      	ldr	r0, [r7, #16]
 8009f82:	f000 f839 	bl	8009ff8 <USBD_GetLen>
 8009f86:	4603      	mov	r3, r0
 8009f88:	3301      	adds	r3, #1
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	e001      	b.n	8009f96 <USBD_GetString+0x42>
 8009f92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009f9a:	7dfb      	ldrb	r3, [r7, #23]
 8009f9c:	68ba      	ldr	r2, [r7, #8]
 8009f9e:	4413      	add	r3, r2
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	7812      	ldrb	r2, [r2, #0]
 8009fa4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009fa6:	7dfb      	ldrb	r3, [r7, #23]
 8009fa8:	3301      	adds	r3, #1
 8009faa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009fac:	7dfb      	ldrb	r3, [r7, #23]
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	2203      	movs	r2, #3
 8009fb4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009fb6:	7dfb      	ldrb	r3, [r7, #23]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009fbc:	e013      	b.n	8009fe6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009fbe:	7dfb      	ldrb	r3, [r7, #23]
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	7812      	ldrb	r2, [r2, #0]
 8009fc8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	613b      	str	r3, [r7, #16]
    idx++;
 8009fd0:	7dfb      	ldrb	r3, [r7, #23]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009fd6:	7dfb      	ldrb	r3, [r7, #23]
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	4413      	add	r3, r2
 8009fdc:	2200      	movs	r2, #0
 8009fde:	701a      	strb	r2, [r3, #0]
    idx++;
 8009fe0:	7dfb      	ldrb	r3, [r7, #23]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d1e7      	bne.n	8009fbe <USBD_GetString+0x6a>
 8009fee:	e000      	b.n	8009ff2 <USBD_GetString+0x9e>
    return;
 8009ff0:	bf00      	nop
  }
}
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a000:	2300      	movs	r3, #0
 800a002:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a008:	e005      	b.n	800a016 <USBD_GetLen+0x1e>
  {
    len++;
 800a00a:	7bfb      	ldrb	r3, [r7, #15]
 800a00c:	3301      	adds	r3, #1
 800a00e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	3301      	adds	r3, #1
 800a014:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d1f5      	bne.n	800a00a <USBD_GetLen+0x12>
  }

  return len;
 800a01e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a020:	4618      	mov	r0, r3
 800a022:	3714      	adds	r7, #20
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2202      	movs	r2, #2
 800a03c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	68ba      	ldr	r2, [r7, #8]
 800a050:	2100      	movs	r1, #0
 800a052:	68f8      	ldr	r0, [r7, #12]
 800a054:	f000 fcc5 	bl	800a9e2 <USBD_LL_Transmit>

  return USBD_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}

0800a062 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b084      	sub	sp, #16
 800a066:	af00      	add	r7, sp, #0
 800a068:	60f8      	str	r0, [r7, #12]
 800a06a:	60b9      	str	r1, [r7, #8]
 800a06c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	2100      	movs	r1, #0
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f000 fcb4 	bl	800a9e2 <USBD_LL_Transmit>

  return USBD_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2203      	movs	r2, #3
 800a094:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	68ba      	ldr	r2, [r7, #8]
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	68f8      	ldr	r0, [r7, #12]
 800a0b0:	f000 fcb8 	bl	800aa24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3710      	adds	r7, #16
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b084      	sub	sp, #16
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	60f8      	str	r0, [r7, #12]
 800a0c6:	60b9      	str	r1, [r7, #8]
 800a0c8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	68ba      	ldr	r2, [r7, #8]
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f000 fca7 	bl	800aa24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2204      	movs	r2, #4
 800a0ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 fc73 	bl	800a9e2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b082      	sub	sp, #8
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2205      	movs	r2, #5
 800a112:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a116:	2300      	movs	r3, #0
 800a118:	2200      	movs	r2, #0
 800a11a:	2100      	movs	r1, #0
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 fc81 	bl	800aa24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a122:	2300      	movs	r3, #0
}
 800a124:	4618      	mov	r0, r3
 800a126:	3708      	adds	r7, #8
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a130:	2200      	movs	r2, #0
 800a132:	4912      	ldr	r1, [pc, #72]	@ (800a17c <MX_USB_DEVICE_Init+0x50>)
 800a134:	4812      	ldr	r0, [pc, #72]	@ (800a180 <MX_USB_DEVICE_Init+0x54>)
 800a136:	f7fe fcf7 	bl	8008b28 <USBD_Init>
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d001      	beq.n	800a144 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a140:	f7f8 f8a4 	bl	800228c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a144:	490f      	ldr	r1, [pc, #60]	@ (800a184 <MX_USB_DEVICE_Init+0x58>)
 800a146:	480e      	ldr	r0, [pc, #56]	@ (800a180 <MX_USB_DEVICE_Init+0x54>)
 800a148:	f7fe fd1e 	bl	8008b88 <USBD_RegisterClass>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d001      	beq.n	800a156 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a152:	f7f8 f89b 	bl	800228c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a156:	490c      	ldr	r1, [pc, #48]	@ (800a188 <MX_USB_DEVICE_Init+0x5c>)
 800a158:	4809      	ldr	r0, [pc, #36]	@ (800a180 <MX_USB_DEVICE_Init+0x54>)
 800a15a:	f7fe fc55 	bl	8008a08 <USBD_CDC_RegisterInterface>
 800a15e:	4603      	mov	r3, r0
 800a160:	2b00      	cmp	r3, #0
 800a162:	d001      	beq.n	800a168 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a164:	f7f8 f892 	bl	800228c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a168:	4805      	ldr	r0, [pc, #20]	@ (800a180 <MX_USB_DEVICE_Init+0x54>)
 800a16a:	f7fe fd43 	bl	8008bf4 <USBD_Start>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d001      	beq.n	800a178 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a174:	f7f8 f88a 	bl	800228c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a178:	bf00      	nop
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	200000d0 	.word	0x200000d0
 800a180:	20000548 	.word	0x20000548
 800a184:	2000003c 	.word	0x2000003c
 800a188:	200000bc 	.word	0x200000bc

0800a18c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a190:	2200      	movs	r2, #0
 800a192:	4905      	ldr	r1, [pc, #20]	@ (800a1a8 <CDC_Init_FS+0x1c>)
 800a194:	4805      	ldr	r0, [pc, #20]	@ (800a1ac <CDC_Init_FS+0x20>)
 800a196:	f7fe fc51 	bl	8008a3c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a19a:	4905      	ldr	r1, [pc, #20]	@ (800a1b0 <CDC_Init_FS+0x24>)
 800a19c:	4803      	ldr	r0, [pc, #12]	@ (800a1ac <CDC_Init_FS+0x20>)
 800a19e:	f7fe fc6f 	bl	8008a80 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a1a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	20001024 	.word	0x20001024
 800a1ac:	20000548 	.word	0x20000548
 800a1b0:	20000824 	.word	0x20000824

0800a1b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a1b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	6039      	str	r1, [r7, #0]
 800a1ce:	71fb      	strb	r3, [r7, #7]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a1d4:	79fb      	ldrb	r3, [r7, #7]
 800a1d6:	2b23      	cmp	r3, #35	@ 0x23
 800a1d8:	d84a      	bhi.n	800a270 <CDC_Control_FS+0xac>
 800a1da:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e0 <CDC_Control_FS+0x1c>)
 800a1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e0:	0800a271 	.word	0x0800a271
 800a1e4:	0800a271 	.word	0x0800a271
 800a1e8:	0800a271 	.word	0x0800a271
 800a1ec:	0800a271 	.word	0x0800a271
 800a1f0:	0800a271 	.word	0x0800a271
 800a1f4:	0800a271 	.word	0x0800a271
 800a1f8:	0800a271 	.word	0x0800a271
 800a1fc:	0800a271 	.word	0x0800a271
 800a200:	0800a271 	.word	0x0800a271
 800a204:	0800a271 	.word	0x0800a271
 800a208:	0800a271 	.word	0x0800a271
 800a20c:	0800a271 	.word	0x0800a271
 800a210:	0800a271 	.word	0x0800a271
 800a214:	0800a271 	.word	0x0800a271
 800a218:	0800a271 	.word	0x0800a271
 800a21c:	0800a271 	.word	0x0800a271
 800a220:	0800a271 	.word	0x0800a271
 800a224:	0800a271 	.word	0x0800a271
 800a228:	0800a271 	.word	0x0800a271
 800a22c:	0800a271 	.word	0x0800a271
 800a230:	0800a271 	.word	0x0800a271
 800a234:	0800a271 	.word	0x0800a271
 800a238:	0800a271 	.word	0x0800a271
 800a23c:	0800a271 	.word	0x0800a271
 800a240:	0800a271 	.word	0x0800a271
 800a244:	0800a271 	.word	0x0800a271
 800a248:	0800a271 	.word	0x0800a271
 800a24c:	0800a271 	.word	0x0800a271
 800a250:	0800a271 	.word	0x0800a271
 800a254:	0800a271 	.word	0x0800a271
 800a258:	0800a271 	.word	0x0800a271
 800a25c:	0800a271 	.word	0x0800a271
 800a260:	0800a271 	.word	0x0800a271
 800a264:	0800a271 	.word	0x0800a271
 800a268:	0800a271 	.word	0x0800a271
 800a26c:	0800a271 	.word	0x0800a271
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a270:	bf00      	nop
  }

  return (USBD_OK);
 800a272:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a274:	4618      	mov	r0, r3
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a28a:	6879      	ldr	r1, [r7, #4]
 800a28c:	4805      	ldr	r0, [pc, #20]	@ (800a2a4 <CDC_Receive_FS+0x24>)
 800a28e:	f7fe fbf7 	bl	8008a80 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a292:	4804      	ldr	r0, [pc, #16]	@ (800a2a4 <CDC_Receive_FS+0x24>)
 800a294:	f7fe fc12 	bl	8008abc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a298:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20000548 	.word	0x20000548

0800a2a8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b087      	sub	sp, #28
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a2ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	371c      	adds	r7, #28
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr
	...

0800a2cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	6039      	str	r1, [r7, #0]
 800a2d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	2212      	movs	r2, #18
 800a2dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a2de:	4b03      	ldr	r3, [pc, #12]	@ (800a2ec <USBD_FS_DeviceDescriptor+0x20>)
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	370c      	adds	r7, #12
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ea:	4770      	bx	lr
 800a2ec:	200000ec 	.word	0x200000ec

0800a2f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	6039      	str	r1, [r7, #0]
 800a2fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	2204      	movs	r2, #4
 800a300:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a302:	4b03      	ldr	r3, [pc, #12]	@ (800a310 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a304:	4618      	mov	r0, r3
 800a306:	370c      	adds	r7, #12
 800a308:	46bd      	mov	sp, r7
 800a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30e:	4770      	bx	lr
 800a310:	20000100 	.word	0x20000100

0800a314 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	4603      	mov	r3, r0
 800a31c:	6039      	str	r1, [r7, #0]
 800a31e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a320:	79fb      	ldrb	r3, [r7, #7]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d105      	bne.n	800a332 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a326:	683a      	ldr	r2, [r7, #0]
 800a328:	4907      	ldr	r1, [pc, #28]	@ (800a348 <USBD_FS_ProductStrDescriptor+0x34>)
 800a32a:	4808      	ldr	r0, [pc, #32]	@ (800a34c <USBD_FS_ProductStrDescriptor+0x38>)
 800a32c:	f7ff fe12 	bl	8009f54 <USBD_GetString>
 800a330:	e004      	b.n	800a33c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a332:	683a      	ldr	r2, [r7, #0]
 800a334:	4904      	ldr	r1, [pc, #16]	@ (800a348 <USBD_FS_ProductStrDescriptor+0x34>)
 800a336:	4805      	ldr	r0, [pc, #20]	@ (800a34c <USBD_FS_ProductStrDescriptor+0x38>)
 800a338:	f7ff fe0c 	bl	8009f54 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a33c:	4b02      	ldr	r3, [pc, #8]	@ (800a348 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	20001824 	.word	0x20001824
 800a34c:	0800df6c 	.word	0x0800df6c

0800a350 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	4603      	mov	r3, r0
 800a358:	6039      	str	r1, [r7, #0]
 800a35a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a35c:	683a      	ldr	r2, [r7, #0]
 800a35e:	4904      	ldr	r1, [pc, #16]	@ (800a370 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a360:	4804      	ldr	r0, [pc, #16]	@ (800a374 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a362:	f7ff fdf7 	bl	8009f54 <USBD_GetString>
  return USBD_StrDesc;
 800a366:	4b02      	ldr	r3, [pc, #8]	@ (800a370 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3708      	adds	r7, #8
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	20001824 	.word	0x20001824
 800a374:	0800df84 	.word	0x0800df84

0800a378 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	4603      	mov	r3, r0
 800a380:	6039      	str	r1, [r7, #0]
 800a382:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	221a      	movs	r2, #26
 800a388:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a38a:	f000 f843 	bl	800a414 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a38e:	4b02      	ldr	r3, [pc, #8]	@ (800a398 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a390:	4618      	mov	r0, r3
 800a392:	3708      	adds	r7, #8
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	20000104 	.word	0x20000104

0800a39c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	6039      	str	r1, [r7, #0]
 800a3a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a3a8:	79fb      	ldrb	r3, [r7, #7]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d105      	bne.n	800a3ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	4907      	ldr	r1, [pc, #28]	@ (800a3d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a3b2:	4808      	ldr	r0, [pc, #32]	@ (800a3d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a3b4:	f7ff fdce 	bl	8009f54 <USBD_GetString>
 800a3b8:	e004      	b.n	800a3c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3ba:	683a      	ldr	r2, [r7, #0]
 800a3bc:	4904      	ldr	r1, [pc, #16]	@ (800a3d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a3be:	4805      	ldr	r0, [pc, #20]	@ (800a3d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a3c0:	f7ff fdc8 	bl	8009f54 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3c4:	4b02      	ldr	r3, [pc, #8]	@ (800a3d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	20001824 	.word	0x20001824
 800a3d4:	0800df98 	.word	0x0800df98

0800a3d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b082      	sub	sp, #8
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	4603      	mov	r3, r0
 800a3e0:	6039      	str	r1, [r7, #0]
 800a3e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3e4:	79fb      	ldrb	r3, [r7, #7]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d105      	bne.n	800a3f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3ea:	683a      	ldr	r2, [r7, #0]
 800a3ec:	4907      	ldr	r1, [pc, #28]	@ (800a40c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3ee:	4808      	ldr	r0, [pc, #32]	@ (800a410 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3f0:	f7ff fdb0 	bl	8009f54 <USBD_GetString>
 800a3f4:	e004      	b.n	800a400 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3f6:	683a      	ldr	r2, [r7, #0]
 800a3f8:	4904      	ldr	r1, [pc, #16]	@ (800a40c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3fa:	4805      	ldr	r0, [pc, #20]	@ (800a410 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3fc:	f7ff fdaa 	bl	8009f54 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a400:	4b02      	ldr	r3, [pc, #8]	@ (800a40c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a402:	4618      	mov	r0, r3
 800a404:	3708      	adds	r7, #8
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	20001824 	.word	0x20001824
 800a410:	0800dfa4 	.word	0x0800dfa4

0800a414 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a41a:	4b0f      	ldr	r3, [pc, #60]	@ (800a458 <Get_SerialNum+0x44>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a420:	4b0e      	ldr	r3, [pc, #56]	@ (800a45c <Get_SerialNum+0x48>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a426:	4b0e      	ldr	r3, [pc, #56]	@ (800a460 <Get_SerialNum+0x4c>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	4413      	add	r3, r2
 800a432:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d009      	beq.n	800a44e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a43a:	2208      	movs	r2, #8
 800a43c:	4909      	ldr	r1, [pc, #36]	@ (800a464 <Get_SerialNum+0x50>)
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	f000 f814 	bl	800a46c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a444:	2204      	movs	r2, #4
 800a446:	4908      	ldr	r1, [pc, #32]	@ (800a468 <Get_SerialNum+0x54>)
 800a448:	68b8      	ldr	r0, [r7, #8]
 800a44a:	f000 f80f 	bl	800a46c <IntToUnicode>
  }
}
 800a44e:	bf00      	nop
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	1fff7a10 	.word	0x1fff7a10
 800a45c:	1fff7a14 	.word	0x1fff7a14
 800a460:	1fff7a18 	.word	0x1fff7a18
 800a464:	20000106 	.word	0x20000106
 800a468:	20000116 	.word	0x20000116

0800a46c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b087      	sub	sp, #28
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	4613      	mov	r3, r2
 800a478:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a47a:	2300      	movs	r3, #0
 800a47c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a47e:	2300      	movs	r3, #0
 800a480:	75fb      	strb	r3, [r7, #23]
 800a482:	e027      	b.n	800a4d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	0f1b      	lsrs	r3, r3, #28
 800a488:	2b09      	cmp	r3, #9
 800a48a:	d80b      	bhi.n	800a4a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	0f1b      	lsrs	r3, r3, #28
 800a490:	b2da      	uxtb	r2, r3
 800a492:	7dfb      	ldrb	r3, [r7, #23]
 800a494:	005b      	lsls	r3, r3, #1
 800a496:	4619      	mov	r1, r3
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	440b      	add	r3, r1
 800a49c:	3230      	adds	r2, #48	@ 0x30
 800a49e:	b2d2      	uxtb	r2, r2
 800a4a0:	701a      	strb	r2, [r3, #0]
 800a4a2:	e00a      	b.n	800a4ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	0f1b      	lsrs	r3, r3, #28
 800a4a8:	b2da      	uxtb	r2, r3
 800a4aa:	7dfb      	ldrb	r3, [r7, #23]
 800a4ac:	005b      	lsls	r3, r3, #1
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	440b      	add	r3, r1
 800a4b4:	3237      	adds	r2, #55	@ 0x37
 800a4b6:	b2d2      	uxtb	r2, r2
 800a4b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	011b      	lsls	r3, r3, #4
 800a4be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a4c0:	7dfb      	ldrb	r3, [r7, #23]
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	68ba      	ldr	r2, [r7, #8]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a4ce:	7dfb      	ldrb	r3, [r7, #23]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	75fb      	strb	r3, [r7, #23]
 800a4d4:	7dfa      	ldrb	r2, [r7, #23]
 800a4d6:	79fb      	ldrb	r3, [r7, #7]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d3d3      	bcc.n	800a484 <IntToUnicode+0x18>
  }
}
 800a4dc:	bf00      	nop
 800a4de:	bf00      	nop
 800a4e0:	371c      	adds	r7, #28
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr
	...

0800a4ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b08a      	sub	sp, #40	@ 0x28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4f4:	f107 0314 	add.w	r3, r7, #20
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	601a      	str	r2, [r3, #0]
 800a4fc:	605a      	str	r2, [r3, #4]
 800a4fe:	609a      	str	r2, [r3, #8]
 800a500:	60da      	str	r2, [r3, #12]
 800a502:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a50c:	d13a      	bne.n	800a584 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a50e:	2300      	movs	r3, #0
 800a510:	613b      	str	r3, [r7, #16]
 800a512:	4b1e      	ldr	r3, [pc, #120]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a516:	4a1d      	ldr	r2, [pc, #116]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a518:	f043 0301 	orr.w	r3, r3, #1
 800a51c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a51e:	4b1b      	ldr	r3, [pc, #108]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a522:	f003 0301 	and.w	r3, r3, #1
 800a526:	613b      	str	r3, [r7, #16]
 800a528:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a52a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a52e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a530:	2302      	movs	r3, #2
 800a532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a534:	2300      	movs	r3, #0
 800a536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a538:	2303      	movs	r3, #3
 800a53a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a53c:	230a      	movs	r3, #10
 800a53e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a540:	f107 0314 	add.w	r3, r7, #20
 800a544:	4619      	mov	r1, r3
 800a546:	4812      	ldr	r0, [pc, #72]	@ (800a590 <HAL_PCD_MspInit+0xa4>)
 800a548:	f7f9 f9f4 	bl	8003934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a54c:	4b0f      	ldr	r3, [pc, #60]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a54e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a550:	4a0e      	ldr	r2, [pc, #56]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a556:	6353      	str	r3, [r2, #52]	@ 0x34
 800a558:	2300      	movs	r3, #0
 800a55a:	60fb      	str	r3, [r7, #12]
 800a55c:	4b0b      	ldr	r3, [pc, #44]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a55e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a560:	4a0a      	ldr	r2, [pc, #40]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a562:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a566:	6453      	str	r3, [r2, #68]	@ 0x44
 800a568:	4b08      	ldr	r3, [pc, #32]	@ (800a58c <HAL_PCD_MspInit+0xa0>)
 800a56a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a56c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a570:	60fb      	str	r3, [r7, #12]
 800a572:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a574:	2200      	movs	r2, #0
 800a576:	2100      	movs	r1, #0
 800a578:	2043      	movs	r0, #67	@ 0x43
 800a57a:	f7f9 f9a4 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a57e:	2043      	movs	r0, #67	@ 0x43
 800a580:	f7f9 f9bd 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a584:	bf00      	nop
 800a586:	3728      	adds	r7, #40	@ 0x28
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	40023800 	.word	0x40023800
 800a590:	40020000 	.word	0x40020000

0800a594 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b082      	sub	sp, #8
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	4610      	mov	r0, r2
 800a5ac:	f7fe fb6f 	bl	8008c8e <USBD_LL_SetupStage>
}
 800a5b0:	bf00      	nop
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a5ca:	78fa      	ldrb	r2, [r7, #3]
 800a5cc:	6879      	ldr	r1, [r7, #4]
 800a5ce:	4613      	mov	r3, r2
 800a5d0:	00db      	lsls	r3, r3, #3
 800a5d2:	4413      	add	r3, r2
 800a5d4:	009b      	lsls	r3, r3, #2
 800a5d6:	440b      	add	r3, r1
 800a5d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	78fb      	ldrb	r3, [r7, #3]
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	f7fe fba9 	bl	8008d38 <USBD_LL_DataOutStage>
}
 800a5e6:	bf00      	nop
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b082      	sub	sp, #8
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a600:	78fa      	ldrb	r2, [r7, #3]
 800a602:	6879      	ldr	r1, [r7, #4]
 800a604:	4613      	mov	r3, r2
 800a606:	00db      	lsls	r3, r3, #3
 800a608:	4413      	add	r3, r2
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	440b      	add	r3, r1
 800a60e:	3320      	adds	r3, #32
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	78fb      	ldrb	r3, [r7, #3]
 800a614:	4619      	mov	r1, r3
 800a616:	f7fe fc42 	bl	8008e9e <USBD_LL_DataInStage>
}
 800a61a:	bf00      	nop
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b082      	sub	sp, #8
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a630:	4618      	mov	r0, r3
 800a632:	f7fe fd7c 	bl	800912e <USBD_LL_SOF>
}
 800a636:	bf00      	nop
 800a638:	3708      	adds	r7, #8
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b084      	sub	sp, #16
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a646:	2301      	movs	r3, #1
 800a648:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	79db      	ldrb	r3, [r3, #7]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d102      	bne.n	800a658 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a652:	2300      	movs	r3, #0
 800a654:	73fb      	strb	r3, [r7, #15]
 800a656:	e008      	b.n	800a66a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	79db      	ldrb	r3, [r3, #7]
 800a65c:	2b02      	cmp	r3, #2
 800a65e:	d102      	bne.n	800a666 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a660:	2301      	movs	r3, #1
 800a662:	73fb      	strb	r3, [r7, #15]
 800a664:	e001      	b.n	800a66a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a666:	f7f7 fe11 	bl	800228c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a670:	7bfa      	ldrb	r2, [r7, #15]
 800a672:	4611      	mov	r1, r2
 800a674:	4618      	mov	r0, r3
 800a676:	f7fe fd16 	bl	80090a6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a680:	4618      	mov	r0, r3
 800a682:	f7fe fcbe 	bl	8009002 <USBD_LL_Reset>
}
 800a686:	bf00      	nop
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
	...

0800a690 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7fe fd11 	bl	80090c6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	6812      	ldr	r2, [r2, #0]
 800a6b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6b6:	f043 0301 	orr.w	r3, r3, #1
 800a6ba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	7adb      	ldrb	r3, [r3, #11]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d005      	beq.n	800a6d0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6c4:	4b04      	ldr	r3, [pc, #16]	@ (800a6d8 <HAL_PCD_SuspendCallback+0x48>)
 800a6c6:	691b      	ldr	r3, [r3, #16]
 800a6c8:	4a03      	ldr	r2, [pc, #12]	@ (800a6d8 <HAL_PCD_SuspendCallback+0x48>)
 800a6ca:	f043 0306 	orr.w	r3, r3, #6
 800a6ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a6d0:	bf00      	nop
 800a6d2:	3708      	adds	r7, #8
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	e000ed00 	.word	0xe000ed00

0800a6dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7fe fd07 	bl	80090fe <USBD_LL_Resume>
}
 800a6f0:	bf00      	nop
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	460b      	mov	r3, r1
 800a702:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a70a:	78fa      	ldrb	r2, [r7, #3]
 800a70c:	4611      	mov	r1, r2
 800a70e:	4618      	mov	r0, r3
 800a710:	f7fe fd5f 	bl	80091d2 <USBD_LL_IsoOUTIncomplete>
}
 800a714:	bf00      	nop
 800a716:	3708      	adds	r7, #8
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b082      	sub	sp, #8
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	460b      	mov	r3, r1
 800a726:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a72e:	78fa      	ldrb	r2, [r7, #3]
 800a730:	4611      	mov	r1, r2
 800a732:	4618      	mov	r0, r3
 800a734:	f7fe fd1b 	bl	800916e <USBD_LL_IsoINIncomplete>
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a74e:	4618      	mov	r0, r3
 800a750:	f7fe fd71 	bl	8009236 <USBD_LL_DevConnected>
}
 800a754:	bf00      	nop
 800a756:	3708      	adds	r7, #8
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fe fd6e 	bl	800924c <USBD_LL_DevDisconnected>
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d13c      	bne.n	800a802 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a788:	4a20      	ldr	r2, [pc, #128]	@ (800a80c <USBD_LL_Init+0x94>)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4a1e      	ldr	r2, [pc, #120]	@ (800a80c <USBD_LL_Init+0x94>)
 800a794:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a798:	4b1c      	ldr	r3, [pc, #112]	@ (800a80c <USBD_LL_Init+0x94>)
 800a79a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a79e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a7a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7a2:	2204      	movs	r2, #4
 800a7a4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a7a6:	4b19      	ldr	r3, [pc, #100]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7a8:	2202      	movs	r2, #2
 800a7aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a7ac:	4b17      	ldr	r3, [pc, #92]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a7b2:	4b16      	ldr	r3, [pc, #88]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7b4:	2202      	movs	r2, #2
 800a7b6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a7b8:	4b14      	ldr	r3, [pc, #80]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a7be:	4b13      	ldr	r3, [pc, #76]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a7c4:	4b11      	ldr	r3, [pc, #68]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a7ca:	4b10      	ldr	r3, [pc, #64]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a7d0:	4b0e      	ldr	r3, [pc, #56]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a7d6:	480d      	ldr	r0, [pc, #52]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7d8:	f7f9 fa61 	bl	8003c9e <HAL_PCD_Init>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d001      	beq.n	800a7e6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a7e2:	f7f7 fd53 	bl	800228c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a7e6:	2180      	movs	r1, #128	@ 0x80
 800a7e8:	4808      	ldr	r0, [pc, #32]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7ea:	f7fa fc8e 	bl	800510a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a7ee:	2240      	movs	r2, #64	@ 0x40
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	4806      	ldr	r0, [pc, #24]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7f4:	f7fa fc42 	bl	800507c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7f8:	2280      	movs	r2, #128	@ 0x80
 800a7fa:	2101      	movs	r1, #1
 800a7fc:	4803      	ldr	r0, [pc, #12]	@ (800a80c <USBD_LL_Init+0x94>)
 800a7fe:	f7fa fc3d 	bl	800507c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a802:	2300      	movs	r3, #0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3708      	adds	r7, #8
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}
 800a80c:	20001a24 	.word	0x20001a24

0800a810 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a818:	2300      	movs	r3, #0
 800a81a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a81c:	2300      	movs	r3, #0
 800a81e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a826:	4618      	mov	r0, r3
 800a828:	f7f9 fb48 	bl	8003ebc <HAL_PCD_Start>
 800a82c:	4603      	mov	r3, r0
 800a82e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a830:	7bfb      	ldrb	r3, [r7, #15]
 800a832:	4618      	mov	r0, r3
 800a834:	f000 f942 	bl	800aabc <USBD_Get_USB_Status>
 800a838:	4603      	mov	r3, r0
 800a83a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a83c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b084      	sub	sp, #16
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
 800a84e:	4608      	mov	r0, r1
 800a850:	4611      	mov	r1, r2
 800a852:	461a      	mov	r2, r3
 800a854:	4603      	mov	r3, r0
 800a856:	70fb      	strb	r3, [r7, #3]
 800a858:	460b      	mov	r3, r1
 800a85a:	70bb      	strb	r3, [r7, #2]
 800a85c:	4613      	mov	r3, r2
 800a85e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a860:	2300      	movs	r3, #0
 800a862:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a864:	2300      	movs	r3, #0
 800a866:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a86e:	78bb      	ldrb	r3, [r7, #2]
 800a870:	883a      	ldrh	r2, [r7, #0]
 800a872:	78f9      	ldrb	r1, [r7, #3]
 800a874:	f7fa f81c 	bl	80048b0 <HAL_PCD_EP_Open>
 800a878:	4603      	mov	r3, r0
 800a87a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a87c:	7bfb      	ldrb	r3, [r7, #15]
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 f91c 	bl	800aabc <USBD_Get_USB_Status>
 800a884:	4603      	mov	r3, r0
 800a886:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a888:	7bbb      	ldrb	r3, [r7, #14]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3710      	adds	r7, #16
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	460b      	mov	r3, r1
 800a89c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8ac:	78fa      	ldrb	r2, [r7, #3]
 800a8ae:	4611      	mov	r1, r2
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7fa f867 	bl	8004984 <HAL_PCD_EP_Close>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f000 f8fd 	bl	800aabc <USBD_Get_USB_Status>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	460b      	mov	r3, r1
 800a8da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8ea:	78fa      	ldrb	r2, [r7, #3]
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7fa f91f 	bl	8004b32 <HAL_PCD_EP_SetStall>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f000 f8de 	bl	800aabc <USBD_Get_USB_Status>
 800a900:	4603      	mov	r3, r0
 800a902:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a904:	7bbb      	ldrb	r3, [r7, #14]
}
 800a906:	4618      	mov	r0, r3
 800a908:	3710      	adds	r7, #16
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}

0800a90e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a90e:	b580      	push	{r7, lr}
 800a910:	b084      	sub	sp, #16
 800a912:	af00      	add	r7, sp, #0
 800a914:	6078      	str	r0, [r7, #4]
 800a916:	460b      	mov	r3, r1
 800a918:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a91a:	2300      	movs	r3, #0
 800a91c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a91e:	2300      	movs	r3, #0
 800a920:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a928:	78fa      	ldrb	r2, [r7, #3]
 800a92a:	4611      	mov	r1, r2
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7fa f963 	bl	8004bf8 <HAL_PCD_EP_ClrStall>
 800a932:	4603      	mov	r3, r0
 800a934:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a936:	7bfb      	ldrb	r3, [r7, #15]
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 f8bf 	bl	800aabc <USBD_Get_USB_Status>
 800a93e:	4603      	mov	r3, r0
 800a940:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a942:	7bbb      	ldrb	r3, [r7, #14]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3710      	adds	r7, #16
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b085      	sub	sp, #20
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	460b      	mov	r3, r1
 800a956:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a95e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a960:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a964:	2b00      	cmp	r3, #0
 800a966:	da0b      	bge.n	800a980 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a968:	78fb      	ldrb	r3, [r7, #3]
 800a96a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a96e:	68f9      	ldr	r1, [r7, #12]
 800a970:	4613      	mov	r3, r2
 800a972:	00db      	lsls	r3, r3, #3
 800a974:	4413      	add	r3, r2
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	440b      	add	r3, r1
 800a97a:	3316      	adds	r3, #22
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	e00b      	b.n	800a998 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a980:	78fb      	ldrb	r3, [r7, #3]
 800a982:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a986:	68f9      	ldr	r1, [r7, #12]
 800a988:	4613      	mov	r3, r2
 800a98a:	00db      	lsls	r3, r3, #3
 800a98c:	4413      	add	r3, r2
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	440b      	add	r3, r1
 800a992:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a996:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b084      	sub	sp, #16
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9be:	78fa      	ldrb	r2, [r7, #3]
 800a9c0:	4611      	mov	r1, r2
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7f9 ff50 	bl	8004868 <HAL_PCD_SetAddress>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9cc:	7bfb      	ldrb	r3, [r7, #15]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 f874 	bl	800aabc <USBD_Get_USB_Status>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}

0800a9e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b086      	sub	sp, #24
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	60f8      	str	r0, [r7, #12]
 800a9ea:	607a      	str	r2, [r7, #4]
 800a9ec:	603b      	str	r3, [r7, #0]
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa00:	7af9      	ldrb	r1, [r7, #11]
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	f7fa f85a 	bl	8004abe <HAL_PCD_EP_Transmit>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa0e:	7dfb      	ldrb	r3, [r7, #23]
 800aa10:	4618      	mov	r0, r3
 800aa12:	f000 f853 	bl	800aabc <USBD_Get_USB_Status>
 800aa16:	4603      	mov	r3, r0
 800aa18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa1a:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3718      	adds	r7, #24
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	607a      	str	r2, [r7, #4]
 800aa2e:	603b      	str	r3, [r7, #0]
 800aa30:	460b      	mov	r3, r1
 800aa32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa34:	2300      	movs	r3, #0
 800aa36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa42:	7af9      	ldrb	r1, [r7, #11]
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	f7f9 ffe6 	bl	8004a18 <HAL_PCD_EP_Receive>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa50:	7dfb      	ldrb	r3, [r7, #23]
 800aa52:	4618      	mov	r0, r3
 800aa54:	f000 f832 	bl	800aabc <USBD_Get_USB_Status>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa5c:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3718      	adds	r7, #24
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b082      	sub	sp, #8
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
 800aa6e:	460b      	mov	r3, r1
 800aa70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa78:	78fa      	ldrb	r2, [r7, #3]
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7fa f806 	bl	8004a8e <HAL_PCD_EP_GetRxCount>
 800aa82:	4603      	mov	r3, r0
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3708      	adds	r7, #8
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b083      	sub	sp, #12
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aa94:	4b03      	ldr	r3, [pc, #12]	@ (800aaa4 <USBD_static_malloc+0x18>)
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	370c      	adds	r7, #12
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	20001f08 	.word	0x20001f08

0800aaa8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]

}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b085      	sub	sp, #20
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	4603      	mov	r3, r0
 800aac4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aaca:	79fb      	ldrb	r3, [r7, #7]
 800aacc:	2b03      	cmp	r3, #3
 800aace:	d817      	bhi.n	800ab00 <USBD_Get_USB_Status+0x44>
 800aad0:	a201      	add	r2, pc, #4	@ (adr r2, 800aad8 <USBD_Get_USB_Status+0x1c>)
 800aad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aad6:	bf00      	nop
 800aad8:	0800aae9 	.word	0x0800aae9
 800aadc:	0800aaef 	.word	0x0800aaef
 800aae0:	0800aaf5 	.word	0x0800aaf5
 800aae4:	0800aafb 	.word	0x0800aafb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aae8:	2300      	movs	r3, #0
 800aaea:	73fb      	strb	r3, [r7, #15]
    break;
 800aaec:	e00b      	b.n	800ab06 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf2:	e008      	b.n	800ab06 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf8:	e005      	b.n	800ab06 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aafa:	2303      	movs	r3, #3
 800aafc:	73fb      	strb	r3, [r7, #15]
    break;
 800aafe:	e002      	b.n	800ab06 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ab00:	2303      	movs	r3, #3
 800ab02:	73fb      	strb	r3, [r7, #15]
    break;
 800ab04:	bf00      	nop
  }
  return usb_status;
 800ab06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3714      	adds	r7, #20
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <__cvt>:
 800ab14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab18:	ec57 6b10 	vmov	r6, r7, d0
 800ab1c:	2f00      	cmp	r7, #0
 800ab1e:	460c      	mov	r4, r1
 800ab20:	4619      	mov	r1, r3
 800ab22:	463b      	mov	r3, r7
 800ab24:	bfbb      	ittet	lt
 800ab26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ab2a:	461f      	movlt	r7, r3
 800ab2c:	2300      	movge	r3, #0
 800ab2e:	232d      	movlt	r3, #45	@ 0x2d
 800ab30:	700b      	strb	r3, [r1, #0]
 800ab32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ab38:	4691      	mov	r9, r2
 800ab3a:	f023 0820 	bic.w	r8, r3, #32
 800ab3e:	bfbc      	itt	lt
 800ab40:	4632      	movlt	r2, r6
 800ab42:	4616      	movlt	r6, r2
 800ab44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab48:	d005      	beq.n	800ab56 <__cvt+0x42>
 800ab4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ab4e:	d100      	bne.n	800ab52 <__cvt+0x3e>
 800ab50:	3401      	adds	r4, #1
 800ab52:	2102      	movs	r1, #2
 800ab54:	e000      	b.n	800ab58 <__cvt+0x44>
 800ab56:	2103      	movs	r1, #3
 800ab58:	ab03      	add	r3, sp, #12
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	ab02      	add	r3, sp, #8
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	ec47 6b10 	vmov	d0, r6, r7
 800ab64:	4653      	mov	r3, sl
 800ab66:	4622      	mov	r2, r4
 800ab68:	f000 ff46 	bl	800b9f8 <_dtoa_r>
 800ab6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ab70:	4605      	mov	r5, r0
 800ab72:	d119      	bne.n	800aba8 <__cvt+0x94>
 800ab74:	f019 0f01 	tst.w	r9, #1
 800ab78:	d00e      	beq.n	800ab98 <__cvt+0x84>
 800ab7a:	eb00 0904 	add.w	r9, r0, r4
 800ab7e:	2200      	movs	r2, #0
 800ab80:	2300      	movs	r3, #0
 800ab82:	4630      	mov	r0, r6
 800ab84:	4639      	mov	r1, r7
 800ab86:	f7f5 ff9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab8a:	b108      	cbz	r0, 800ab90 <__cvt+0x7c>
 800ab8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab90:	2230      	movs	r2, #48	@ 0x30
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	454b      	cmp	r3, r9
 800ab96:	d31e      	bcc.n	800abd6 <__cvt+0xc2>
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab9c:	1b5b      	subs	r3, r3, r5
 800ab9e:	4628      	mov	r0, r5
 800aba0:	6013      	str	r3, [r2, #0]
 800aba2:	b004      	add	sp, #16
 800aba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aba8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800abac:	eb00 0904 	add.w	r9, r0, r4
 800abb0:	d1e5      	bne.n	800ab7e <__cvt+0x6a>
 800abb2:	7803      	ldrb	r3, [r0, #0]
 800abb4:	2b30      	cmp	r3, #48	@ 0x30
 800abb6:	d10a      	bne.n	800abce <__cvt+0xba>
 800abb8:	2200      	movs	r2, #0
 800abba:	2300      	movs	r3, #0
 800abbc:	4630      	mov	r0, r6
 800abbe:	4639      	mov	r1, r7
 800abc0:	f7f5 ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 800abc4:	b918      	cbnz	r0, 800abce <__cvt+0xba>
 800abc6:	f1c4 0401 	rsb	r4, r4, #1
 800abca:	f8ca 4000 	str.w	r4, [sl]
 800abce:	f8da 3000 	ldr.w	r3, [sl]
 800abd2:	4499      	add	r9, r3
 800abd4:	e7d3      	b.n	800ab7e <__cvt+0x6a>
 800abd6:	1c59      	adds	r1, r3, #1
 800abd8:	9103      	str	r1, [sp, #12]
 800abda:	701a      	strb	r2, [r3, #0]
 800abdc:	e7d9      	b.n	800ab92 <__cvt+0x7e>

0800abde <__exponent>:
 800abde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abe0:	2900      	cmp	r1, #0
 800abe2:	bfba      	itte	lt
 800abe4:	4249      	neglt	r1, r1
 800abe6:	232d      	movlt	r3, #45	@ 0x2d
 800abe8:	232b      	movge	r3, #43	@ 0x2b
 800abea:	2909      	cmp	r1, #9
 800abec:	7002      	strb	r2, [r0, #0]
 800abee:	7043      	strb	r3, [r0, #1]
 800abf0:	dd29      	ble.n	800ac46 <__exponent+0x68>
 800abf2:	f10d 0307 	add.w	r3, sp, #7
 800abf6:	461d      	mov	r5, r3
 800abf8:	270a      	movs	r7, #10
 800abfa:	461a      	mov	r2, r3
 800abfc:	fbb1 f6f7 	udiv	r6, r1, r7
 800ac00:	fb07 1416 	mls	r4, r7, r6, r1
 800ac04:	3430      	adds	r4, #48	@ 0x30
 800ac06:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	2c63      	cmp	r4, #99	@ 0x63
 800ac0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac12:	4631      	mov	r1, r6
 800ac14:	dcf1      	bgt.n	800abfa <__exponent+0x1c>
 800ac16:	3130      	adds	r1, #48	@ 0x30
 800ac18:	1e94      	subs	r4, r2, #2
 800ac1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac1e:	1c41      	adds	r1, r0, #1
 800ac20:	4623      	mov	r3, r4
 800ac22:	42ab      	cmp	r3, r5
 800ac24:	d30a      	bcc.n	800ac3c <__exponent+0x5e>
 800ac26:	f10d 0309 	add.w	r3, sp, #9
 800ac2a:	1a9b      	subs	r3, r3, r2
 800ac2c:	42ac      	cmp	r4, r5
 800ac2e:	bf88      	it	hi
 800ac30:	2300      	movhi	r3, #0
 800ac32:	3302      	adds	r3, #2
 800ac34:	4403      	add	r3, r0
 800ac36:	1a18      	subs	r0, r3, r0
 800ac38:	b003      	add	sp, #12
 800ac3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac40:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac44:	e7ed      	b.n	800ac22 <__exponent+0x44>
 800ac46:	2330      	movs	r3, #48	@ 0x30
 800ac48:	3130      	adds	r1, #48	@ 0x30
 800ac4a:	7083      	strb	r3, [r0, #2]
 800ac4c:	70c1      	strb	r1, [r0, #3]
 800ac4e:	1d03      	adds	r3, r0, #4
 800ac50:	e7f1      	b.n	800ac36 <__exponent+0x58>
	...

0800ac54 <_printf_float>:
 800ac54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac58:	b08d      	sub	sp, #52	@ 0x34
 800ac5a:	460c      	mov	r4, r1
 800ac5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac60:	4616      	mov	r6, r2
 800ac62:	461f      	mov	r7, r3
 800ac64:	4605      	mov	r5, r0
 800ac66:	f000 fdc5 	bl	800b7f4 <_localeconv_r>
 800ac6a:	6803      	ldr	r3, [r0, #0]
 800ac6c:	9304      	str	r3, [sp, #16]
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7f5 fafe 	bl	8000270 <strlen>
 800ac74:	2300      	movs	r3, #0
 800ac76:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac78:	f8d8 3000 	ldr.w	r3, [r8]
 800ac7c:	9005      	str	r0, [sp, #20]
 800ac7e:	3307      	adds	r3, #7
 800ac80:	f023 0307 	bic.w	r3, r3, #7
 800ac84:	f103 0208 	add.w	r2, r3, #8
 800ac88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ac8c:	f8d4 b000 	ldr.w	fp, [r4]
 800ac90:	f8c8 2000 	str.w	r2, [r8]
 800ac94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ac9c:	9307      	str	r3, [sp, #28]
 800ac9e:	f8cd 8018 	str.w	r8, [sp, #24]
 800aca2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aca6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acaa:	4b9c      	ldr	r3, [pc, #624]	@ (800af1c <_printf_float+0x2c8>)
 800acac:	f04f 32ff 	mov.w	r2, #4294967295
 800acb0:	f7f5 ff3c 	bl	8000b2c <__aeabi_dcmpun>
 800acb4:	bb70      	cbnz	r0, 800ad14 <_printf_float+0xc0>
 800acb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acba:	4b98      	ldr	r3, [pc, #608]	@ (800af1c <_printf_float+0x2c8>)
 800acbc:	f04f 32ff 	mov.w	r2, #4294967295
 800acc0:	f7f5 ff16 	bl	8000af0 <__aeabi_dcmple>
 800acc4:	bb30      	cbnz	r0, 800ad14 <_printf_float+0xc0>
 800acc6:	2200      	movs	r2, #0
 800acc8:	2300      	movs	r3, #0
 800acca:	4640      	mov	r0, r8
 800accc:	4649      	mov	r1, r9
 800acce:	f7f5 ff05 	bl	8000adc <__aeabi_dcmplt>
 800acd2:	b110      	cbz	r0, 800acda <_printf_float+0x86>
 800acd4:	232d      	movs	r3, #45	@ 0x2d
 800acd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acda:	4a91      	ldr	r2, [pc, #580]	@ (800af20 <_printf_float+0x2cc>)
 800acdc:	4b91      	ldr	r3, [pc, #580]	@ (800af24 <_printf_float+0x2d0>)
 800acde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ace2:	bf8c      	ite	hi
 800ace4:	4690      	movhi	r8, r2
 800ace6:	4698      	movls	r8, r3
 800ace8:	2303      	movs	r3, #3
 800acea:	6123      	str	r3, [r4, #16]
 800acec:	f02b 0304 	bic.w	r3, fp, #4
 800acf0:	6023      	str	r3, [r4, #0]
 800acf2:	f04f 0900 	mov.w	r9, #0
 800acf6:	9700      	str	r7, [sp, #0]
 800acf8:	4633      	mov	r3, r6
 800acfa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800acfc:	4621      	mov	r1, r4
 800acfe:	4628      	mov	r0, r5
 800ad00:	f000 f9d2 	bl	800b0a8 <_printf_common>
 800ad04:	3001      	adds	r0, #1
 800ad06:	f040 808d 	bne.w	800ae24 <_printf_float+0x1d0>
 800ad0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad0e:	b00d      	add	sp, #52	@ 0x34
 800ad10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad14:	4642      	mov	r2, r8
 800ad16:	464b      	mov	r3, r9
 800ad18:	4640      	mov	r0, r8
 800ad1a:	4649      	mov	r1, r9
 800ad1c:	f7f5 ff06 	bl	8000b2c <__aeabi_dcmpun>
 800ad20:	b140      	cbz	r0, 800ad34 <_printf_float+0xe0>
 800ad22:	464b      	mov	r3, r9
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	bfbc      	itt	lt
 800ad28:	232d      	movlt	r3, #45	@ 0x2d
 800ad2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad2e:	4a7e      	ldr	r2, [pc, #504]	@ (800af28 <_printf_float+0x2d4>)
 800ad30:	4b7e      	ldr	r3, [pc, #504]	@ (800af2c <_printf_float+0x2d8>)
 800ad32:	e7d4      	b.n	800acde <_printf_float+0x8a>
 800ad34:	6863      	ldr	r3, [r4, #4]
 800ad36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ad3a:	9206      	str	r2, [sp, #24]
 800ad3c:	1c5a      	adds	r2, r3, #1
 800ad3e:	d13b      	bne.n	800adb8 <_printf_float+0x164>
 800ad40:	2306      	movs	r3, #6
 800ad42:	6063      	str	r3, [r4, #4]
 800ad44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ad48:	2300      	movs	r3, #0
 800ad4a:	6022      	str	r2, [r4, #0]
 800ad4c:	9303      	str	r3, [sp, #12]
 800ad4e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad50:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ad54:	ab09      	add	r3, sp, #36	@ 0x24
 800ad56:	9300      	str	r3, [sp, #0]
 800ad58:	6861      	ldr	r1, [r4, #4]
 800ad5a:	ec49 8b10 	vmov	d0, r8, r9
 800ad5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad62:	4628      	mov	r0, r5
 800ad64:	f7ff fed6 	bl	800ab14 <__cvt>
 800ad68:	9b06      	ldr	r3, [sp, #24]
 800ad6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad6c:	2b47      	cmp	r3, #71	@ 0x47
 800ad6e:	4680      	mov	r8, r0
 800ad70:	d129      	bne.n	800adc6 <_printf_float+0x172>
 800ad72:	1cc8      	adds	r0, r1, #3
 800ad74:	db02      	blt.n	800ad7c <_printf_float+0x128>
 800ad76:	6863      	ldr	r3, [r4, #4]
 800ad78:	4299      	cmp	r1, r3
 800ad7a:	dd41      	ble.n	800ae00 <_printf_float+0x1ac>
 800ad7c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ad80:	fa5f fa8a 	uxtb.w	sl, sl
 800ad84:	3901      	subs	r1, #1
 800ad86:	4652      	mov	r2, sl
 800ad88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad8c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad8e:	f7ff ff26 	bl	800abde <__exponent>
 800ad92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad94:	1813      	adds	r3, r2, r0
 800ad96:	2a01      	cmp	r2, #1
 800ad98:	4681      	mov	r9, r0
 800ad9a:	6123      	str	r3, [r4, #16]
 800ad9c:	dc02      	bgt.n	800ada4 <_printf_float+0x150>
 800ad9e:	6822      	ldr	r2, [r4, #0]
 800ada0:	07d2      	lsls	r2, r2, #31
 800ada2:	d501      	bpl.n	800ada8 <_printf_float+0x154>
 800ada4:	3301      	adds	r3, #1
 800ada6:	6123      	str	r3, [r4, #16]
 800ada8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800adac:	2b00      	cmp	r3, #0
 800adae:	d0a2      	beq.n	800acf6 <_printf_float+0xa2>
 800adb0:	232d      	movs	r3, #45	@ 0x2d
 800adb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adb6:	e79e      	b.n	800acf6 <_printf_float+0xa2>
 800adb8:	9a06      	ldr	r2, [sp, #24]
 800adba:	2a47      	cmp	r2, #71	@ 0x47
 800adbc:	d1c2      	bne.n	800ad44 <_printf_float+0xf0>
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1c0      	bne.n	800ad44 <_printf_float+0xf0>
 800adc2:	2301      	movs	r3, #1
 800adc4:	e7bd      	b.n	800ad42 <_printf_float+0xee>
 800adc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800adca:	d9db      	bls.n	800ad84 <_printf_float+0x130>
 800adcc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800add0:	d118      	bne.n	800ae04 <_printf_float+0x1b0>
 800add2:	2900      	cmp	r1, #0
 800add4:	6863      	ldr	r3, [r4, #4]
 800add6:	dd0b      	ble.n	800adf0 <_printf_float+0x19c>
 800add8:	6121      	str	r1, [r4, #16]
 800adda:	b913      	cbnz	r3, 800ade2 <_printf_float+0x18e>
 800addc:	6822      	ldr	r2, [r4, #0]
 800adde:	07d0      	lsls	r0, r2, #31
 800ade0:	d502      	bpl.n	800ade8 <_printf_float+0x194>
 800ade2:	3301      	adds	r3, #1
 800ade4:	440b      	add	r3, r1
 800ade6:	6123      	str	r3, [r4, #16]
 800ade8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800adea:	f04f 0900 	mov.w	r9, #0
 800adee:	e7db      	b.n	800ada8 <_printf_float+0x154>
 800adf0:	b913      	cbnz	r3, 800adf8 <_printf_float+0x1a4>
 800adf2:	6822      	ldr	r2, [r4, #0]
 800adf4:	07d2      	lsls	r2, r2, #31
 800adf6:	d501      	bpl.n	800adfc <_printf_float+0x1a8>
 800adf8:	3302      	adds	r3, #2
 800adfa:	e7f4      	b.n	800ade6 <_printf_float+0x192>
 800adfc:	2301      	movs	r3, #1
 800adfe:	e7f2      	b.n	800ade6 <_printf_float+0x192>
 800ae00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ae04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae06:	4299      	cmp	r1, r3
 800ae08:	db05      	blt.n	800ae16 <_printf_float+0x1c2>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	6121      	str	r1, [r4, #16]
 800ae0e:	07d8      	lsls	r0, r3, #31
 800ae10:	d5ea      	bpl.n	800ade8 <_printf_float+0x194>
 800ae12:	1c4b      	adds	r3, r1, #1
 800ae14:	e7e7      	b.n	800ade6 <_printf_float+0x192>
 800ae16:	2900      	cmp	r1, #0
 800ae18:	bfd4      	ite	le
 800ae1a:	f1c1 0202 	rsble	r2, r1, #2
 800ae1e:	2201      	movgt	r2, #1
 800ae20:	4413      	add	r3, r2
 800ae22:	e7e0      	b.n	800ade6 <_printf_float+0x192>
 800ae24:	6823      	ldr	r3, [r4, #0]
 800ae26:	055a      	lsls	r2, r3, #21
 800ae28:	d407      	bmi.n	800ae3a <_printf_float+0x1e6>
 800ae2a:	6923      	ldr	r3, [r4, #16]
 800ae2c:	4642      	mov	r2, r8
 800ae2e:	4631      	mov	r1, r6
 800ae30:	4628      	mov	r0, r5
 800ae32:	47b8      	blx	r7
 800ae34:	3001      	adds	r0, #1
 800ae36:	d12b      	bne.n	800ae90 <_printf_float+0x23c>
 800ae38:	e767      	b.n	800ad0a <_printf_float+0xb6>
 800ae3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae3e:	f240 80dd 	bls.w	800affc <_printf_float+0x3a8>
 800ae42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae46:	2200      	movs	r2, #0
 800ae48:	2300      	movs	r3, #0
 800ae4a:	f7f5 fe3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	d033      	beq.n	800aeba <_printf_float+0x266>
 800ae52:	4a37      	ldr	r2, [pc, #220]	@ (800af30 <_printf_float+0x2dc>)
 800ae54:	2301      	movs	r3, #1
 800ae56:	4631      	mov	r1, r6
 800ae58:	4628      	mov	r0, r5
 800ae5a:	47b8      	blx	r7
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	f43f af54 	beq.w	800ad0a <_printf_float+0xb6>
 800ae62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae66:	4543      	cmp	r3, r8
 800ae68:	db02      	blt.n	800ae70 <_printf_float+0x21c>
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	07d8      	lsls	r0, r3, #31
 800ae6e:	d50f      	bpl.n	800ae90 <_printf_float+0x23c>
 800ae70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae74:	4631      	mov	r1, r6
 800ae76:	4628      	mov	r0, r5
 800ae78:	47b8      	blx	r7
 800ae7a:	3001      	adds	r0, #1
 800ae7c:	f43f af45 	beq.w	800ad0a <_printf_float+0xb6>
 800ae80:	f04f 0900 	mov.w	r9, #0
 800ae84:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae88:	f104 0a1a 	add.w	sl, r4, #26
 800ae8c:	45c8      	cmp	r8, r9
 800ae8e:	dc09      	bgt.n	800aea4 <_printf_float+0x250>
 800ae90:	6823      	ldr	r3, [r4, #0]
 800ae92:	079b      	lsls	r3, r3, #30
 800ae94:	f100 8103 	bmi.w	800b09e <_printf_float+0x44a>
 800ae98:	68e0      	ldr	r0, [r4, #12]
 800ae9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae9c:	4298      	cmp	r0, r3
 800ae9e:	bfb8      	it	lt
 800aea0:	4618      	movlt	r0, r3
 800aea2:	e734      	b.n	800ad0e <_printf_float+0xba>
 800aea4:	2301      	movs	r3, #1
 800aea6:	4652      	mov	r2, sl
 800aea8:	4631      	mov	r1, r6
 800aeaa:	4628      	mov	r0, r5
 800aeac:	47b8      	blx	r7
 800aeae:	3001      	adds	r0, #1
 800aeb0:	f43f af2b 	beq.w	800ad0a <_printf_float+0xb6>
 800aeb4:	f109 0901 	add.w	r9, r9, #1
 800aeb8:	e7e8      	b.n	800ae8c <_printf_float+0x238>
 800aeba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	dc39      	bgt.n	800af34 <_printf_float+0x2e0>
 800aec0:	4a1b      	ldr	r2, [pc, #108]	@ (800af30 <_printf_float+0x2dc>)
 800aec2:	2301      	movs	r3, #1
 800aec4:	4631      	mov	r1, r6
 800aec6:	4628      	mov	r0, r5
 800aec8:	47b8      	blx	r7
 800aeca:	3001      	adds	r0, #1
 800aecc:	f43f af1d 	beq.w	800ad0a <_printf_float+0xb6>
 800aed0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aed4:	ea59 0303 	orrs.w	r3, r9, r3
 800aed8:	d102      	bne.n	800aee0 <_printf_float+0x28c>
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	07d9      	lsls	r1, r3, #31
 800aede:	d5d7      	bpl.n	800ae90 <_printf_float+0x23c>
 800aee0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aee4:	4631      	mov	r1, r6
 800aee6:	4628      	mov	r0, r5
 800aee8:	47b8      	blx	r7
 800aeea:	3001      	adds	r0, #1
 800aeec:	f43f af0d 	beq.w	800ad0a <_printf_float+0xb6>
 800aef0:	f04f 0a00 	mov.w	sl, #0
 800aef4:	f104 0b1a 	add.w	fp, r4, #26
 800aef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aefa:	425b      	negs	r3, r3
 800aefc:	4553      	cmp	r3, sl
 800aefe:	dc01      	bgt.n	800af04 <_printf_float+0x2b0>
 800af00:	464b      	mov	r3, r9
 800af02:	e793      	b.n	800ae2c <_printf_float+0x1d8>
 800af04:	2301      	movs	r3, #1
 800af06:	465a      	mov	r2, fp
 800af08:	4631      	mov	r1, r6
 800af0a:	4628      	mov	r0, r5
 800af0c:	47b8      	blx	r7
 800af0e:	3001      	adds	r0, #1
 800af10:	f43f aefb 	beq.w	800ad0a <_printf_float+0xb6>
 800af14:	f10a 0a01 	add.w	sl, sl, #1
 800af18:	e7ee      	b.n	800aef8 <_printf_float+0x2a4>
 800af1a:	bf00      	nop
 800af1c:	7fefffff 	.word	0x7fefffff
 800af20:	0800e1c8 	.word	0x0800e1c8
 800af24:	0800e1c4 	.word	0x0800e1c4
 800af28:	0800e1d0 	.word	0x0800e1d0
 800af2c:	0800e1cc 	.word	0x0800e1cc
 800af30:	0800e1d4 	.word	0x0800e1d4
 800af34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af3a:	4553      	cmp	r3, sl
 800af3c:	bfa8      	it	ge
 800af3e:	4653      	movge	r3, sl
 800af40:	2b00      	cmp	r3, #0
 800af42:	4699      	mov	r9, r3
 800af44:	dc36      	bgt.n	800afb4 <_printf_float+0x360>
 800af46:	f04f 0b00 	mov.w	fp, #0
 800af4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af4e:	f104 021a 	add.w	r2, r4, #26
 800af52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af54:	9306      	str	r3, [sp, #24]
 800af56:	eba3 0309 	sub.w	r3, r3, r9
 800af5a:	455b      	cmp	r3, fp
 800af5c:	dc31      	bgt.n	800afc2 <_printf_float+0x36e>
 800af5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af60:	459a      	cmp	sl, r3
 800af62:	dc3a      	bgt.n	800afda <_printf_float+0x386>
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	07da      	lsls	r2, r3, #31
 800af68:	d437      	bmi.n	800afda <_printf_float+0x386>
 800af6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af6c:	ebaa 0903 	sub.w	r9, sl, r3
 800af70:	9b06      	ldr	r3, [sp, #24]
 800af72:	ebaa 0303 	sub.w	r3, sl, r3
 800af76:	4599      	cmp	r9, r3
 800af78:	bfa8      	it	ge
 800af7a:	4699      	movge	r9, r3
 800af7c:	f1b9 0f00 	cmp.w	r9, #0
 800af80:	dc33      	bgt.n	800afea <_printf_float+0x396>
 800af82:	f04f 0800 	mov.w	r8, #0
 800af86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af8a:	f104 0b1a 	add.w	fp, r4, #26
 800af8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af90:	ebaa 0303 	sub.w	r3, sl, r3
 800af94:	eba3 0309 	sub.w	r3, r3, r9
 800af98:	4543      	cmp	r3, r8
 800af9a:	f77f af79 	ble.w	800ae90 <_printf_float+0x23c>
 800af9e:	2301      	movs	r3, #1
 800afa0:	465a      	mov	r2, fp
 800afa2:	4631      	mov	r1, r6
 800afa4:	4628      	mov	r0, r5
 800afa6:	47b8      	blx	r7
 800afa8:	3001      	adds	r0, #1
 800afaa:	f43f aeae 	beq.w	800ad0a <_printf_float+0xb6>
 800afae:	f108 0801 	add.w	r8, r8, #1
 800afb2:	e7ec      	b.n	800af8e <_printf_float+0x33a>
 800afb4:	4642      	mov	r2, r8
 800afb6:	4631      	mov	r1, r6
 800afb8:	4628      	mov	r0, r5
 800afba:	47b8      	blx	r7
 800afbc:	3001      	adds	r0, #1
 800afbe:	d1c2      	bne.n	800af46 <_printf_float+0x2f2>
 800afc0:	e6a3      	b.n	800ad0a <_printf_float+0xb6>
 800afc2:	2301      	movs	r3, #1
 800afc4:	4631      	mov	r1, r6
 800afc6:	4628      	mov	r0, r5
 800afc8:	9206      	str	r2, [sp, #24]
 800afca:	47b8      	blx	r7
 800afcc:	3001      	adds	r0, #1
 800afce:	f43f ae9c 	beq.w	800ad0a <_printf_float+0xb6>
 800afd2:	9a06      	ldr	r2, [sp, #24]
 800afd4:	f10b 0b01 	add.w	fp, fp, #1
 800afd8:	e7bb      	b.n	800af52 <_printf_float+0x2fe>
 800afda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afde:	4631      	mov	r1, r6
 800afe0:	4628      	mov	r0, r5
 800afe2:	47b8      	blx	r7
 800afe4:	3001      	adds	r0, #1
 800afe6:	d1c0      	bne.n	800af6a <_printf_float+0x316>
 800afe8:	e68f      	b.n	800ad0a <_printf_float+0xb6>
 800afea:	9a06      	ldr	r2, [sp, #24]
 800afec:	464b      	mov	r3, r9
 800afee:	4442      	add	r2, r8
 800aff0:	4631      	mov	r1, r6
 800aff2:	4628      	mov	r0, r5
 800aff4:	47b8      	blx	r7
 800aff6:	3001      	adds	r0, #1
 800aff8:	d1c3      	bne.n	800af82 <_printf_float+0x32e>
 800affa:	e686      	b.n	800ad0a <_printf_float+0xb6>
 800affc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b000:	f1ba 0f01 	cmp.w	sl, #1
 800b004:	dc01      	bgt.n	800b00a <_printf_float+0x3b6>
 800b006:	07db      	lsls	r3, r3, #31
 800b008:	d536      	bpl.n	800b078 <_printf_float+0x424>
 800b00a:	2301      	movs	r3, #1
 800b00c:	4642      	mov	r2, r8
 800b00e:	4631      	mov	r1, r6
 800b010:	4628      	mov	r0, r5
 800b012:	47b8      	blx	r7
 800b014:	3001      	adds	r0, #1
 800b016:	f43f ae78 	beq.w	800ad0a <_printf_float+0xb6>
 800b01a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b01e:	4631      	mov	r1, r6
 800b020:	4628      	mov	r0, r5
 800b022:	47b8      	blx	r7
 800b024:	3001      	adds	r0, #1
 800b026:	f43f ae70 	beq.w	800ad0a <_printf_float+0xb6>
 800b02a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b02e:	2200      	movs	r2, #0
 800b030:	2300      	movs	r3, #0
 800b032:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b036:	f7f5 fd47 	bl	8000ac8 <__aeabi_dcmpeq>
 800b03a:	b9c0      	cbnz	r0, 800b06e <_printf_float+0x41a>
 800b03c:	4653      	mov	r3, sl
 800b03e:	f108 0201 	add.w	r2, r8, #1
 800b042:	4631      	mov	r1, r6
 800b044:	4628      	mov	r0, r5
 800b046:	47b8      	blx	r7
 800b048:	3001      	adds	r0, #1
 800b04a:	d10c      	bne.n	800b066 <_printf_float+0x412>
 800b04c:	e65d      	b.n	800ad0a <_printf_float+0xb6>
 800b04e:	2301      	movs	r3, #1
 800b050:	465a      	mov	r2, fp
 800b052:	4631      	mov	r1, r6
 800b054:	4628      	mov	r0, r5
 800b056:	47b8      	blx	r7
 800b058:	3001      	adds	r0, #1
 800b05a:	f43f ae56 	beq.w	800ad0a <_printf_float+0xb6>
 800b05e:	f108 0801 	add.w	r8, r8, #1
 800b062:	45d0      	cmp	r8, sl
 800b064:	dbf3      	blt.n	800b04e <_printf_float+0x3fa>
 800b066:	464b      	mov	r3, r9
 800b068:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b06c:	e6df      	b.n	800ae2e <_printf_float+0x1da>
 800b06e:	f04f 0800 	mov.w	r8, #0
 800b072:	f104 0b1a 	add.w	fp, r4, #26
 800b076:	e7f4      	b.n	800b062 <_printf_float+0x40e>
 800b078:	2301      	movs	r3, #1
 800b07a:	4642      	mov	r2, r8
 800b07c:	e7e1      	b.n	800b042 <_printf_float+0x3ee>
 800b07e:	2301      	movs	r3, #1
 800b080:	464a      	mov	r2, r9
 800b082:	4631      	mov	r1, r6
 800b084:	4628      	mov	r0, r5
 800b086:	47b8      	blx	r7
 800b088:	3001      	adds	r0, #1
 800b08a:	f43f ae3e 	beq.w	800ad0a <_printf_float+0xb6>
 800b08e:	f108 0801 	add.w	r8, r8, #1
 800b092:	68e3      	ldr	r3, [r4, #12]
 800b094:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b096:	1a5b      	subs	r3, r3, r1
 800b098:	4543      	cmp	r3, r8
 800b09a:	dcf0      	bgt.n	800b07e <_printf_float+0x42a>
 800b09c:	e6fc      	b.n	800ae98 <_printf_float+0x244>
 800b09e:	f04f 0800 	mov.w	r8, #0
 800b0a2:	f104 0919 	add.w	r9, r4, #25
 800b0a6:	e7f4      	b.n	800b092 <_printf_float+0x43e>

0800b0a8 <_printf_common>:
 800b0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ac:	4616      	mov	r6, r2
 800b0ae:	4698      	mov	r8, r3
 800b0b0:	688a      	ldr	r2, [r1, #8]
 800b0b2:	690b      	ldr	r3, [r1, #16]
 800b0b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	bfb8      	it	lt
 800b0bc:	4613      	movlt	r3, r2
 800b0be:	6033      	str	r3, [r6, #0]
 800b0c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b0c4:	4607      	mov	r7, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	b10a      	cbz	r2, 800b0ce <_printf_common+0x26>
 800b0ca:	3301      	adds	r3, #1
 800b0cc:	6033      	str	r3, [r6, #0]
 800b0ce:	6823      	ldr	r3, [r4, #0]
 800b0d0:	0699      	lsls	r1, r3, #26
 800b0d2:	bf42      	ittt	mi
 800b0d4:	6833      	ldrmi	r3, [r6, #0]
 800b0d6:	3302      	addmi	r3, #2
 800b0d8:	6033      	strmi	r3, [r6, #0]
 800b0da:	6825      	ldr	r5, [r4, #0]
 800b0dc:	f015 0506 	ands.w	r5, r5, #6
 800b0e0:	d106      	bne.n	800b0f0 <_printf_common+0x48>
 800b0e2:	f104 0a19 	add.w	sl, r4, #25
 800b0e6:	68e3      	ldr	r3, [r4, #12]
 800b0e8:	6832      	ldr	r2, [r6, #0]
 800b0ea:	1a9b      	subs	r3, r3, r2
 800b0ec:	42ab      	cmp	r3, r5
 800b0ee:	dc26      	bgt.n	800b13e <_printf_common+0x96>
 800b0f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b0f4:	6822      	ldr	r2, [r4, #0]
 800b0f6:	3b00      	subs	r3, #0
 800b0f8:	bf18      	it	ne
 800b0fa:	2301      	movne	r3, #1
 800b0fc:	0692      	lsls	r2, r2, #26
 800b0fe:	d42b      	bmi.n	800b158 <_printf_common+0xb0>
 800b100:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b104:	4641      	mov	r1, r8
 800b106:	4638      	mov	r0, r7
 800b108:	47c8      	blx	r9
 800b10a:	3001      	adds	r0, #1
 800b10c:	d01e      	beq.n	800b14c <_printf_common+0xa4>
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	6922      	ldr	r2, [r4, #16]
 800b112:	f003 0306 	and.w	r3, r3, #6
 800b116:	2b04      	cmp	r3, #4
 800b118:	bf02      	ittt	eq
 800b11a:	68e5      	ldreq	r5, [r4, #12]
 800b11c:	6833      	ldreq	r3, [r6, #0]
 800b11e:	1aed      	subeq	r5, r5, r3
 800b120:	68a3      	ldr	r3, [r4, #8]
 800b122:	bf0c      	ite	eq
 800b124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b128:	2500      	movne	r5, #0
 800b12a:	4293      	cmp	r3, r2
 800b12c:	bfc4      	itt	gt
 800b12e:	1a9b      	subgt	r3, r3, r2
 800b130:	18ed      	addgt	r5, r5, r3
 800b132:	2600      	movs	r6, #0
 800b134:	341a      	adds	r4, #26
 800b136:	42b5      	cmp	r5, r6
 800b138:	d11a      	bne.n	800b170 <_printf_common+0xc8>
 800b13a:	2000      	movs	r0, #0
 800b13c:	e008      	b.n	800b150 <_printf_common+0xa8>
 800b13e:	2301      	movs	r3, #1
 800b140:	4652      	mov	r2, sl
 800b142:	4641      	mov	r1, r8
 800b144:	4638      	mov	r0, r7
 800b146:	47c8      	blx	r9
 800b148:	3001      	adds	r0, #1
 800b14a:	d103      	bne.n	800b154 <_printf_common+0xac>
 800b14c:	f04f 30ff 	mov.w	r0, #4294967295
 800b150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b154:	3501      	adds	r5, #1
 800b156:	e7c6      	b.n	800b0e6 <_printf_common+0x3e>
 800b158:	18e1      	adds	r1, r4, r3
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	2030      	movs	r0, #48	@ 0x30
 800b15e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b162:	4422      	add	r2, r4
 800b164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b168:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b16c:	3302      	adds	r3, #2
 800b16e:	e7c7      	b.n	800b100 <_printf_common+0x58>
 800b170:	2301      	movs	r3, #1
 800b172:	4622      	mov	r2, r4
 800b174:	4641      	mov	r1, r8
 800b176:	4638      	mov	r0, r7
 800b178:	47c8      	blx	r9
 800b17a:	3001      	adds	r0, #1
 800b17c:	d0e6      	beq.n	800b14c <_printf_common+0xa4>
 800b17e:	3601      	adds	r6, #1
 800b180:	e7d9      	b.n	800b136 <_printf_common+0x8e>
	...

0800b184 <_printf_i>:
 800b184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b188:	7e0f      	ldrb	r7, [r1, #24]
 800b18a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b18c:	2f78      	cmp	r7, #120	@ 0x78
 800b18e:	4691      	mov	r9, r2
 800b190:	4680      	mov	r8, r0
 800b192:	460c      	mov	r4, r1
 800b194:	469a      	mov	sl, r3
 800b196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b19a:	d807      	bhi.n	800b1ac <_printf_i+0x28>
 800b19c:	2f62      	cmp	r7, #98	@ 0x62
 800b19e:	d80a      	bhi.n	800b1b6 <_printf_i+0x32>
 800b1a0:	2f00      	cmp	r7, #0
 800b1a2:	f000 80d1 	beq.w	800b348 <_printf_i+0x1c4>
 800b1a6:	2f58      	cmp	r7, #88	@ 0x58
 800b1a8:	f000 80b8 	beq.w	800b31c <_printf_i+0x198>
 800b1ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b1b4:	e03a      	b.n	800b22c <_printf_i+0xa8>
 800b1b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b1ba:	2b15      	cmp	r3, #21
 800b1bc:	d8f6      	bhi.n	800b1ac <_printf_i+0x28>
 800b1be:	a101      	add	r1, pc, #4	@ (adr r1, 800b1c4 <_printf_i+0x40>)
 800b1c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1c4:	0800b21d 	.word	0x0800b21d
 800b1c8:	0800b231 	.word	0x0800b231
 800b1cc:	0800b1ad 	.word	0x0800b1ad
 800b1d0:	0800b1ad 	.word	0x0800b1ad
 800b1d4:	0800b1ad 	.word	0x0800b1ad
 800b1d8:	0800b1ad 	.word	0x0800b1ad
 800b1dc:	0800b231 	.word	0x0800b231
 800b1e0:	0800b1ad 	.word	0x0800b1ad
 800b1e4:	0800b1ad 	.word	0x0800b1ad
 800b1e8:	0800b1ad 	.word	0x0800b1ad
 800b1ec:	0800b1ad 	.word	0x0800b1ad
 800b1f0:	0800b32f 	.word	0x0800b32f
 800b1f4:	0800b25b 	.word	0x0800b25b
 800b1f8:	0800b2e9 	.word	0x0800b2e9
 800b1fc:	0800b1ad 	.word	0x0800b1ad
 800b200:	0800b1ad 	.word	0x0800b1ad
 800b204:	0800b351 	.word	0x0800b351
 800b208:	0800b1ad 	.word	0x0800b1ad
 800b20c:	0800b25b 	.word	0x0800b25b
 800b210:	0800b1ad 	.word	0x0800b1ad
 800b214:	0800b1ad 	.word	0x0800b1ad
 800b218:	0800b2f1 	.word	0x0800b2f1
 800b21c:	6833      	ldr	r3, [r6, #0]
 800b21e:	1d1a      	adds	r2, r3, #4
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	6032      	str	r2, [r6, #0]
 800b224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b22c:	2301      	movs	r3, #1
 800b22e:	e09c      	b.n	800b36a <_printf_i+0x1e6>
 800b230:	6833      	ldr	r3, [r6, #0]
 800b232:	6820      	ldr	r0, [r4, #0]
 800b234:	1d19      	adds	r1, r3, #4
 800b236:	6031      	str	r1, [r6, #0]
 800b238:	0606      	lsls	r6, r0, #24
 800b23a:	d501      	bpl.n	800b240 <_printf_i+0xbc>
 800b23c:	681d      	ldr	r5, [r3, #0]
 800b23e:	e003      	b.n	800b248 <_printf_i+0xc4>
 800b240:	0645      	lsls	r5, r0, #25
 800b242:	d5fb      	bpl.n	800b23c <_printf_i+0xb8>
 800b244:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b248:	2d00      	cmp	r5, #0
 800b24a:	da03      	bge.n	800b254 <_printf_i+0xd0>
 800b24c:	232d      	movs	r3, #45	@ 0x2d
 800b24e:	426d      	negs	r5, r5
 800b250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b254:	4858      	ldr	r0, [pc, #352]	@ (800b3b8 <_printf_i+0x234>)
 800b256:	230a      	movs	r3, #10
 800b258:	e011      	b.n	800b27e <_printf_i+0xfa>
 800b25a:	6821      	ldr	r1, [r4, #0]
 800b25c:	6833      	ldr	r3, [r6, #0]
 800b25e:	0608      	lsls	r0, r1, #24
 800b260:	f853 5b04 	ldr.w	r5, [r3], #4
 800b264:	d402      	bmi.n	800b26c <_printf_i+0xe8>
 800b266:	0649      	lsls	r1, r1, #25
 800b268:	bf48      	it	mi
 800b26a:	b2ad      	uxthmi	r5, r5
 800b26c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b26e:	4852      	ldr	r0, [pc, #328]	@ (800b3b8 <_printf_i+0x234>)
 800b270:	6033      	str	r3, [r6, #0]
 800b272:	bf14      	ite	ne
 800b274:	230a      	movne	r3, #10
 800b276:	2308      	moveq	r3, #8
 800b278:	2100      	movs	r1, #0
 800b27a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b27e:	6866      	ldr	r6, [r4, #4]
 800b280:	60a6      	str	r6, [r4, #8]
 800b282:	2e00      	cmp	r6, #0
 800b284:	db05      	blt.n	800b292 <_printf_i+0x10e>
 800b286:	6821      	ldr	r1, [r4, #0]
 800b288:	432e      	orrs	r6, r5
 800b28a:	f021 0104 	bic.w	r1, r1, #4
 800b28e:	6021      	str	r1, [r4, #0]
 800b290:	d04b      	beq.n	800b32a <_printf_i+0x1a6>
 800b292:	4616      	mov	r6, r2
 800b294:	fbb5 f1f3 	udiv	r1, r5, r3
 800b298:	fb03 5711 	mls	r7, r3, r1, r5
 800b29c:	5dc7      	ldrb	r7, [r0, r7]
 800b29e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b2a2:	462f      	mov	r7, r5
 800b2a4:	42bb      	cmp	r3, r7
 800b2a6:	460d      	mov	r5, r1
 800b2a8:	d9f4      	bls.n	800b294 <_printf_i+0x110>
 800b2aa:	2b08      	cmp	r3, #8
 800b2ac:	d10b      	bne.n	800b2c6 <_printf_i+0x142>
 800b2ae:	6823      	ldr	r3, [r4, #0]
 800b2b0:	07df      	lsls	r7, r3, #31
 800b2b2:	d508      	bpl.n	800b2c6 <_printf_i+0x142>
 800b2b4:	6923      	ldr	r3, [r4, #16]
 800b2b6:	6861      	ldr	r1, [r4, #4]
 800b2b8:	4299      	cmp	r1, r3
 800b2ba:	bfde      	ittt	le
 800b2bc:	2330      	movle	r3, #48	@ 0x30
 800b2be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b2c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b2c6:	1b92      	subs	r2, r2, r6
 800b2c8:	6122      	str	r2, [r4, #16]
 800b2ca:	f8cd a000 	str.w	sl, [sp]
 800b2ce:	464b      	mov	r3, r9
 800b2d0:	aa03      	add	r2, sp, #12
 800b2d2:	4621      	mov	r1, r4
 800b2d4:	4640      	mov	r0, r8
 800b2d6:	f7ff fee7 	bl	800b0a8 <_printf_common>
 800b2da:	3001      	adds	r0, #1
 800b2dc:	d14a      	bne.n	800b374 <_printf_i+0x1f0>
 800b2de:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e2:	b004      	add	sp, #16
 800b2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2e8:	6823      	ldr	r3, [r4, #0]
 800b2ea:	f043 0320 	orr.w	r3, r3, #32
 800b2ee:	6023      	str	r3, [r4, #0]
 800b2f0:	4832      	ldr	r0, [pc, #200]	@ (800b3bc <_printf_i+0x238>)
 800b2f2:	2778      	movs	r7, #120	@ 0x78
 800b2f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b2f8:	6823      	ldr	r3, [r4, #0]
 800b2fa:	6831      	ldr	r1, [r6, #0]
 800b2fc:	061f      	lsls	r7, r3, #24
 800b2fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800b302:	d402      	bmi.n	800b30a <_printf_i+0x186>
 800b304:	065f      	lsls	r7, r3, #25
 800b306:	bf48      	it	mi
 800b308:	b2ad      	uxthmi	r5, r5
 800b30a:	6031      	str	r1, [r6, #0]
 800b30c:	07d9      	lsls	r1, r3, #31
 800b30e:	bf44      	itt	mi
 800b310:	f043 0320 	orrmi.w	r3, r3, #32
 800b314:	6023      	strmi	r3, [r4, #0]
 800b316:	b11d      	cbz	r5, 800b320 <_printf_i+0x19c>
 800b318:	2310      	movs	r3, #16
 800b31a:	e7ad      	b.n	800b278 <_printf_i+0xf4>
 800b31c:	4826      	ldr	r0, [pc, #152]	@ (800b3b8 <_printf_i+0x234>)
 800b31e:	e7e9      	b.n	800b2f4 <_printf_i+0x170>
 800b320:	6823      	ldr	r3, [r4, #0]
 800b322:	f023 0320 	bic.w	r3, r3, #32
 800b326:	6023      	str	r3, [r4, #0]
 800b328:	e7f6      	b.n	800b318 <_printf_i+0x194>
 800b32a:	4616      	mov	r6, r2
 800b32c:	e7bd      	b.n	800b2aa <_printf_i+0x126>
 800b32e:	6833      	ldr	r3, [r6, #0]
 800b330:	6825      	ldr	r5, [r4, #0]
 800b332:	6961      	ldr	r1, [r4, #20]
 800b334:	1d18      	adds	r0, r3, #4
 800b336:	6030      	str	r0, [r6, #0]
 800b338:	062e      	lsls	r6, r5, #24
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	d501      	bpl.n	800b342 <_printf_i+0x1be>
 800b33e:	6019      	str	r1, [r3, #0]
 800b340:	e002      	b.n	800b348 <_printf_i+0x1c4>
 800b342:	0668      	lsls	r0, r5, #25
 800b344:	d5fb      	bpl.n	800b33e <_printf_i+0x1ba>
 800b346:	8019      	strh	r1, [r3, #0]
 800b348:	2300      	movs	r3, #0
 800b34a:	6123      	str	r3, [r4, #16]
 800b34c:	4616      	mov	r6, r2
 800b34e:	e7bc      	b.n	800b2ca <_printf_i+0x146>
 800b350:	6833      	ldr	r3, [r6, #0]
 800b352:	1d1a      	adds	r2, r3, #4
 800b354:	6032      	str	r2, [r6, #0]
 800b356:	681e      	ldr	r6, [r3, #0]
 800b358:	6862      	ldr	r2, [r4, #4]
 800b35a:	2100      	movs	r1, #0
 800b35c:	4630      	mov	r0, r6
 800b35e:	f7f4 ff37 	bl	80001d0 <memchr>
 800b362:	b108      	cbz	r0, 800b368 <_printf_i+0x1e4>
 800b364:	1b80      	subs	r0, r0, r6
 800b366:	6060      	str	r0, [r4, #4]
 800b368:	6863      	ldr	r3, [r4, #4]
 800b36a:	6123      	str	r3, [r4, #16]
 800b36c:	2300      	movs	r3, #0
 800b36e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b372:	e7aa      	b.n	800b2ca <_printf_i+0x146>
 800b374:	6923      	ldr	r3, [r4, #16]
 800b376:	4632      	mov	r2, r6
 800b378:	4649      	mov	r1, r9
 800b37a:	4640      	mov	r0, r8
 800b37c:	47d0      	blx	sl
 800b37e:	3001      	adds	r0, #1
 800b380:	d0ad      	beq.n	800b2de <_printf_i+0x15a>
 800b382:	6823      	ldr	r3, [r4, #0]
 800b384:	079b      	lsls	r3, r3, #30
 800b386:	d413      	bmi.n	800b3b0 <_printf_i+0x22c>
 800b388:	68e0      	ldr	r0, [r4, #12]
 800b38a:	9b03      	ldr	r3, [sp, #12]
 800b38c:	4298      	cmp	r0, r3
 800b38e:	bfb8      	it	lt
 800b390:	4618      	movlt	r0, r3
 800b392:	e7a6      	b.n	800b2e2 <_printf_i+0x15e>
 800b394:	2301      	movs	r3, #1
 800b396:	4632      	mov	r2, r6
 800b398:	4649      	mov	r1, r9
 800b39a:	4640      	mov	r0, r8
 800b39c:	47d0      	blx	sl
 800b39e:	3001      	adds	r0, #1
 800b3a0:	d09d      	beq.n	800b2de <_printf_i+0x15a>
 800b3a2:	3501      	adds	r5, #1
 800b3a4:	68e3      	ldr	r3, [r4, #12]
 800b3a6:	9903      	ldr	r1, [sp, #12]
 800b3a8:	1a5b      	subs	r3, r3, r1
 800b3aa:	42ab      	cmp	r3, r5
 800b3ac:	dcf2      	bgt.n	800b394 <_printf_i+0x210>
 800b3ae:	e7eb      	b.n	800b388 <_printf_i+0x204>
 800b3b0:	2500      	movs	r5, #0
 800b3b2:	f104 0619 	add.w	r6, r4, #25
 800b3b6:	e7f5      	b.n	800b3a4 <_printf_i+0x220>
 800b3b8:	0800e1d6 	.word	0x0800e1d6
 800b3bc:	0800e1e7 	.word	0x0800e1e7

0800b3c0 <std>:
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	b510      	push	{r4, lr}
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	e9c0 3300 	strd	r3, r3, [r0]
 800b3ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3ce:	6083      	str	r3, [r0, #8]
 800b3d0:	8181      	strh	r1, [r0, #12]
 800b3d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b3d4:	81c2      	strh	r2, [r0, #14]
 800b3d6:	6183      	str	r3, [r0, #24]
 800b3d8:	4619      	mov	r1, r3
 800b3da:	2208      	movs	r2, #8
 800b3dc:	305c      	adds	r0, #92	@ 0x5c
 800b3de:	f000 fa01 	bl	800b7e4 <memset>
 800b3e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b418 <std+0x58>)
 800b3e4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b3e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b41c <std+0x5c>)
 800b3e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b3ea:	4b0d      	ldr	r3, [pc, #52]	@ (800b420 <std+0x60>)
 800b3ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b3ee:	4b0d      	ldr	r3, [pc, #52]	@ (800b424 <std+0x64>)
 800b3f0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b3f2:	4b0d      	ldr	r3, [pc, #52]	@ (800b428 <std+0x68>)
 800b3f4:	6224      	str	r4, [r4, #32]
 800b3f6:	429c      	cmp	r4, r3
 800b3f8:	d006      	beq.n	800b408 <std+0x48>
 800b3fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b3fe:	4294      	cmp	r4, r2
 800b400:	d002      	beq.n	800b408 <std+0x48>
 800b402:	33d0      	adds	r3, #208	@ 0xd0
 800b404:	429c      	cmp	r4, r3
 800b406:	d105      	bne.n	800b414 <std+0x54>
 800b408:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b40c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b410:	f000 ba64 	b.w	800b8dc <__retarget_lock_init_recursive>
 800b414:	bd10      	pop	{r4, pc}
 800b416:	bf00      	nop
 800b418:	0800b635 	.word	0x0800b635
 800b41c:	0800b657 	.word	0x0800b657
 800b420:	0800b68f 	.word	0x0800b68f
 800b424:	0800b6b3 	.word	0x0800b6b3
 800b428:	20002128 	.word	0x20002128

0800b42c <stdio_exit_handler>:
 800b42c:	4a02      	ldr	r2, [pc, #8]	@ (800b438 <stdio_exit_handler+0xc>)
 800b42e:	4903      	ldr	r1, [pc, #12]	@ (800b43c <stdio_exit_handler+0x10>)
 800b430:	4803      	ldr	r0, [pc, #12]	@ (800b440 <stdio_exit_handler+0x14>)
 800b432:	f000 b869 	b.w	800b508 <_fwalk_sglue>
 800b436:	bf00      	nop
 800b438:	20000120 	.word	0x20000120
 800b43c:	0800d219 	.word	0x0800d219
 800b440:	20000130 	.word	0x20000130

0800b444 <cleanup_stdio>:
 800b444:	6841      	ldr	r1, [r0, #4]
 800b446:	4b0c      	ldr	r3, [pc, #48]	@ (800b478 <cleanup_stdio+0x34>)
 800b448:	4299      	cmp	r1, r3
 800b44a:	b510      	push	{r4, lr}
 800b44c:	4604      	mov	r4, r0
 800b44e:	d001      	beq.n	800b454 <cleanup_stdio+0x10>
 800b450:	f001 fee2 	bl	800d218 <_fflush_r>
 800b454:	68a1      	ldr	r1, [r4, #8]
 800b456:	4b09      	ldr	r3, [pc, #36]	@ (800b47c <cleanup_stdio+0x38>)
 800b458:	4299      	cmp	r1, r3
 800b45a:	d002      	beq.n	800b462 <cleanup_stdio+0x1e>
 800b45c:	4620      	mov	r0, r4
 800b45e:	f001 fedb 	bl	800d218 <_fflush_r>
 800b462:	68e1      	ldr	r1, [r4, #12]
 800b464:	4b06      	ldr	r3, [pc, #24]	@ (800b480 <cleanup_stdio+0x3c>)
 800b466:	4299      	cmp	r1, r3
 800b468:	d004      	beq.n	800b474 <cleanup_stdio+0x30>
 800b46a:	4620      	mov	r0, r4
 800b46c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b470:	f001 bed2 	b.w	800d218 <_fflush_r>
 800b474:	bd10      	pop	{r4, pc}
 800b476:	bf00      	nop
 800b478:	20002128 	.word	0x20002128
 800b47c:	20002190 	.word	0x20002190
 800b480:	200021f8 	.word	0x200021f8

0800b484 <global_stdio_init.part.0>:
 800b484:	b510      	push	{r4, lr}
 800b486:	4b0b      	ldr	r3, [pc, #44]	@ (800b4b4 <global_stdio_init.part.0+0x30>)
 800b488:	4c0b      	ldr	r4, [pc, #44]	@ (800b4b8 <global_stdio_init.part.0+0x34>)
 800b48a:	4a0c      	ldr	r2, [pc, #48]	@ (800b4bc <global_stdio_init.part.0+0x38>)
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	4620      	mov	r0, r4
 800b490:	2200      	movs	r2, #0
 800b492:	2104      	movs	r1, #4
 800b494:	f7ff ff94 	bl	800b3c0 <std>
 800b498:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b49c:	2201      	movs	r2, #1
 800b49e:	2109      	movs	r1, #9
 800b4a0:	f7ff ff8e 	bl	800b3c0 <std>
 800b4a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b4a8:	2202      	movs	r2, #2
 800b4aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ae:	2112      	movs	r1, #18
 800b4b0:	f7ff bf86 	b.w	800b3c0 <std>
 800b4b4:	20002260 	.word	0x20002260
 800b4b8:	20002128 	.word	0x20002128
 800b4bc:	0800b42d 	.word	0x0800b42d

0800b4c0 <__sfp_lock_acquire>:
 800b4c0:	4801      	ldr	r0, [pc, #4]	@ (800b4c8 <__sfp_lock_acquire+0x8>)
 800b4c2:	f000 ba0c 	b.w	800b8de <__retarget_lock_acquire_recursive>
 800b4c6:	bf00      	nop
 800b4c8:	20002269 	.word	0x20002269

0800b4cc <__sfp_lock_release>:
 800b4cc:	4801      	ldr	r0, [pc, #4]	@ (800b4d4 <__sfp_lock_release+0x8>)
 800b4ce:	f000 ba07 	b.w	800b8e0 <__retarget_lock_release_recursive>
 800b4d2:	bf00      	nop
 800b4d4:	20002269 	.word	0x20002269

0800b4d8 <__sinit>:
 800b4d8:	b510      	push	{r4, lr}
 800b4da:	4604      	mov	r4, r0
 800b4dc:	f7ff fff0 	bl	800b4c0 <__sfp_lock_acquire>
 800b4e0:	6a23      	ldr	r3, [r4, #32]
 800b4e2:	b11b      	cbz	r3, 800b4ec <__sinit+0x14>
 800b4e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4e8:	f7ff bff0 	b.w	800b4cc <__sfp_lock_release>
 800b4ec:	4b04      	ldr	r3, [pc, #16]	@ (800b500 <__sinit+0x28>)
 800b4ee:	6223      	str	r3, [r4, #32]
 800b4f0:	4b04      	ldr	r3, [pc, #16]	@ (800b504 <__sinit+0x2c>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d1f5      	bne.n	800b4e4 <__sinit+0xc>
 800b4f8:	f7ff ffc4 	bl	800b484 <global_stdio_init.part.0>
 800b4fc:	e7f2      	b.n	800b4e4 <__sinit+0xc>
 800b4fe:	bf00      	nop
 800b500:	0800b445 	.word	0x0800b445
 800b504:	20002260 	.word	0x20002260

0800b508 <_fwalk_sglue>:
 800b508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b50c:	4607      	mov	r7, r0
 800b50e:	4688      	mov	r8, r1
 800b510:	4614      	mov	r4, r2
 800b512:	2600      	movs	r6, #0
 800b514:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b518:	f1b9 0901 	subs.w	r9, r9, #1
 800b51c:	d505      	bpl.n	800b52a <_fwalk_sglue+0x22>
 800b51e:	6824      	ldr	r4, [r4, #0]
 800b520:	2c00      	cmp	r4, #0
 800b522:	d1f7      	bne.n	800b514 <_fwalk_sglue+0xc>
 800b524:	4630      	mov	r0, r6
 800b526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b52a:	89ab      	ldrh	r3, [r5, #12]
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d907      	bls.n	800b540 <_fwalk_sglue+0x38>
 800b530:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b534:	3301      	adds	r3, #1
 800b536:	d003      	beq.n	800b540 <_fwalk_sglue+0x38>
 800b538:	4629      	mov	r1, r5
 800b53a:	4638      	mov	r0, r7
 800b53c:	47c0      	blx	r8
 800b53e:	4306      	orrs	r6, r0
 800b540:	3568      	adds	r5, #104	@ 0x68
 800b542:	e7e9      	b.n	800b518 <_fwalk_sglue+0x10>

0800b544 <iprintf>:
 800b544:	b40f      	push	{r0, r1, r2, r3}
 800b546:	b507      	push	{r0, r1, r2, lr}
 800b548:	4906      	ldr	r1, [pc, #24]	@ (800b564 <iprintf+0x20>)
 800b54a:	ab04      	add	r3, sp, #16
 800b54c:	6808      	ldr	r0, [r1, #0]
 800b54e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b552:	6881      	ldr	r1, [r0, #8]
 800b554:	9301      	str	r3, [sp, #4]
 800b556:	f001 fcc3 	bl	800cee0 <_vfiprintf_r>
 800b55a:	b003      	add	sp, #12
 800b55c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b560:	b004      	add	sp, #16
 800b562:	4770      	bx	lr
 800b564:	2000012c 	.word	0x2000012c

0800b568 <putchar>:
 800b568:	4b02      	ldr	r3, [pc, #8]	@ (800b574 <putchar+0xc>)
 800b56a:	4601      	mov	r1, r0
 800b56c:	6818      	ldr	r0, [r3, #0]
 800b56e:	6882      	ldr	r2, [r0, #8]
 800b570:	f001 bedc 	b.w	800d32c <_putc_r>
 800b574:	2000012c 	.word	0x2000012c

0800b578 <_puts_r>:
 800b578:	6a03      	ldr	r3, [r0, #32]
 800b57a:	b570      	push	{r4, r5, r6, lr}
 800b57c:	6884      	ldr	r4, [r0, #8]
 800b57e:	4605      	mov	r5, r0
 800b580:	460e      	mov	r6, r1
 800b582:	b90b      	cbnz	r3, 800b588 <_puts_r+0x10>
 800b584:	f7ff ffa8 	bl	800b4d8 <__sinit>
 800b588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b58a:	07db      	lsls	r3, r3, #31
 800b58c:	d405      	bmi.n	800b59a <_puts_r+0x22>
 800b58e:	89a3      	ldrh	r3, [r4, #12]
 800b590:	0598      	lsls	r0, r3, #22
 800b592:	d402      	bmi.n	800b59a <_puts_r+0x22>
 800b594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b596:	f000 f9a2 	bl	800b8de <__retarget_lock_acquire_recursive>
 800b59a:	89a3      	ldrh	r3, [r4, #12]
 800b59c:	0719      	lsls	r1, r3, #28
 800b59e:	d502      	bpl.n	800b5a6 <_puts_r+0x2e>
 800b5a0:	6923      	ldr	r3, [r4, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d135      	bne.n	800b612 <_puts_r+0x9a>
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f000 f8c5 	bl	800b738 <__swsetup_r>
 800b5ae:	b380      	cbz	r0, 800b612 <_puts_r+0x9a>
 800b5b0:	f04f 35ff 	mov.w	r5, #4294967295
 800b5b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b5b6:	07da      	lsls	r2, r3, #31
 800b5b8:	d405      	bmi.n	800b5c6 <_puts_r+0x4e>
 800b5ba:	89a3      	ldrh	r3, [r4, #12]
 800b5bc:	059b      	lsls	r3, r3, #22
 800b5be:	d402      	bmi.n	800b5c6 <_puts_r+0x4e>
 800b5c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5c2:	f000 f98d 	bl	800b8e0 <__retarget_lock_release_recursive>
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	bd70      	pop	{r4, r5, r6, pc}
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	da04      	bge.n	800b5d8 <_puts_r+0x60>
 800b5ce:	69a2      	ldr	r2, [r4, #24]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	dc17      	bgt.n	800b604 <_puts_r+0x8c>
 800b5d4:	290a      	cmp	r1, #10
 800b5d6:	d015      	beq.n	800b604 <_puts_r+0x8c>
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	1c5a      	adds	r2, r3, #1
 800b5dc:	6022      	str	r2, [r4, #0]
 800b5de:	7019      	strb	r1, [r3, #0]
 800b5e0:	68a3      	ldr	r3, [r4, #8]
 800b5e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b5e6:	3b01      	subs	r3, #1
 800b5e8:	60a3      	str	r3, [r4, #8]
 800b5ea:	2900      	cmp	r1, #0
 800b5ec:	d1ed      	bne.n	800b5ca <_puts_r+0x52>
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	da11      	bge.n	800b616 <_puts_r+0x9e>
 800b5f2:	4622      	mov	r2, r4
 800b5f4:	210a      	movs	r1, #10
 800b5f6:	4628      	mov	r0, r5
 800b5f8:	f000 f85f 	bl	800b6ba <__swbuf_r>
 800b5fc:	3001      	adds	r0, #1
 800b5fe:	d0d7      	beq.n	800b5b0 <_puts_r+0x38>
 800b600:	250a      	movs	r5, #10
 800b602:	e7d7      	b.n	800b5b4 <_puts_r+0x3c>
 800b604:	4622      	mov	r2, r4
 800b606:	4628      	mov	r0, r5
 800b608:	f000 f857 	bl	800b6ba <__swbuf_r>
 800b60c:	3001      	adds	r0, #1
 800b60e:	d1e7      	bne.n	800b5e0 <_puts_r+0x68>
 800b610:	e7ce      	b.n	800b5b0 <_puts_r+0x38>
 800b612:	3e01      	subs	r6, #1
 800b614:	e7e4      	b.n	800b5e0 <_puts_r+0x68>
 800b616:	6823      	ldr	r3, [r4, #0]
 800b618:	1c5a      	adds	r2, r3, #1
 800b61a:	6022      	str	r2, [r4, #0]
 800b61c:	220a      	movs	r2, #10
 800b61e:	701a      	strb	r2, [r3, #0]
 800b620:	e7ee      	b.n	800b600 <_puts_r+0x88>
	...

0800b624 <puts>:
 800b624:	4b02      	ldr	r3, [pc, #8]	@ (800b630 <puts+0xc>)
 800b626:	4601      	mov	r1, r0
 800b628:	6818      	ldr	r0, [r3, #0]
 800b62a:	f7ff bfa5 	b.w	800b578 <_puts_r>
 800b62e:	bf00      	nop
 800b630:	2000012c 	.word	0x2000012c

0800b634 <__sread>:
 800b634:	b510      	push	{r4, lr}
 800b636:	460c      	mov	r4, r1
 800b638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b63c:	f000 f900 	bl	800b840 <_read_r>
 800b640:	2800      	cmp	r0, #0
 800b642:	bfab      	itete	ge
 800b644:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b646:	89a3      	ldrhlt	r3, [r4, #12]
 800b648:	181b      	addge	r3, r3, r0
 800b64a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b64e:	bfac      	ite	ge
 800b650:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b652:	81a3      	strhlt	r3, [r4, #12]
 800b654:	bd10      	pop	{r4, pc}

0800b656 <__swrite>:
 800b656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b65a:	461f      	mov	r7, r3
 800b65c:	898b      	ldrh	r3, [r1, #12]
 800b65e:	05db      	lsls	r3, r3, #23
 800b660:	4605      	mov	r5, r0
 800b662:	460c      	mov	r4, r1
 800b664:	4616      	mov	r6, r2
 800b666:	d505      	bpl.n	800b674 <__swrite+0x1e>
 800b668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b66c:	2302      	movs	r3, #2
 800b66e:	2200      	movs	r2, #0
 800b670:	f000 f8d4 	bl	800b81c <_lseek_r>
 800b674:	89a3      	ldrh	r3, [r4, #12]
 800b676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b67a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	4632      	mov	r2, r6
 800b682:	463b      	mov	r3, r7
 800b684:	4628      	mov	r0, r5
 800b686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b68a:	f000 b8eb 	b.w	800b864 <_write_r>

0800b68e <__sseek>:
 800b68e:	b510      	push	{r4, lr}
 800b690:	460c      	mov	r4, r1
 800b692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b696:	f000 f8c1 	bl	800b81c <_lseek_r>
 800b69a:	1c43      	adds	r3, r0, #1
 800b69c:	89a3      	ldrh	r3, [r4, #12]
 800b69e:	bf15      	itete	ne
 800b6a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b6a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b6a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b6aa:	81a3      	strheq	r3, [r4, #12]
 800b6ac:	bf18      	it	ne
 800b6ae:	81a3      	strhne	r3, [r4, #12]
 800b6b0:	bd10      	pop	{r4, pc}

0800b6b2 <__sclose>:
 800b6b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6b6:	f000 b8a1 	b.w	800b7fc <_close_r>

0800b6ba <__swbuf_r>:
 800b6ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6bc:	460e      	mov	r6, r1
 800b6be:	4614      	mov	r4, r2
 800b6c0:	4605      	mov	r5, r0
 800b6c2:	b118      	cbz	r0, 800b6cc <__swbuf_r+0x12>
 800b6c4:	6a03      	ldr	r3, [r0, #32]
 800b6c6:	b90b      	cbnz	r3, 800b6cc <__swbuf_r+0x12>
 800b6c8:	f7ff ff06 	bl	800b4d8 <__sinit>
 800b6cc:	69a3      	ldr	r3, [r4, #24]
 800b6ce:	60a3      	str	r3, [r4, #8]
 800b6d0:	89a3      	ldrh	r3, [r4, #12]
 800b6d2:	071a      	lsls	r2, r3, #28
 800b6d4:	d501      	bpl.n	800b6da <__swbuf_r+0x20>
 800b6d6:	6923      	ldr	r3, [r4, #16]
 800b6d8:	b943      	cbnz	r3, 800b6ec <__swbuf_r+0x32>
 800b6da:	4621      	mov	r1, r4
 800b6dc:	4628      	mov	r0, r5
 800b6de:	f000 f82b 	bl	800b738 <__swsetup_r>
 800b6e2:	b118      	cbz	r0, 800b6ec <__swbuf_r+0x32>
 800b6e4:	f04f 37ff 	mov.w	r7, #4294967295
 800b6e8:	4638      	mov	r0, r7
 800b6ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6ec:	6823      	ldr	r3, [r4, #0]
 800b6ee:	6922      	ldr	r2, [r4, #16]
 800b6f0:	1a98      	subs	r0, r3, r2
 800b6f2:	6963      	ldr	r3, [r4, #20]
 800b6f4:	b2f6      	uxtb	r6, r6
 800b6f6:	4283      	cmp	r3, r0
 800b6f8:	4637      	mov	r7, r6
 800b6fa:	dc05      	bgt.n	800b708 <__swbuf_r+0x4e>
 800b6fc:	4621      	mov	r1, r4
 800b6fe:	4628      	mov	r0, r5
 800b700:	f001 fd8a 	bl	800d218 <_fflush_r>
 800b704:	2800      	cmp	r0, #0
 800b706:	d1ed      	bne.n	800b6e4 <__swbuf_r+0x2a>
 800b708:	68a3      	ldr	r3, [r4, #8]
 800b70a:	3b01      	subs	r3, #1
 800b70c:	60a3      	str	r3, [r4, #8]
 800b70e:	6823      	ldr	r3, [r4, #0]
 800b710:	1c5a      	adds	r2, r3, #1
 800b712:	6022      	str	r2, [r4, #0]
 800b714:	701e      	strb	r6, [r3, #0]
 800b716:	6962      	ldr	r2, [r4, #20]
 800b718:	1c43      	adds	r3, r0, #1
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d004      	beq.n	800b728 <__swbuf_r+0x6e>
 800b71e:	89a3      	ldrh	r3, [r4, #12]
 800b720:	07db      	lsls	r3, r3, #31
 800b722:	d5e1      	bpl.n	800b6e8 <__swbuf_r+0x2e>
 800b724:	2e0a      	cmp	r6, #10
 800b726:	d1df      	bne.n	800b6e8 <__swbuf_r+0x2e>
 800b728:	4621      	mov	r1, r4
 800b72a:	4628      	mov	r0, r5
 800b72c:	f001 fd74 	bl	800d218 <_fflush_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	d0d9      	beq.n	800b6e8 <__swbuf_r+0x2e>
 800b734:	e7d6      	b.n	800b6e4 <__swbuf_r+0x2a>
	...

0800b738 <__swsetup_r>:
 800b738:	b538      	push	{r3, r4, r5, lr}
 800b73a:	4b29      	ldr	r3, [pc, #164]	@ (800b7e0 <__swsetup_r+0xa8>)
 800b73c:	4605      	mov	r5, r0
 800b73e:	6818      	ldr	r0, [r3, #0]
 800b740:	460c      	mov	r4, r1
 800b742:	b118      	cbz	r0, 800b74c <__swsetup_r+0x14>
 800b744:	6a03      	ldr	r3, [r0, #32]
 800b746:	b90b      	cbnz	r3, 800b74c <__swsetup_r+0x14>
 800b748:	f7ff fec6 	bl	800b4d8 <__sinit>
 800b74c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b750:	0719      	lsls	r1, r3, #28
 800b752:	d422      	bmi.n	800b79a <__swsetup_r+0x62>
 800b754:	06da      	lsls	r2, r3, #27
 800b756:	d407      	bmi.n	800b768 <__swsetup_r+0x30>
 800b758:	2209      	movs	r2, #9
 800b75a:	602a      	str	r2, [r5, #0]
 800b75c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b760:	81a3      	strh	r3, [r4, #12]
 800b762:	f04f 30ff 	mov.w	r0, #4294967295
 800b766:	e033      	b.n	800b7d0 <__swsetup_r+0x98>
 800b768:	0758      	lsls	r0, r3, #29
 800b76a:	d512      	bpl.n	800b792 <__swsetup_r+0x5a>
 800b76c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b76e:	b141      	cbz	r1, 800b782 <__swsetup_r+0x4a>
 800b770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b774:	4299      	cmp	r1, r3
 800b776:	d002      	beq.n	800b77e <__swsetup_r+0x46>
 800b778:	4628      	mov	r0, r5
 800b77a:	f000 ff0d 	bl	800c598 <_free_r>
 800b77e:	2300      	movs	r3, #0
 800b780:	6363      	str	r3, [r4, #52]	@ 0x34
 800b782:	89a3      	ldrh	r3, [r4, #12]
 800b784:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	2300      	movs	r3, #0
 800b78c:	6063      	str	r3, [r4, #4]
 800b78e:	6923      	ldr	r3, [r4, #16]
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	89a3      	ldrh	r3, [r4, #12]
 800b794:	f043 0308 	orr.w	r3, r3, #8
 800b798:	81a3      	strh	r3, [r4, #12]
 800b79a:	6923      	ldr	r3, [r4, #16]
 800b79c:	b94b      	cbnz	r3, 800b7b2 <__swsetup_r+0x7a>
 800b79e:	89a3      	ldrh	r3, [r4, #12]
 800b7a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7a8:	d003      	beq.n	800b7b2 <__swsetup_r+0x7a>
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	f001 fd81 	bl	800d2b4 <__smakebuf_r>
 800b7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7b6:	f013 0201 	ands.w	r2, r3, #1
 800b7ba:	d00a      	beq.n	800b7d2 <__swsetup_r+0x9a>
 800b7bc:	2200      	movs	r2, #0
 800b7be:	60a2      	str	r2, [r4, #8]
 800b7c0:	6962      	ldr	r2, [r4, #20]
 800b7c2:	4252      	negs	r2, r2
 800b7c4:	61a2      	str	r2, [r4, #24]
 800b7c6:	6922      	ldr	r2, [r4, #16]
 800b7c8:	b942      	cbnz	r2, 800b7dc <__swsetup_r+0xa4>
 800b7ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b7ce:	d1c5      	bne.n	800b75c <__swsetup_r+0x24>
 800b7d0:	bd38      	pop	{r3, r4, r5, pc}
 800b7d2:	0799      	lsls	r1, r3, #30
 800b7d4:	bf58      	it	pl
 800b7d6:	6962      	ldrpl	r2, [r4, #20]
 800b7d8:	60a2      	str	r2, [r4, #8]
 800b7da:	e7f4      	b.n	800b7c6 <__swsetup_r+0x8e>
 800b7dc:	2000      	movs	r0, #0
 800b7de:	e7f7      	b.n	800b7d0 <__swsetup_r+0x98>
 800b7e0:	2000012c 	.word	0x2000012c

0800b7e4 <memset>:
 800b7e4:	4402      	add	r2, r0
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	d100      	bne.n	800b7ee <memset+0xa>
 800b7ec:	4770      	bx	lr
 800b7ee:	f803 1b01 	strb.w	r1, [r3], #1
 800b7f2:	e7f9      	b.n	800b7e8 <memset+0x4>

0800b7f4 <_localeconv_r>:
 800b7f4:	4800      	ldr	r0, [pc, #0]	@ (800b7f8 <_localeconv_r+0x4>)
 800b7f6:	4770      	bx	lr
 800b7f8:	2000026c 	.word	0x2000026c

0800b7fc <_close_r>:
 800b7fc:	b538      	push	{r3, r4, r5, lr}
 800b7fe:	4d06      	ldr	r5, [pc, #24]	@ (800b818 <_close_r+0x1c>)
 800b800:	2300      	movs	r3, #0
 800b802:	4604      	mov	r4, r0
 800b804:	4608      	mov	r0, r1
 800b806:	602b      	str	r3, [r5, #0]
 800b808:	f7f6 ff46 	bl	8002698 <_close>
 800b80c:	1c43      	adds	r3, r0, #1
 800b80e:	d102      	bne.n	800b816 <_close_r+0x1a>
 800b810:	682b      	ldr	r3, [r5, #0]
 800b812:	b103      	cbz	r3, 800b816 <_close_r+0x1a>
 800b814:	6023      	str	r3, [r4, #0]
 800b816:	bd38      	pop	{r3, r4, r5, pc}
 800b818:	20002264 	.word	0x20002264

0800b81c <_lseek_r>:
 800b81c:	b538      	push	{r3, r4, r5, lr}
 800b81e:	4d07      	ldr	r5, [pc, #28]	@ (800b83c <_lseek_r+0x20>)
 800b820:	4604      	mov	r4, r0
 800b822:	4608      	mov	r0, r1
 800b824:	4611      	mov	r1, r2
 800b826:	2200      	movs	r2, #0
 800b828:	602a      	str	r2, [r5, #0]
 800b82a:	461a      	mov	r2, r3
 800b82c:	f7f6 ff5b 	bl	80026e6 <_lseek>
 800b830:	1c43      	adds	r3, r0, #1
 800b832:	d102      	bne.n	800b83a <_lseek_r+0x1e>
 800b834:	682b      	ldr	r3, [r5, #0]
 800b836:	b103      	cbz	r3, 800b83a <_lseek_r+0x1e>
 800b838:	6023      	str	r3, [r4, #0]
 800b83a:	bd38      	pop	{r3, r4, r5, pc}
 800b83c:	20002264 	.word	0x20002264

0800b840 <_read_r>:
 800b840:	b538      	push	{r3, r4, r5, lr}
 800b842:	4d07      	ldr	r5, [pc, #28]	@ (800b860 <_read_r+0x20>)
 800b844:	4604      	mov	r4, r0
 800b846:	4608      	mov	r0, r1
 800b848:	4611      	mov	r1, r2
 800b84a:	2200      	movs	r2, #0
 800b84c:	602a      	str	r2, [r5, #0]
 800b84e:	461a      	mov	r2, r3
 800b850:	f7f6 ff05 	bl	800265e <_read>
 800b854:	1c43      	adds	r3, r0, #1
 800b856:	d102      	bne.n	800b85e <_read_r+0x1e>
 800b858:	682b      	ldr	r3, [r5, #0]
 800b85a:	b103      	cbz	r3, 800b85e <_read_r+0x1e>
 800b85c:	6023      	str	r3, [r4, #0]
 800b85e:	bd38      	pop	{r3, r4, r5, pc}
 800b860:	20002264 	.word	0x20002264

0800b864 <_write_r>:
 800b864:	b538      	push	{r3, r4, r5, lr}
 800b866:	4d07      	ldr	r5, [pc, #28]	@ (800b884 <_write_r+0x20>)
 800b868:	4604      	mov	r4, r0
 800b86a:	4608      	mov	r0, r1
 800b86c:	4611      	mov	r1, r2
 800b86e:	2200      	movs	r2, #0
 800b870:	602a      	str	r2, [r5, #0]
 800b872:	461a      	mov	r2, r3
 800b874:	f7f6 fa4b 	bl	8001d0e <_write>
 800b878:	1c43      	adds	r3, r0, #1
 800b87a:	d102      	bne.n	800b882 <_write_r+0x1e>
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	b103      	cbz	r3, 800b882 <_write_r+0x1e>
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	bd38      	pop	{r3, r4, r5, pc}
 800b884:	20002264 	.word	0x20002264

0800b888 <__errno>:
 800b888:	4b01      	ldr	r3, [pc, #4]	@ (800b890 <__errno+0x8>)
 800b88a:	6818      	ldr	r0, [r3, #0]
 800b88c:	4770      	bx	lr
 800b88e:	bf00      	nop
 800b890:	2000012c 	.word	0x2000012c

0800b894 <__libc_init_array>:
 800b894:	b570      	push	{r4, r5, r6, lr}
 800b896:	4d0d      	ldr	r5, [pc, #52]	@ (800b8cc <__libc_init_array+0x38>)
 800b898:	4c0d      	ldr	r4, [pc, #52]	@ (800b8d0 <__libc_init_array+0x3c>)
 800b89a:	1b64      	subs	r4, r4, r5
 800b89c:	10a4      	asrs	r4, r4, #2
 800b89e:	2600      	movs	r6, #0
 800b8a0:	42a6      	cmp	r6, r4
 800b8a2:	d109      	bne.n	800b8b8 <__libc_init_array+0x24>
 800b8a4:	4d0b      	ldr	r5, [pc, #44]	@ (800b8d4 <__libc_init_array+0x40>)
 800b8a6:	4c0c      	ldr	r4, [pc, #48]	@ (800b8d8 <__libc_init_array+0x44>)
 800b8a8:	f002 fa72 	bl	800dd90 <_init>
 800b8ac:	1b64      	subs	r4, r4, r5
 800b8ae:	10a4      	asrs	r4, r4, #2
 800b8b0:	2600      	movs	r6, #0
 800b8b2:	42a6      	cmp	r6, r4
 800b8b4:	d105      	bne.n	800b8c2 <__libc_init_array+0x2e>
 800b8b6:	bd70      	pop	{r4, r5, r6, pc}
 800b8b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8bc:	4798      	blx	r3
 800b8be:	3601      	adds	r6, #1
 800b8c0:	e7ee      	b.n	800b8a0 <__libc_init_array+0xc>
 800b8c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8c6:	4798      	blx	r3
 800b8c8:	3601      	adds	r6, #1
 800b8ca:	e7f2      	b.n	800b8b2 <__libc_init_array+0x1e>
 800b8cc:	0800e578 	.word	0x0800e578
 800b8d0:	0800e578 	.word	0x0800e578
 800b8d4:	0800e578 	.word	0x0800e578
 800b8d8:	0800e57c 	.word	0x0800e57c

0800b8dc <__retarget_lock_init_recursive>:
 800b8dc:	4770      	bx	lr

0800b8de <__retarget_lock_acquire_recursive>:
 800b8de:	4770      	bx	lr

0800b8e0 <__retarget_lock_release_recursive>:
 800b8e0:	4770      	bx	lr

0800b8e2 <quorem>:
 800b8e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e6:	6903      	ldr	r3, [r0, #16]
 800b8e8:	690c      	ldr	r4, [r1, #16]
 800b8ea:	42a3      	cmp	r3, r4
 800b8ec:	4607      	mov	r7, r0
 800b8ee:	db7e      	blt.n	800b9ee <quorem+0x10c>
 800b8f0:	3c01      	subs	r4, #1
 800b8f2:	f101 0814 	add.w	r8, r1, #20
 800b8f6:	00a3      	lsls	r3, r4, #2
 800b8f8:	f100 0514 	add.w	r5, r0, #20
 800b8fc:	9300      	str	r3, [sp, #0]
 800b8fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b902:	9301      	str	r3, [sp, #4]
 800b904:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b90c:	3301      	adds	r3, #1
 800b90e:	429a      	cmp	r2, r3
 800b910:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b914:	fbb2 f6f3 	udiv	r6, r2, r3
 800b918:	d32e      	bcc.n	800b978 <quorem+0x96>
 800b91a:	f04f 0a00 	mov.w	sl, #0
 800b91e:	46c4      	mov	ip, r8
 800b920:	46ae      	mov	lr, r5
 800b922:	46d3      	mov	fp, sl
 800b924:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b928:	b298      	uxth	r0, r3
 800b92a:	fb06 a000 	mla	r0, r6, r0, sl
 800b92e:	0c02      	lsrs	r2, r0, #16
 800b930:	0c1b      	lsrs	r3, r3, #16
 800b932:	fb06 2303 	mla	r3, r6, r3, r2
 800b936:	f8de 2000 	ldr.w	r2, [lr]
 800b93a:	b280      	uxth	r0, r0
 800b93c:	b292      	uxth	r2, r2
 800b93e:	1a12      	subs	r2, r2, r0
 800b940:	445a      	add	r2, fp
 800b942:	f8de 0000 	ldr.w	r0, [lr]
 800b946:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b950:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b954:	b292      	uxth	r2, r2
 800b956:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b95a:	45e1      	cmp	r9, ip
 800b95c:	f84e 2b04 	str.w	r2, [lr], #4
 800b960:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b964:	d2de      	bcs.n	800b924 <quorem+0x42>
 800b966:	9b00      	ldr	r3, [sp, #0]
 800b968:	58eb      	ldr	r3, [r5, r3]
 800b96a:	b92b      	cbnz	r3, 800b978 <quorem+0x96>
 800b96c:	9b01      	ldr	r3, [sp, #4]
 800b96e:	3b04      	subs	r3, #4
 800b970:	429d      	cmp	r5, r3
 800b972:	461a      	mov	r2, r3
 800b974:	d32f      	bcc.n	800b9d6 <quorem+0xf4>
 800b976:	613c      	str	r4, [r7, #16]
 800b978:	4638      	mov	r0, r7
 800b97a:	f001 f97f 	bl	800cc7c <__mcmp>
 800b97e:	2800      	cmp	r0, #0
 800b980:	db25      	blt.n	800b9ce <quorem+0xec>
 800b982:	4629      	mov	r1, r5
 800b984:	2000      	movs	r0, #0
 800b986:	f858 2b04 	ldr.w	r2, [r8], #4
 800b98a:	f8d1 c000 	ldr.w	ip, [r1]
 800b98e:	fa1f fe82 	uxth.w	lr, r2
 800b992:	fa1f f38c 	uxth.w	r3, ip
 800b996:	eba3 030e 	sub.w	r3, r3, lr
 800b99a:	4403      	add	r3, r0
 800b99c:	0c12      	lsrs	r2, r2, #16
 800b99e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b9a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9ac:	45c1      	cmp	r9, r8
 800b9ae:	f841 3b04 	str.w	r3, [r1], #4
 800b9b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b9b6:	d2e6      	bcs.n	800b986 <quorem+0xa4>
 800b9b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9c0:	b922      	cbnz	r2, 800b9cc <quorem+0xea>
 800b9c2:	3b04      	subs	r3, #4
 800b9c4:	429d      	cmp	r5, r3
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	d30b      	bcc.n	800b9e2 <quorem+0x100>
 800b9ca:	613c      	str	r4, [r7, #16]
 800b9cc:	3601      	adds	r6, #1
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	b003      	add	sp, #12
 800b9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d6:	6812      	ldr	r2, [r2, #0]
 800b9d8:	3b04      	subs	r3, #4
 800b9da:	2a00      	cmp	r2, #0
 800b9dc:	d1cb      	bne.n	800b976 <quorem+0x94>
 800b9de:	3c01      	subs	r4, #1
 800b9e0:	e7c6      	b.n	800b970 <quorem+0x8e>
 800b9e2:	6812      	ldr	r2, [r2, #0]
 800b9e4:	3b04      	subs	r3, #4
 800b9e6:	2a00      	cmp	r2, #0
 800b9e8:	d1ef      	bne.n	800b9ca <quorem+0xe8>
 800b9ea:	3c01      	subs	r4, #1
 800b9ec:	e7ea      	b.n	800b9c4 <quorem+0xe2>
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	e7ee      	b.n	800b9d0 <quorem+0xee>
 800b9f2:	0000      	movs	r0, r0
 800b9f4:	0000      	movs	r0, r0
	...

0800b9f8 <_dtoa_r>:
 800b9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9fc:	69c7      	ldr	r7, [r0, #28]
 800b9fe:	b097      	sub	sp, #92	@ 0x5c
 800ba00:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ba04:	ec55 4b10 	vmov	r4, r5, d0
 800ba08:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ba0a:	9107      	str	r1, [sp, #28]
 800ba0c:	4681      	mov	r9, r0
 800ba0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba10:	9311      	str	r3, [sp, #68]	@ 0x44
 800ba12:	b97f      	cbnz	r7, 800ba34 <_dtoa_r+0x3c>
 800ba14:	2010      	movs	r0, #16
 800ba16:	f000 fe09 	bl	800c62c <malloc>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ba20:	b920      	cbnz	r0, 800ba2c <_dtoa_r+0x34>
 800ba22:	4ba9      	ldr	r3, [pc, #676]	@ (800bcc8 <_dtoa_r+0x2d0>)
 800ba24:	21ef      	movs	r1, #239	@ 0xef
 800ba26:	48a9      	ldr	r0, [pc, #676]	@ (800bccc <_dtoa_r+0x2d4>)
 800ba28:	f001 fcf4 	bl	800d414 <__assert_func>
 800ba2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ba30:	6007      	str	r7, [r0, #0]
 800ba32:	60c7      	str	r7, [r0, #12]
 800ba34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba38:	6819      	ldr	r1, [r3, #0]
 800ba3a:	b159      	cbz	r1, 800ba54 <_dtoa_r+0x5c>
 800ba3c:	685a      	ldr	r2, [r3, #4]
 800ba3e:	604a      	str	r2, [r1, #4]
 800ba40:	2301      	movs	r3, #1
 800ba42:	4093      	lsls	r3, r2
 800ba44:	608b      	str	r3, [r1, #8]
 800ba46:	4648      	mov	r0, r9
 800ba48:	f000 fee6 	bl	800c818 <_Bfree>
 800ba4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba50:	2200      	movs	r2, #0
 800ba52:	601a      	str	r2, [r3, #0]
 800ba54:	1e2b      	subs	r3, r5, #0
 800ba56:	bfb9      	ittee	lt
 800ba58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ba5c:	9305      	strlt	r3, [sp, #20]
 800ba5e:	2300      	movge	r3, #0
 800ba60:	6033      	strge	r3, [r6, #0]
 800ba62:	9f05      	ldr	r7, [sp, #20]
 800ba64:	4b9a      	ldr	r3, [pc, #616]	@ (800bcd0 <_dtoa_r+0x2d8>)
 800ba66:	bfbc      	itt	lt
 800ba68:	2201      	movlt	r2, #1
 800ba6a:	6032      	strlt	r2, [r6, #0]
 800ba6c:	43bb      	bics	r3, r7
 800ba6e:	d112      	bne.n	800ba96 <_dtoa_r+0x9e>
 800ba70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ba72:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ba76:	6013      	str	r3, [r2, #0]
 800ba78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba7c:	4323      	orrs	r3, r4
 800ba7e:	f000 855a 	beq.w	800c536 <_dtoa_r+0xb3e>
 800ba82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba84:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bce4 <_dtoa_r+0x2ec>
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	f000 855c 	beq.w	800c546 <_dtoa_r+0xb4e>
 800ba8e:	f10a 0303 	add.w	r3, sl, #3
 800ba92:	f000 bd56 	b.w	800c542 <_dtoa_r+0xb4a>
 800ba96:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	ec51 0b17 	vmov	r0, r1, d7
 800baa0:	2300      	movs	r3, #0
 800baa2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800baa6:	f7f5 f80f 	bl	8000ac8 <__aeabi_dcmpeq>
 800baaa:	4680      	mov	r8, r0
 800baac:	b158      	cbz	r0, 800bac6 <_dtoa_r+0xce>
 800baae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bab0:	2301      	movs	r3, #1
 800bab2:	6013      	str	r3, [r2, #0]
 800bab4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bab6:	b113      	cbz	r3, 800babe <_dtoa_r+0xc6>
 800bab8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800baba:	4b86      	ldr	r3, [pc, #536]	@ (800bcd4 <_dtoa_r+0x2dc>)
 800babc:	6013      	str	r3, [r2, #0]
 800babe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bce8 <_dtoa_r+0x2f0>
 800bac2:	f000 bd40 	b.w	800c546 <_dtoa_r+0xb4e>
 800bac6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800baca:	aa14      	add	r2, sp, #80	@ 0x50
 800bacc:	a915      	add	r1, sp, #84	@ 0x54
 800bace:	4648      	mov	r0, r9
 800bad0:	f001 f984 	bl	800cddc <__d2b>
 800bad4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bad8:	9002      	str	r0, [sp, #8]
 800bada:	2e00      	cmp	r6, #0
 800badc:	d078      	beq.n	800bbd0 <_dtoa_r+0x1d8>
 800bade:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bae0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bae8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800baec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800baf0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800baf4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800baf8:	4619      	mov	r1, r3
 800bafa:	2200      	movs	r2, #0
 800bafc:	4b76      	ldr	r3, [pc, #472]	@ (800bcd8 <_dtoa_r+0x2e0>)
 800bafe:	f7f4 fbc3 	bl	8000288 <__aeabi_dsub>
 800bb02:	a36b      	add	r3, pc, #428	@ (adr r3, 800bcb0 <_dtoa_r+0x2b8>)
 800bb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb08:	f7f4 fd76 	bl	80005f8 <__aeabi_dmul>
 800bb0c:	a36a      	add	r3, pc, #424	@ (adr r3, 800bcb8 <_dtoa_r+0x2c0>)
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	f7f4 fbbb 	bl	800028c <__adddf3>
 800bb16:	4604      	mov	r4, r0
 800bb18:	4630      	mov	r0, r6
 800bb1a:	460d      	mov	r5, r1
 800bb1c:	f7f4 fd02 	bl	8000524 <__aeabi_i2d>
 800bb20:	a367      	add	r3, pc, #412	@ (adr r3, 800bcc0 <_dtoa_r+0x2c8>)
 800bb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb26:	f7f4 fd67 	bl	80005f8 <__aeabi_dmul>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	4620      	mov	r0, r4
 800bb30:	4629      	mov	r1, r5
 800bb32:	f7f4 fbab 	bl	800028c <__adddf3>
 800bb36:	4604      	mov	r4, r0
 800bb38:	460d      	mov	r5, r1
 800bb3a:	f7f5 f80d 	bl	8000b58 <__aeabi_d2iz>
 800bb3e:	2200      	movs	r2, #0
 800bb40:	4607      	mov	r7, r0
 800bb42:	2300      	movs	r3, #0
 800bb44:	4620      	mov	r0, r4
 800bb46:	4629      	mov	r1, r5
 800bb48:	f7f4 ffc8 	bl	8000adc <__aeabi_dcmplt>
 800bb4c:	b140      	cbz	r0, 800bb60 <_dtoa_r+0x168>
 800bb4e:	4638      	mov	r0, r7
 800bb50:	f7f4 fce8 	bl	8000524 <__aeabi_i2d>
 800bb54:	4622      	mov	r2, r4
 800bb56:	462b      	mov	r3, r5
 800bb58:	f7f4 ffb6 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb5c:	b900      	cbnz	r0, 800bb60 <_dtoa_r+0x168>
 800bb5e:	3f01      	subs	r7, #1
 800bb60:	2f16      	cmp	r7, #22
 800bb62:	d852      	bhi.n	800bc0a <_dtoa_r+0x212>
 800bb64:	4b5d      	ldr	r3, [pc, #372]	@ (800bcdc <_dtoa_r+0x2e4>)
 800bb66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb72:	f7f4 ffb3 	bl	8000adc <__aeabi_dcmplt>
 800bb76:	2800      	cmp	r0, #0
 800bb78:	d049      	beq.n	800bc0e <_dtoa_r+0x216>
 800bb7a:	3f01      	subs	r7, #1
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bb82:	1b9b      	subs	r3, r3, r6
 800bb84:	1e5a      	subs	r2, r3, #1
 800bb86:	bf45      	ittet	mi
 800bb88:	f1c3 0301 	rsbmi	r3, r3, #1
 800bb8c:	9300      	strmi	r3, [sp, #0]
 800bb8e:	2300      	movpl	r3, #0
 800bb90:	2300      	movmi	r3, #0
 800bb92:	9206      	str	r2, [sp, #24]
 800bb94:	bf54      	ite	pl
 800bb96:	9300      	strpl	r3, [sp, #0]
 800bb98:	9306      	strmi	r3, [sp, #24]
 800bb9a:	2f00      	cmp	r7, #0
 800bb9c:	db39      	blt.n	800bc12 <_dtoa_r+0x21a>
 800bb9e:	9b06      	ldr	r3, [sp, #24]
 800bba0:	970d      	str	r7, [sp, #52]	@ 0x34
 800bba2:	443b      	add	r3, r7
 800bba4:	9306      	str	r3, [sp, #24]
 800bba6:	2300      	movs	r3, #0
 800bba8:	9308      	str	r3, [sp, #32]
 800bbaa:	9b07      	ldr	r3, [sp, #28]
 800bbac:	2b09      	cmp	r3, #9
 800bbae:	d863      	bhi.n	800bc78 <_dtoa_r+0x280>
 800bbb0:	2b05      	cmp	r3, #5
 800bbb2:	bfc4      	itt	gt
 800bbb4:	3b04      	subgt	r3, #4
 800bbb6:	9307      	strgt	r3, [sp, #28]
 800bbb8:	9b07      	ldr	r3, [sp, #28]
 800bbba:	f1a3 0302 	sub.w	r3, r3, #2
 800bbbe:	bfcc      	ite	gt
 800bbc0:	2400      	movgt	r4, #0
 800bbc2:	2401      	movle	r4, #1
 800bbc4:	2b03      	cmp	r3, #3
 800bbc6:	d863      	bhi.n	800bc90 <_dtoa_r+0x298>
 800bbc8:	e8df f003 	tbb	[pc, r3]
 800bbcc:	2b375452 	.word	0x2b375452
 800bbd0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bbd4:	441e      	add	r6, r3
 800bbd6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bbda:	2b20      	cmp	r3, #32
 800bbdc:	bfc1      	itttt	gt
 800bbde:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bbe2:	409f      	lslgt	r7, r3
 800bbe4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bbe8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bbec:	bfd6      	itet	le
 800bbee:	f1c3 0320 	rsble	r3, r3, #32
 800bbf2:	ea47 0003 	orrgt.w	r0, r7, r3
 800bbf6:	fa04 f003 	lslle.w	r0, r4, r3
 800bbfa:	f7f4 fc83 	bl	8000504 <__aeabi_ui2d>
 800bbfe:	2201      	movs	r2, #1
 800bc00:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bc04:	3e01      	subs	r6, #1
 800bc06:	9212      	str	r2, [sp, #72]	@ 0x48
 800bc08:	e776      	b.n	800baf8 <_dtoa_r+0x100>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	e7b7      	b.n	800bb7e <_dtoa_r+0x186>
 800bc0e:	9010      	str	r0, [sp, #64]	@ 0x40
 800bc10:	e7b6      	b.n	800bb80 <_dtoa_r+0x188>
 800bc12:	9b00      	ldr	r3, [sp, #0]
 800bc14:	1bdb      	subs	r3, r3, r7
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	427b      	negs	r3, r7
 800bc1a:	9308      	str	r3, [sp, #32]
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	930d      	str	r3, [sp, #52]	@ 0x34
 800bc20:	e7c3      	b.n	800bbaa <_dtoa_r+0x1b2>
 800bc22:	2301      	movs	r3, #1
 800bc24:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc28:	eb07 0b03 	add.w	fp, r7, r3
 800bc2c:	f10b 0301 	add.w	r3, fp, #1
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	9303      	str	r3, [sp, #12]
 800bc34:	bfb8      	it	lt
 800bc36:	2301      	movlt	r3, #1
 800bc38:	e006      	b.n	800bc48 <_dtoa_r+0x250>
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	dd28      	ble.n	800bc96 <_dtoa_r+0x29e>
 800bc44:	469b      	mov	fp, r3
 800bc46:	9303      	str	r3, [sp, #12]
 800bc48:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bc4c:	2100      	movs	r1, #0
 800bc4e:	2204      	movs	r2, #4
 800bc50:	f102 0514 	add.w	r5, r2, #20
 800bc54:	429d      	cmp	r5, r3
 800bc56:	d926      	bls.n	800bca6 <_dtoa_r+0x2ae>
 800bc58:	6041      	str	r1, [r0, #4]
 800bc5a:	4648      	mov	r0, r9
 800bc5c:	f000 fd9c 	bl	800c798 <_Balloc>
 800bc60:	4682      	mov	sl, r0
 800bc62:	2800      	cmp	r0, #0
 800bc64:	d142      	bne.n	800bcec <_dtoa_r+0x2f4>
 800bc66:	4b1e      	ldr	r3, [pc, #120]	@ (800bce0 <_dtoa_r+0x2e8>)
 800bc68:	4602      	mov	r2, r0
 800bc6a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bc6e:	e6da      	b.n	800ba26 <_dtoa_r+0x2e>
 800bc70:	2300      	movs	r3, #0
 800bc72:	e7e3      	b.n	800bc3c <_dtoa_r+0x244>
 800bc74:	2300      	movs	r3, #0
 800bc76:	e7d5      	b.n	800bc24 <_dtoa_r+0x22c>
 800bc78:	2401      	movs	r4, #1
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	9307      	str	r3, [sp, #28]
 800bc7e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bc80:	f04f 3bff 	mov.w	fp, #4294967295
 800bc84:	2200      	movs	r2, #0
 800bc86:	f8cd b00c 	str.w	fp, [sp, #12]
 800bc8a:	2312      	movs	r3, #18
 800bc8c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc8e:	e7db      	b.n	800bc48 <_dtoa_r+0x250>
 800bc90:	2301      	movs	r3, #1
 800bc92:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc94:	e7f4      	b.n	800bc80 <_dtoa_r+0x288>
 800bc96:	f04f 0b01 	mov.w	fp, #1
 800bc9a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bc9e:	465b      	mov	r3, fp
 800bca0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bca4:	e7d0      	b.n	800bc48 <_dtoa_r+0x250>
 800bca6:	3101      	adds	r1, #1
 800bca8:	0052      	lsls	r2, r2, #1
 800bcaa:	e7d1      	b.n	800bc50 <_dtoa_r+0x258>
 800bcac:	f3af 8000 	nop.w
 800bcb0:	636f4361 	.word	0x636f4361
 800bcb4:	3fd287a7 	.word	0x3fd287a7
 800bcb8:	8b60c8b3 	.word	0x8b60c8b3
 800bcbc:	3fc68a28 	.word	0x3fc68a28
 800bcc0:	509f79fb 	.word	0x509f79fb
 800bcc4:	3fd34413 	.word	0x3fd34413
 800bcc8:	0800e205 	.word	0x0800e205
 800bccc:	0800e21c 	.word	0x0800e21c
 800bcd0:	7ff00000 	.word	0x7ff00000
 800bcd4:	0800e1d5 	.word	0x0800e1d5
 800bcd8:	3ff80000 	.word	0x3ff80000
 800bcdc:	0800e370 	.word	0x0800e370
 800bce0:	0800e274 	.word	0x0800e274
 800bce4:	0800e201 	.word	0x0800e201
 800bce8:	0800e1d4 	.word	0x0800e1d4
 800bcec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bcf0:	6018      	str	r0, [r3, #0]
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	2b0e      	cmp	r3, #14
 800bcf6:	f200 80a1 	bhi.w	800be3c <_dtoa_r+0x444>
 800bcfa:	2c00      	cmp	r4, #0
 800bcfc:	f000 809e 	beq.w	800be3c <_dtoa_r+0x444>
 800bd00:	2f00      	cmp	r7, #0
 800bd02:	dd33      	ble.n	800bd6c <_dtoa_r+0x374>
 800bd04:	4b9c      	ldr	r3, [pc, #624]	@ (800bf78 <_dtoa_r+0x580>)
 800bd06:	f007 020f 	and.w	r2, r7, #15
 800bd0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd0e:	ed93 7b00 	vldr	d7, [r3]
 800bd12:	05f8      	lsls	r0, r7, #23
 800bd14:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bd18:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bd1c:	d516      	bpl.n	800bd4c <_dtoa_r+0x354>
 800bd1e:	4b97      	ldr	r3, [pc, #604]	@ (800bf7c <_dtoa_r+0x584>)
 800bd20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bd28:	f7f4 fd90 	bl	800084c <__aeabi_ddiv>
 800bd2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd30:	f004 040f 	and.w	r4, r4, #15
 800bd34:	2603      	movs	r6, #3
 800bd36:	4d91      	ldr	r5, [pc, #580]	@ (800bf7c <_dtoa_r+0x584>)
 800bd38:	b954      	cbnz	r4, 800bd50 <_dtoa_r+0x358>
 800bd3a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd42:	f7f4 fd83 	bl	800084c <__aeabi_ddiv>
 800bd46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd4a:	e028      	b.n	800bd9e <_dtoa_r+0x3a6>
 800bd4c:	2602      	movs	r6, #2
 800bd4e:	e7f2      	b.n	800bd36 <_dtoa_r+0x33e>
 800bd50:	07e1      	lsls	r1, r4, #31
 800bd52:	d508      	bpl.n	800bd66 <_dtoa_r+0x36e>
 800bd54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bd58:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd5c:	f7f4 fc4c 	bl	80005f8 <__aeabi_dmul>
 800bd60:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd64:	3601      	adds	r6, #1
 800bd66:	1064      	asrs	r4, r4, #1
 800bd68:	3508      	adds	r5, #8
 800bd6a:	e7e5      	b.n	800bd38 <_dtoa_r+0x340>
 800bd6c:	f000 80af 	beq.w	800bece <_dtoa_r+0x4d6>
 800bd70:	427c      	negs	r4, r7
 800bd72:	4b81      	ldr	r3, [pc, #516]	@ (800bf78 <_dtoa_r+0x580>)
 800bd74:	4d81      	ldr	r5, [pc, #516]	@ (800bf7c <_dtoa_r+0x584>)
 800bd76:	f004 020f 	and.w	r2, r4, #15
 800bd7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd86:	f7f4 fc37 	bl	80005f8 <__aeabi_dmul>
 800bd8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd8e:	1124      	asrs	r4, r4, #4
 800bd90:	2300      	movs	r3, #0
 800bd92:	2602      	movs	r6, #2
 800bd94:	2c00      	cmp	r4, #0
 800bd96:	f040 808f 	bne.w	800beb8 <_dtoa_r+0x4c0>
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d1d3      	bne.n	800bd46 <_dtoa_r+0x34e>
 800bd9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bda0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 8094 	beq.w	800bed2 <_dtoa_r+0x4da>
 800bdaa:	4b75      	ldr	r3, [pc, #468]	@ (800bf80 <_dtoa_r+0x588>)
 800bdac:	2200      	movs	r2, #0
 800bdae:	4620      	mov	r0, r4
 800bdb0:	4629      	mov	r1, r5
 800bdb2:	f7f4 fe93 	bl	8000adc <__aeabi_dcmplt>
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	f000 808b 	beq.w	800bed2 <_dtoa_r+0x4da>
 800bdbc:	9b03      	ldr	r3, [sp, #12]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	f000 8087 	beq.w	800bed2 <_dtoa_r+0x4da>
 800bdc4:	f1bb 0f00 	cmp.w	fp, #0
 800bdc8:	dd34      	ble.n	800be34 <_dtoa_r+0x43c>
 800bdca:	4620      	mov	r0, r4
 800bdcc:	4b6d      	ldr	r3, [pc, #436]	@ (800bf84 <_dtoa_r+0x58c>)
 800bdce:	2200      	movs	r2, #0
 800bdd0:	4629      	mov	r1, r5
 800bdd2:	f7f4 fc11 	bl	80005f8 <__aeabi_dmul>
 800bdd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bdda:	f107 38ff 	add.w	r8, r7, #4294967295
 800bdde:	3601      	adds	r6, #1
 800bde0:	465c      	mov	r4, fp
 800bde2:	4630      	mov	r0, r6
 800bde4:	f7f4 fb9e 	bl	8000524 <__aeabi_i2d>
 800bde8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdec:	f7f4 fc04 	bl	80005f8 <__aeabi_dmul>
 800bdf0:	4b65      	ldr	r3, [pc, #404]	@ (800bf88 <_dtoa_r+0x590>)
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f7f4 fa4a 	bl	800028c <__adddf3>
 800bdf8:	4605      	mov	r5, r0
 800bdfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bdfe:	2c00      	cmp	r4, #0
 800be00:	d16a      	bne.n	800bed8 <_dtoa_r+0x4e0>
 800be02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be06:	4b61      	ldr	r3, [pc, #388]	@ (800bf8c <_dtoa_r+0x594>)
 800be08:	2200      	movs	r2, #0
 800be0a:	f7f4 fa3d 	bl	8000288 <__aeabi_dsub>
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be16:	462a      	mov	r2, r5
 800be18:	4633      	mov	r3, r6
 800be1a:	f7f4 fe7d 	bl	8000b18 <__aeabi_dcmpgt>
 800be1e:	2800      	cmp	r0, #0
 800be20:	f040 8298 	bne.w	800c354 <_dtoa_r+0x95c>
 800be24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be28:	462a      	mov	r2, r5
 800be2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800be2e:	f7f4 fe55 	bl	8000adc <__aeabi_dcmplt>
 800be32:	bb38      	cbnz	r0, 800be84 <_dtoa_r+0x48c>
 800be34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800be38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800be3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800be3e:	2b00      	cmp	r3, #0
 800be40:	f2c0 8157 	blt.w	800c0f2 <_dtoa_r+0x6fa>
 800be44:	2f0e      	cmp	r7, #14
 800be46:	f300 8154 	bgt.w	800c0f2 <_dtoa_r+0x6fa>
 800be4a:	4b4b      	ldr	r3, [pc, #300]	@ (800bf78 <_dtoa_r+0x580>)
 800be4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800be50:	ed93 7b00 	vldr	d7, [r3]
 800be54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be56:	2b00      	cmp	r3, #0
 800be58:	ed8d 7b00 	vstr	d7, [sp]
 800be5c:	f280 80e5 	bge.w	800c02a <_dtoa_r+0x632>
 800be60:	9b03      	ldr	r3, [sp, #12]
 800be62:	2b00      	cmp	r3, #0
 800be64:	f300 80e1 	bgt.w	800c02a <_dtoa_r+0x632>
 800be68:	d10c      	bne.n	800be84 <_dtoa_r+0x48c>
 800be6a:	4b48      	ldr	r3, [pc, #288]	@ (800bf8c <_dtoa_r+0x594>)
 800be6c:	2200      	movs	r2, #0
 800be6e:	ec51 0b17 	vmov	r0, r1, d7
 800be72:	f7f4 fbc1 	bl	80005f8 <__aeabi_dmul>
 800be76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be7a:	f7f4 fe43 	bl	8000b04 <__aeabi_dcmpge>
 800be7e:	2800      	cmp	r0, #0
 800be80:	f000 8266 	beq.w	800c350 <_dtoa_r+0x958>
 800be84:	2400      	movs	r4, #0
 800be86:	4625      	mov	r5, r4
 800be88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be8a:	4656      	mov	r6, sl
 800be8c:	ea6f 0803 	mvn.w	r8, r3
 800be90:	2700      	movs	r7, #0
 800be92:	4621      	mov	r1, r4
 800be94:	4648      	mov	r0, r9
 800be96:	f000 fcbf 	bl	800c818 <_Bfree>
 800be9a:	2d00      	cmp	r5, #0
 800be9c:	f000 80bd 	beq.w	800c01a <_dtoa_r+0x622>
 800bea0:	b12f      	cbz	r7, 800beae <_dtoa_r+0x4b6>
 800bea2:	42af      	cmp	r7, r5
 800bea4:	d003      	beq.n	800beae <_dtoa_r+0x4b6>
 800bea6:	4639      	mov	r1, r7
 800bea8:	4648      	mov	r0, r9
 800beaa:	f000 fcb5 	bl	800c818 <_Bfree>
 800beae:	4629      	mov	r1, r5
 800beb0:	4648      	mov	r0, r9
 800beb2:	f000 fcb1 	bl	800c818 <_Bfree>
 800beb6:	e0b0      	b.n	800c01a <_dtoa_r+0x622>
 800beb8:	07e2      	lsls	r2, r4, #31
 800beba:	d505      	bpl.n	800bec8 <_dtoa_r+0x4d0>
 800bebc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bec0:	f7f4 fb9a 	bl	80005f8 <__aeabi_dmul>
 800bec4:	3601      	adds	r6, #1
 800bec6:	2301      	movs	r3, #1
 800bec8:	1064      	asrs	r4, r4, #1
 800beca:	3508      	adds	r5, #8
 800becc:	e762      	b.n	800bd94 <_dtoa_r+0x39c>
 800bece:	2602      	movs	r6, #2
 800bed0:	e765      	b.n	800bd9e <_dtoa_r+0x3a6>
 800bed2:	9c03      	ldr	r4, [sp, #12]
 800bed4:	46b8      	mov	r8, r7
 800bed6:	e784      	b.n	800bde2 <_dtoa_r+0x3ea>
 800bed8:	4b27      	ldr	r3, [pc, #156]	@ (800bf78 <_dtoa_r+0x580>)
 800beda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bedc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bee0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bee4:	4454      	add	r4, sl
 800bee6:	2900      	cmp	r1, #0
 800bee8:	d054      	beq.n	800bf94 <_dtoa_r+0x59c>
 800beea:	4929      	ldr	r1, [pc, #164]	@ (800bf90 <_dtoa_r+0x598>)
 800beec:	2000      	movs	r0, #0
 800beee:	f7f4 fcad 	bl	800084c <__aeabi_ddiv>
 800bef2:	4633      	mov	r3, r6
 800bef4:	462a      	mov	r2, r5
 800bef6:	f7f4 f9c7 	bl	8000288 <__aeabi_dsub>
 800befa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800befe:	4656      	mov	r6, sl
 800bf00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf04:	f7f4 fe28 	bl	8000b58 <__aeabi_d2iz>
 800bf08:	4605      	mov	r5, r0
 800bf0a:	f7f4 fb0b 	bl	8000524 <__aeabi_i2d>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	460b      	mov	r3, r1
 800bf12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf16:	f7f4 f9b7 	bl	8000288 <__aeabi_dsub>
 800bf1a:	3530      	adds	r5, #48	@ 0x30
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	460b      	mov	r3, r1
 800bf20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bf24:	f806 5b01 	strb.w	r5, [r6], #1
 800bf28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bf2c:	f7f4 fdd6 	bl	8000adc <__aeabi_dcmplt>
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d172      	bne.n	800c01a <_dtoa_r+0x622>
 800bf34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf38:	4911      	ldr	r1, [pc, #68]	@ (800bf80 <_dtoa_r+0x588>)
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	f7f4 f9a4 	bl	8000288 <__aeabi_dsub>
 800bf40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bf44:	f7f4 fdca 	bl	8000adc <__aeabi_dcmplt>
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	f040 80b4 	bne.w	800c0b6 <_dtoa_r+0x6be>
 800bf4e:	42a6      	cmp	r6, r4
 800bf50:	f43f af70 	beq.w	800be34 <_dtoa_r+0x43c>
 800bf54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bf58:	4b0a      	ldr	r3, [pc, #40]	@ (800bf84 <_dtoa_r+0x58c>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f7f4 fb4c 	bl	80005f8 <__aeabi_dmul>
 800bf60:	4b08      	ldr	r3, [pc, #32]	@ (800bf84 <_dtoa_r+0x58c>)
 800bf62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bf66:	2200      	movs	r2, #0
 800bf68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf6c:	f7f4 fb44 	bl	80005f8 <__aeabi_dmul>
 800bf70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf74:	e7c4      	b.n	800bf00 <_dtoa_r+0x508>
 800bf76:	bf00      	nop
 800bf78:	0800e370 	.word	0x0800e370
 800bf7c:	0800e348 	.word	0x0800e348
 800bf80:	3ff00000 	.word	0x3ff00000
 800bf84:	40240000 	.word	0x40240000
 800bf88:	401c0000 	.word	0x401c0000
 800bf8c:	40140000 	.word	0x40140000
 800bf90:	3fe00000 	.word	0x3fe00000
 800bf94:	4631      	mov	r1, r6
 800bf96:	4628      	mov	r0, r5
 800bf98:	f7f4 fb2e 	bl	80005f8 <__aeabi_dmul>
 800bf9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bfa0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bfa2:	4656      	mov	r6, sl
 800bfa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfa8:	f7f4 fdd6 	bl	8000b58 <__aeabi_d2iz>
 800bfac:	4605      	mov	r5, r0
 800bfae:	f7f4 fab9 	bl	8000524 <__aeabi_i2d>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfba:	f7f4 f965 	bl	8000288 <__aeabi_dsub>
 800bfbe:	3530      	adds	r5, #48	@ 0x30
 800bfc0:	f806 5b01 	strb.w	r5, [r6], #1
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	42a6      	cmp	r6, r4
 800bfca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bfce:	f04f 0200 	mov.w	r2, #0
 800bfd2:	d124      	bne.n	800c01e <_dtoa_r+0x626>
 800bfd4:	4baf      	ldr	r3, [pc, #700]	@ (800c294 <_dtoa_r+0x89c>)
 800bfd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bfda:	f7f4 f957 	bl	800028c <__adddf3>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfe6:	f7f4 fd97 	bl	8000b18 <__aeabi_dcmpgt>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d163      	bne.n	800c0b6 <_dtoa_r+0x6be>
 800bfee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bff2:	49a8      	ldr	r1, [pc, #672]	@ (800c294 <_dtoa_r+0x89c>)
 800bff4:	2000      	movs	r0, #0
 800bff6:	f7f4 f947 	bl	8000288 <__aeabi_dsub>
 800bffa:	4602      	mov	r2, r0
 800bffc:	460b      	mov	r3, r1
 800bffe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c002:	f7f4 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800c006:	2800      	cmp	r0, #0
 800c008:	f43f af14 	beq.w	800be34 <_dtoa_r+0x43c>
 800c00c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c00e:	1e73      	subs	r3, r6, #1
 800c010:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c012:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c016:	2b30      	cmp	r3, #48	@ 0x30
 800c018:	d0f8      	beq.n	800c00c <_dtoa_r+0x614>
 800c01a:	4647      	mov	r7, r8
 800c01c:	e03b      	b.n	800c096 <_dtoa_r+0x69e>
 800c01e:	4b9e      	ldr	r3, [pc, #632]	@ (800c298 <_dtoa_r+0x8a0>)
 800c020:	f7f4 faea 	bl	80005f8 <__aeabi_dmul>
 800c024:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c028:	e7bc      	b.n	800bfa4 <_dtoa_r+0x5ac>
 800c02a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c02e:	4656      	mov	r6, sl
 800c030:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c034:	4620      	mov	r0, r4
 800c036:	4629      	mov	r1, r5
 800c038:	f7f4 fc08 	bl	800084c <__aeabi_ddiv>
 800c03c:	f7f4 fd8c 	bl	8000b58 <__aeabi_d2iz>
 800c040:	4680      	mov	r8, r0
 800c042:	f7f4 fa6f 	bl	8000524 <__aeabi_i2d>
 800c046:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c04a:	f7f4 fad5 	bl	80005f8 <__aeabi_dmul>
 800c04e:	4602      	mov	r2, r0
 800c050:	460b      	mov	r3, r1
 800c052:	4620      	mov	r0, r4
 800c054:	4629      	mov	r1, r5
 800c056:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c05a:	f7f4 f915 	bl	8000288 <__aeabi_dsub>
 800c05e:	f806 4b01 	strb.w	r4, [r6], #1
 800c062:	9d03      	ldr	r5, [sp, #12]
 800c064:	eba6 040a 	sub.w	r4, r6, sl
 800c068:	42a5      	cmp	r5, r4
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	d133      	bne.n	800c0d8 <_dtoa_r+0x6e0>
 800c070:	f7f4 f90c 	bl	800028c <__adddf3>
 800c074:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c078:	4604      	mov	r4, r0
 800c07a:	460d      	mov	r5, r1
 800c07c:	f7f4 fd4c 	bl	8000b18 <__aeabi_dcmpgt>
 800c080:	b9c0      	cbnz	r0, 800c0b4 <_dtoa_r+0x6bc>
 800c082:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c086:	4620      	mov	r0, r4
 800c088:	4629      	mov	r1, r5
 800c08a:	f7f4 fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c08e:	b110      	cbz	r0, 800c096 <_dtoa_r+0x69e>
 800c090:	f018 0f01 	tst.w	r8, #1
 800c094:	d10e      	bne.n	800c0b4 <_dtoa_r+0x6bc>
 800c096:	9902      	ldr	r1, [sp, #8]
 800c098:	4648      	mov	r0, r9
 800c09a:	f000 fbbd 	bl	800c818 <_Bfree>
 800c09e:	2300      	movs	r3, #0
 800c0a0:	7033      	strb	r3, [r6, #0]
 800c0a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c0a4:	3701      	adds	r7, #1
 800c0a6:	601f      	str	r7, [r3, #0]
 800c0a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	f000 824b 	beq.w	800c546 <_dtoa_r+0xb4e>
 800c0b0:	601e      	str	r6, [r3, #0]
 800c0b2:	e248      	b.n	800c546 <_dtoa_r+0xb4e>
 800c0b4:	46b8      	mov	r8, r7
 800c0b6:	4633      	mov	r3, r6
 800c0b8:	461e      	mov	r6, r3
 800c0ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0be:	2a39      	cmp	r2, #57	@ 0x39
 800c0c0:	d106      	bne.n	800c0d0 <_dtoa_r+0x6d8>
 800c0c2:	459a      	cmp	sl, r3
 800c0c4:	d1f8      	bne.n	800c0b8 <_dtoa_r+0x6c0>
 800c0c6:	2230      	movs	r2, #48	@ 0x30
 800c0c8:	f108 0801 	add.w	r8, r8, #1
 800c0cc:	f88a 2000 	strb.w	r2, [sl]
 800c0d0:	781a      	ldrb	r2, [r3, #0]
 800c0d2:	3201      	adds	r2, #1
 800c0d4:	701a      	strb	r2, [r3, #0]
 800c0d6:	e7a0      	b.n	800c01a <_dtoa_r+0x622>
 800c0d8:	4b6f      	ldr	r3, [pc, #444]	@ (800c298 <_dtoa_r+0x8a0>)
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f7f4 fa8c 	bl	80005f8 <__aeabi_dmul>
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	4604      	mov	r4, r0
 800c0e6:	460d      	mov	r5, r1
 800c0e8:	f7f4 fcee 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0ec:	2800      	cmp	r0, #0
 800c0ee:	d09f      	beq.n	800c030 <_dtoa_r+0x638>
 800c0f0:	e7d1      	b.n	800c096 <_dtoa_r+0x69e>
 800c0f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0f4:	2a00      	cmp	r2, #0
 800c0f6:	f000 80ea 	beq.w	800c2ce <_dtoa_r+0x8d6>
 800c0fa:	9a07      	ldr	r2, [sp, #28]
 800c0fc:	2a01      	cmp	r2, #1
 800c0fe:	f300 80cd 	bgt.w	800c29c <_dtoa_r+0x8a4>
 800c102:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c104:	2a00      	cmp	r2, #0
 800c106:	f000 80c1 	beq.w	800c28c <_dtoa_r+0x894>
 800c10a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c10e:	9c08      	ldr	r4, [sp, #32]
 800c110:	9e00      	ldr	r6, [sp, #0]
 800c112:	9a00      	ldr	r2, [sp, #0]
 800c114:	441a      	add	r2, r3
 800c116:	9200      	str	r2, [sp, #0]
 800c118:	9a06      	ldr	r2, [sp, #24]
 800c11a:	2101      	movs	r1, #1
 800c11c:	441a      	add	r2, r3
 800c11e:	4648      	mov	r0, r9
 800c120:	9206      	str	r2, [sp, #24]
 800c122:	f000 fc2d 	bl	800c980 <__i2b>
 800c126:	4605      	mov	r5, r0
 800c128:	b166      	cbz	r6, 800c144 <_dtoa_r+0x74c>
 800c12a:	9b06      	ldr	r3, [sp, #24]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	dd09      	ble.n	800c144 <_dtoa_r+0x74c>
 800c130:	42b3      	cmp	r3, r6
 800c132:	9a00      	ldr	r2, [sp, #0]
 800c134:	bfa8      	it	ge
 800c136:	4633      	movge	r3, r6
 800c138:	1ad2      	subs	r2, r2, r3
 800c13a:	9200      	str	r2, [sp, #0]
 800c13c:	9a06      	ldr	r2, [sp, #24]
 800c13e:	1af6      	subs	r6, r6, r3
 800c140:	1ad3      	subs	r3, r2, r3
 800c142:	9306      	str	r3, [sp, #24]
 800c144:	9b08      	ldr	r3, [sp, #32]
 800c146:	b30b      	cbz	r3, 800c18c <_dtoa_r+0x794>
 800c148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	f000 80c6 	beq.w	800c2dc <_dtoa_r+0x8e4>
 800c150:	2c00      	cmp	r4, #0
 800c152:	f000 80c0 	beq.w	800c2d6 <_dtoa_r+0x8de>
 800c156:	4629      	mov	r1, r5
 800c158:	4622      	mov	r2, r4
 800c15a:	4648      	mov	r0, r9
 800c15c:	f000 fcc8 	bl	800caf0 <__pow5mult>
 800c160:	9a02      	ldr	r2, [sp, #8]
 800c162:	4601      	mov	r1, r0
 800c164:	4605      	mov	r5, r0
 800c166:	4648      	mov	r0, r9
 800c168:	f000 fc20 	bl	800c9ac <__multiply>
 800c16c:	9902      	ldr	r1, [sp, #8]
 800c16e:	4680      	mov	r8, r0
 800c170:	4648      	mov	r0, r9
 800c172:	f000 fb51 	bl	800c818 <_Bfree>
 800c176:	9b08      	ldr	r3, [sp, #32]
 800c178:	1b1b      	subs	r3, r3, r4
 800c17a:	9308      	str	r3, [sp, #32]
 800c17c:	f000 80b1 	beq.w	800c2e2 <_dtoa_r+0x8ea>
 800c180:	9a08      	ldr	r2, [sp, #32]
 800c182:	4641      	mov	r1, r8
 800c184:	4648      	mov	r0, r9
 800c186:	f000 fcb3 	bl	800caf0 <__pow5mult>
 800c18a:	9002      	str	r0, [sp, #8]
 800c18c:	2101      	movs	r1, #1
 800c18e:	4648      	mov	r0, r9
 800c190:	f000 fbf6 	bl	800c980 <__i2b>
 800c194:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c196:	4604      	mov	r4, r0
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f000 81d8 	beq.w	800c54e <_dtoa_r+0xb56>
 800c19e:	461a      	mov	r2, r3
 800c1a0:	4601      	mov	r1, r0
 800c1a2:	4648      	mov	r0, r9
 800c1a4:	f000 fca4 	bl	800caf0 <__pow5mult>
 800c1a8:	9b07      	ldr	r3, [sp, #28]
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	4604      	mov	r4, r0
 800c1ae:	f300 809f 	bgt.w	800c2f0 <_dtoa_r+0x8f8>
 800c1b2:	9b04      	ldr	r3, [sp, #16]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	f040 8097 	bne.w	800c2e8 <_dtoa_r+0x8f0>
 800c1ba:	9b05      	ldr	r3, [sp, #20]
 800c1bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	f040 8093 	bne.w	800c2ec <_dtoa_r+0x8f4>
 800c1c6:	9b05      	ldr	r3, [sp, #20]
 800c1c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c1cc:	0d1b      	lsrs	r3, r3, #20
 800c1ce:	051b      	lsls	r3, r3, #20
 800c1d0:	b133      	cbz	r3, 800c1e0 <_dtoa_r+0x7e8>
 800c1d2:	9b00      	ldr	r3, [sp, #0]
 800c1d4:	3301      	adds	r3, #1
 800c1d6:	9300      	str	r3, [sp, #0]
 800c1d8:	9b06      	ldr	r3, [sp, #24]
 800c1da:	3301      	adds	r3, #1
 800c1dc:	9306      	str	r3, [sp, #24]
 800c1de:	2301      	movs	r3, #1
 800c1e0:	9308      	str	r3, [sp, #32]
 800c1e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	f000 81b8 	beq.w	800c55a <_dtoa_r+0xb62>
 800c1ea:	6923      	ldr	r3, [r4, #16]
 800c1ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c1f0:	6918      	ldr	r0, [r3, #16]
 800c1f2:	f000 fb79 	bl	800c8e8 <__hi0bits>
 800c1f6:	f1c0 0020 	rsb	r0, r0, #32
 800c1fa:	9b06      	ldr	r3, [sp, #24]
 800c1fc:	4418      	add	r0, r3
 800c1fe:	f010 001f 	ands.w	r0, r0, #31
 800c202:	f000 8082 	beq.w	800c30a <_dtoa_r+0x912>
 800c206:	f1c0 0320 	rsb	r3, r0, #32
 800c20a:	2b04      	cmp	r3, #4
 800c20c:	dd73      	ble.n	800c2f6 <_dtoa_r+0x8fe>
 800c20e:	9b00      	ldr	r3, [sp, #0]
 800c210:	f1c0 001c 	rsb	r0, r0, #28
 800c214:	4403      	add	r3, r0
 800c216:	9300      	str	r3, [sp, #0]
 800c218:	9b06      	ldr	r3, [sp, #24]
 800c21a:	4403      	add	r3, r0
 800c21c:	4406      	add	r6, r0
 800c21e:	9306      	str	r3, [sp, #24]
 800c220:	9b00      	ldr	r3, [sp, #0]
 800c222:	2b00      	cmp	r3, #0
 800c224:	dd05      	ble.n	800c232 <_dtoa_r+0x83a>
 800c226:	9902      	ldr	r1, [sp, #8]
 800c228:	461a      	mov	r2, r3
 800c22a:	4648      	mov	r0, r9
 800c22c:	f000 fcba 	bl	800cba4 <__lshift>
 800c230:	9002      	str	r0, [sp, #8]
 800c232:	9b06      	ldr	r3, [sp, #24]
 800c234:	2b00      	cmp	r3, #0
 800c236:	dd05      	ble.n	800c244 <_dtoa_r+0x84c>
 800c238:	4621      	mov	r1, r4
 800c23a:	461a      	mov	r2, r3
 800c23c:	4648      	mov	r0, r9
 800c23e:	f000 fcb1 	bl	800cba4 <__lshift>
 800c242:	4604      	mov	r4, r0
 800c244:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c246:	2b00      	cmp	r3, #0
 800c248:	d061      	beq.n	800c30e <_dtoa_r+0x916>
 800c24a:	9802      	ldr	r0, [sp, #8]
 800c24c:	4621      	mov	r1, r4
 800c24e:	f000 fd15 	bl	800cc7c <__mcmp>
 800c252:	2800      	cmp	r0, #0
 800c254:	da5b      	bge.n	800c30e <_dtoa_r+0x916>
 800c256:	2300      	movs	r3, #0
 800c258:	9902      	ldr	r1, [sp, #8]
 800c25a:	220a      	movs	r2, #10
 800c25c:	4648      	mov	r0, r9
 800c25e:	f000 fafd 	bl	800c85c <__multadd>
 800c262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c264:	9002      	str	r0, [sp, #8]
 800c266:	f107 38ff 	add.w	r8, r7, #4294967295
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	f000 8177 	beq.w	800c55e <_dtoa_r+0xb66>
 800c270:	4629      	mov	r1, r5
 800c272:	2300      	movs	r3, #0
 800c274:	220a      	movs	r2, #10
 800c276:	4648      	mov	r0, r9
 800c278:	f000 faf0 	bl	800c85c <__multadd>
 800c27c:	f1bb 0f00 	cmp.w	fp, #0
 800c280:	4605      	mov	r5, r0
 800c282:	dc6f      	bgt.n	800c364 <_dtoa_r+0x96c>
 800c284:	9b07      	ldr	r3, [sp, #28]
 800c286:	2b02      	cmp	r3, #2
 800c288:	dc49      	bgt.n	800c31e <_dtoa_r+0x926>
 800c28a:	e06b      	b.n	800c364 <_dtoa_r+0x96c>
 800c28c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c28e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c292:	e73c      	b.n	800c10e <_dtoa_r+0x716>
 800c294:	3fe00000 	.word	0x3fe00000
 800c298:	40240000 	.word	0x40240000
 800c29c:	9b03      	ldr	r3, [sp, #12]
 800c29e:	1e5c      	subs	r4, r3, #1
 800c2a0:	9b08      	ldr	r3, [sp, #32]
 800c2a2:	42a3      	cmp	r3, r4
 800c2a4:	db09      	blt.n	800c2ba <_dtoa_r+0x8c2>
 800c2a6:	1b1c      	subs	r4, r3, r4
 800c2a8:	9b03      	ldr	r3, [sp, #12]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f6bf af30 	bge.w	800c110 <_dtoa_r+0x718>
 800c2b0:	9b00      	ldr	r3, [sp, #0]
 800c2b2:	9a03      	ldr	r2, [sp, #12]
 800c2b4:	1a9e      	subs	r6, r3, r2
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	e72b      	b.n	800c112 <_dtoa_r+0x71a>
 800c2ba:	9b08      	ldr	r3, [sp, #32]
 800c2bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2be:	9408      	str	r4, [sp, #32]
 800c2c0:	1ae3      	subs	r3, r4, r3
 800c2c2:	441a      	add	r2, r3
 800c2c4:	9e00      	ldr	r6, [sp, #0]
 800c2c6:	9b03      	ldr	r3, [sp, #12]
 800c2c8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c2ca:	2400      	movs	r4, #0
 800c2cc:	e721      	b.n	800c112 <_dtoa_r+0x71a>
 800c2ce:	9c08      	ldr	r4, [sp, #32]
 800c2d0:	9e00      	ldr	r6, [sp, #0]
 800c2d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c2d4:	e728      	b.n	800c128 <_dtoa_r+0x730>
 800c2d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c2da:	e751      	b.n	800c180 <_dtoa_r+0x788>
 800c2dc:	9a08      	ldr	r2, [sp, #32]
 800c2de:	9902      	ldr	r1, [sp, #8]
 800c2e0:	e750      	b.n	800c184 <_dtoa_r+0x78c>
 800c2e2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c2e6:	e751      	b.n	800c18c <_dtoa_r+0x794>
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	e779      	b.n	800c1e0 <_dtoa_r+0x7e8>
 800c2ec:	9b04      	ldr	r3, [sp, #16]
 800c2ee:	e777      	b.n	800c1e0 <_dtoa_r+0x7e8>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	9308      	str	r3, [sp, #32]
 800c2f4:	e779      	b.n	800c1ea <_dtoa_r+0x7f2>
 800c2f6:	d093      	beq.n	800c220 <_dtoa_r+0x828>
 800c2f8:	9a00      	ldr	r2, [sp, #0]
 800c2fa:	331c      	adds	r3, #28
 800c2fc:	441a      	add	r2, r3
 800c2fe:	9200      	str	r2, [sp, #0]
 800c300:	9a06      	ldr	r2, [sp, #24]
 800c302:	441a      	add	r2, r3
 800c304:	441e      	add	r6, r3
 800c306:	9206      	str	r2, [sp, #24]
 800c308:	e78a      	b.n	800c220 <_dtoa_r+0x828>
 800c30a:	4603      	mov	r3, r0
 800c30c:	e7f4      	b.n	800c2f8 <_dtoa_r+0x900>
 800c30e:	9b03      	ldr	r3, [sp, #12]
 800c310:	2b00      	cmp	r3, #0
 800c312:	46b8      	mov	r8, r7
 800c314:	dc20      	bgt.n	800c358 <_dtoa_r+0x960>
 800c316:	469b      	mov	fp, r3
 800c318:	9b07      	ldr	r3, [sp, #28]
 800c31a:	2b02      	cmp	r3, #2
 800c31c:	dd1e      	ble.n	800c35c <_dtoa_r+0x964>
 800c31e:	f1bb 0f00 	cmp.w	fp, #0
 800c322:	f47f adb1 	bne.w	800be88 <_dtoa_r+0x490>
 800c326:	4621      	mov	r1, r4
 800c328:	465b      	mov	r3, fp
 800c32a:	2205      	movs	r2, #5
 800c32c:	4648      	mov	r0, r9
 800c32e:	f000 fa95 	bl	800c85c <__multadd>
 800c332:	4601      	mov	r1, r0
 800c334:	4604      	mov	r4, r0
 800c336:	9802      	ldr	r0, [sp, #8]
 800c338:	f000 fca0 	bl	800cc7c <__mcmp>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	f77f ada3 	ble.w	800be88 <_dtoa_r+0x490>
 800c342:	4656      	mov	r6, sl
 800c344:	2331      	movs	r3, #49	@ 0x31
 800c346:	f806 3b01 	strb.w	r3, [r6], #1
 800c34a:	f108 0801 	add.w	r8, r8, #1
 800c34e:	e59f      	b.n	800be90 <_dtoa_r+0x498>
 800c350:	9c03      	ldr	r4, [sp, #12]
 800c352:	46b8      	mov	r8, r7
 800c354:	4625      	mov	r5, r4
 800c356:	e7f4      	b.n	800c342 <_dtoa_r+0x94a>
 800c358:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c35c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c35e:	2b00      	cmp	r3, #0
 800c360:	f000 8101 	beq.w	800c566 <_dtoa_r+0xb6e>
 800c364:	2e00      	cmp	r6, #0
 800c366:	dd05      	ble.n	800c374 <_dtoa_r+0x97c>
 800c368:	4629      	mov	r1, r5
 800c36a:	4632      	mov	r2, r6
 800c36c:	4648      	mov	r0, r9
 800c36e:	f000 fc19 	bl	800cba4 <__lshift>
 800c372:	4605      	mov	r5, r0
 800c374:	9b08      	ldr	r3, [sp, #32]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d05c      	beq.n	800c434 <_dtoa_r+0xa3c>
 800c37a:	6869      	ldr	r1, [r5, #4]
 800c37c:	4648      	mov	r0, r9
 800c37e:	f000 fa0b 	bl	800c798 <_Balloc>
 800c382:	4606      	mov	r6, r0
 800c384:	b928      	cbnz	r0, 800c392 <_dtoa_r+0x99a>
 800c386:	4b82      	ldr	r3, [pc, #520]	@ (800c590 <_dtoa_r+0xb98>)
 800c388:	4602      	mov	r2, r0
 800c38a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c38e:	f7ff bb4a 	b.w	800ba26 <_dtoa_r+0x2e>
 800c392:	692a      	ldr	r2, [r5, #16]
 800c394:	3202      	adds	r2, #2
 800c396:	0092      	lsls	r2, r2, #2
 800c398:	f105 010c 	add.w	r1, r5, #12
 800c39c:	300c      	adds	r0, #12
 800c39e:	f001 f82b 	bl	800d3f8 <memcpy>
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	4631      	mov	r1, r6
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	f000 fbfc 	bl	800cba4 <__lshift>
 800c3ac:	f10a 0301 	add.w	r3, sl, #1
 800c3b0:	9300      	str	r3, [sp, #0]
 800c3b2:	eb0a 030b 	add.w	r3, sl, fp
 800c3b6:	9308      	str	r3, [sp, #32]
 800c3b8:	9b04      	ldr	r3, [sp, #16]
 800c3ba:	f003 0301 	and.w	r3, r3, #1
 800c3be:	462f      	mov	r7, r5
 800c3c0:	9306      	str	r3, [sp, #24]
 800c3c2:	4605      	mov	r5, r0
 800c3c4:	9b00      	ldr	r3, [sp, #0]
 800c3c6:	9802      	ldr	r0, [sp, #8]
 800c3c8:	4621      	mov	r1, r4
 800c3ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800c3ce:	f7ff fa88 	bl	800b8e2 <quorem>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	3330      	adds	r3, #48	@ 0x30
 800c3d6:	9003      	str	r0, [sp, #12]
 800c3d8:	4639      	mov	r1, r7
 800c3da:	9802      	ldr	r0, [sp, #8]
 800c3dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3de:	f000 fc4d 	bl	800cc7c <__mcmp>
 800c3e2:	462a      	mov	r2, r5
 800c3e4:	9004      	str	r0, [sp, #16]
 800c3e6:	4621      	mov	r1, r4
 800c3e8:	4648      	mov	r0, r9
 800c3ea:	f000 fc63 	bl	800ccb4 <__mdiff>
 800c3ee:	68c2      	ldr	r2, [r0, #12]
 800c3f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3f2:	4606      	mov	r6, r0
 800c3f4:	bb02      	cbnz	r2, 800c438 <_dtoa_r+0xa40>
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	9802      	ldr	r0, [sp, #8]
 800c3fa:	f000 fc3f 	bl	800cc7c <__mcmp>
 800c3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c400:	4602      	mov	r2, r0
 800c402:	4631      	mov	r1, r6
 800c404:	4648      	mov	r0, r9
 800c406:	920c      	str	r2, [sp, #48]	@ 0x30
 800c408:	9309      	str	r3, [sp, #36]	@ 0x24
 800c40a:	f000 fa05 	bl	800c818 <_Bfree>
 800c40e:	9b07      	ldr	r3, [sp, #28]
 800c410:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c412:	9e00      	ldr	r6, [sp, #0]
 800c414:	ea42 0103 	orr.w	r1, r2, r3
 800c418:	9b06      	ldr	r3, [sp, #24]
 800c41a:	4319      	orrs	r1, r3
 800c41c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c41e:	d10d      	bne.n	800c43c <_dtoa_r+0xa44>
 800c420:	2b39      	cmp	r3, #57	@ 0x39
 800c422:	d027      	beq.n	800c474 <_dtoa_r+0xa7c>
 800c424:	9a04      	ldr	r2, [sp, #16]
 800c426:	2a00      	cmp	r2, #0
 800c428:	dd01      	ble.n	800c42e <_dtoa_r+0xa36>
 800c42a:	9b03      	ldr	r3, [sp, #12]
 800c42c:	3331      	adds	r3, #49	@ 0x31
 800c42e:	f88b 3000 	strb.w	r3, [fp]
 800c432:	e52e      	b.n	800be92 <_dtoa_r+0x49a>
 800c434:	4628      	mov	r0, r5
 800c436:	e7b9      	b.n	800c3ac <_dtoa_r+0x9b4>
 800c438:	2201      	movs	r2, #1
 800c43a:	e7e2      	b.n	800c402 <_dtoa_r+0xa0a>
 800c43c:	9904      	ldr	r1, [sp, #16]
 800c43e:	2900      	cmp	r1, #0
 800c440:	db04      	blt.n	800c44c <_dtoa_r+0xa54>
 800c442:	9807      	ldr	r0, [sp, #28]
 800c444:	4301      	orrs	r1, r0
 800c446:	9806      	ldr	r0, [sp, #24]
 800c448:	4301      	orrs	r1, r0
 800c44a:	d120      	bne.n	800c48e <_dtoa_r+0xa96>
 800c44c:	2a00      	cmp	r2, #0
 800c44e:	ddee      	ble.n	800c42e <_dtoa_r+0xa36>
 800c450:	9902      	ldr	r1, [sp, #8]
 800c452:	9300      	str	r3, [sp, #0]
 800c454:	2201      	movs	r2, #1
 800c456:	4648      	mov	r0, r9
 800c458:	f000 fba4 	bl	800cba4 <__lshift>
 800c45c:	4621      	mov	r1, r4
 800c45e:	9002      	str	r0, [sp, #8]
 800c460:	f000 fc0c 	bl	800cc7c <__mcmp>
 800c464:	2800      	cmp	r0, #0
 800c466:	9b00      	ldr	r3, [sp, #0]
 800c468:	dc02      	bgt.n	800c470 <_dtoa_r+0xa78>
 800c46a:	d1e0      	bne.n	800c42e <_dtoa_r+0xa36>
 800c46c:	07da      	lsls	r2, r3, #31
 800c46e:	d5de      	bpl.n	800c42e <_dtoa_r+0xa36>
 800c470:	2b39      	cmp	r3, #57	@ 0x39
 800c472:	d1da      	bne.n	800c42a <_dtoa_r+0xa32>
 800c474:	2339      	movs	r3, #57	@ 0x39
 800c476:	f88b 3000 	strb.w	r3, [fp]
 800c47a:	4633      	mov	r3, r6
 800c47c:	461e      	mov	r6, r3
 800c47e:	3b01      	subs	r3, #1
 800c480:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c484:	2a39      	cmp	r2, #57	@ 0x39
 800c486:	d04e      	beq.n	800c526 <_dtoa_r+0xb2e>
 800c488:	3201      	adds	r2, #1
 800c48a:	701a      	strb	r2, [r3, #0]
 800c48c:	e501      	b.n	800be92 <_dtoa_r+0x49a>
 800c48e:	2a00      	cmp	r2, #0
 800c490:	dd03      	ble.n	800c49a <_dtoa_r+0xaa2>
 800c492:	2b39      	cmp	r3, #57	@ 0x39
 800c494:	d0ee      	beq.n	800c474 <_dtoa_r+0xa7c>
 800c496:	3301      	adds	r3, #1
 800c498:	e7c9      	b.n	800c42e <_dtoa_r+0xa36>
 800c49a:	9a00      	ldr	r2, [sp, #0]
 800c49c:	9908      	ldr	r1, [sp, #32]
 800c49e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c4a2:	428a      	cmp	r2, r1
 800c4a4:	d028      	beq.n	800c4f8 <_dtoa_r+0xb00>
 800c4a6:	9902      	ldr	r1, [sp, #8]
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	220a      	movs	r2, #10
 800c4ac:	4648      	mov	r0, r9
 800c4ae:	f000 f9d5 	bl	800c85c <__multadd>
 800c4b2:	42af      	cmp	r7, r5
 800c4b4:	9002      	str	r0, [sp, #8]
 800c4b6:	f04f 0300 	mov.w	r3, #0
 800c4ba:	f04f 020a 	mov.w	r2, #10
 800c4be:	4639      	mov	r1, r7
 800c4c0:	4648      	mov	r0, r9
 800c4c2:	d107      	bne.n	800c4d4 <_dtoa_r+0xadc>
 800c4c4:	f000 f9ca 	bl	800c85c <__multadd>
 800c4c8:	4607      	mov	r7, r0
 800c4ca:	4605      	mov	r5, r0
 800c4cc:	9b00      	ldr	r3, [sp, #0]
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	9300      	str	r3, [sp, #0]
 800c4d2:	e777      	b.n	800c3c4 <_dtoa_r+0x9cc>
 800c4d4:	f000 f9c2 	bl	800c85c <__multadd>
 800c4d8:	4629      	mov	r1, r5
 800c4da:	4607      	mov	r7, r0
 800c4dc:	2300      	movs	r3, #0
 800c4de:	220a      	movs	r2, #10
 800c4e0:	4648      	mov	r0, r9
 800c4e2:	f000 f9bb 	bl	800c85c <__multadd>
 800c4e6:	4605      	mov	r5, r0
 800c4e8:	e7f0      	b.n	800c4cc <_dtoa_r+0xad4>
 800c4ea:	f1bb 0f00 	cmp.w	fp, #0
 800c4ee:	bfcc      	ite	gt
 800c4f0:	465e      	movgt	r6, fp
 800c4f2:	2601      	movle	r6, #1
 800c4f4:	4456      	add	r6, sl
 800c4f6:	2700      	movs	r7, #0
 800c4f8:	9902      	ldr	r1, [sp, #8]
 800c4fa:	9300      	str	r3, [sp, #0]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	4648      	mov	r0, r9
 800c500:	f000 fb50 	bl	800cba4 <__lshift>
 800c504:	4621      	mov	r1, r4
 800c506:	9002      	str	r0, [sp, #8]
 800c508:	f000 fbb8 	bl	800cc7c <__mcmp>
 800c50c:	2800      	cmp	r0, #0
 800c50e:	dcb4      	bgt.n	800c47a <_dtoa_r+0xa82>
 800c510:	d102      	bne.n	800c518 <_dtoa_r+0xb20>
 800c512:	9b00      	ldr	r3, [sp, #0]
 800c514:	07db      	lsls	r3, r3, #31
 800c516:	d4b0      	bmi.n	800c47a <_dtoa_r+0xa82>
 800c518:	4633      	mov	r3, r6
 800c51a:	461e      	mov	r6, r3
 800c51c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c520:	2a30      	cmp	r2, #48	@ 0x30
 800c522:	d0fa      	beq.n	800c51a <_dtoa_r+0xb22>
 800c524:	e4b5      	b.n	800be92 <_dtoa_r+0x49a>
 800c526:	459a      	cmp	sl, r3
 800c528:	d1a8      	bne.n	800c47c <_dtoa_r+0xa84>
 800c52a:	2331      	movs	r3, #49	@ 0x31
 800c52c:	f108 0801 	add.w	r8, r8, #1
 800c530:	f88a 3000 	strb.w	r3, [sl]
 800c534:	e4ad      	b.n	800be92 <_dtoa_r+0x49a>
 800c536:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c538:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c594 <_dtoa_r+0xb9c>
 800c53c:	b11b      	cbz	r3, 800c546 <_dtoa_r+0xb4e>
 800c53e:	f10a 0308 	add.w	r3, sl, #8
 800c542:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c544:	6013      	str	r3, [r2, #0]
 800c546:	4650      	mov	r0, sl
 800c548:	b017      	add	sp, #92	@ 0x5c
 800c54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c54e:	9b07      	ldr	r3, [sp, #28]
 800c550:	2b01      	cmp	r3, #1
 800c552:	f77f ae2e 	ble.w	800c1b2 <_dtoa_r+0x7ba>
 800c556:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c558:	9308      	str	r3, [sp, #32]
 800c55a:	2001      	movs	r0, #1
 800c55c:	e64d      	b.n	800c1fa <_dtoa_r+0x802>
 800c55e:	f1bb 0f00 	cmp.w	fp, #0
 800c562:	f77f aed9 	ble.w	800c318 <_dtoa_r+0x920>
 800c566:	4656      	mov	r6, sl
 800c568:	9802      	ldr	r0, [sp, #8]
 800c56a:	4621      	mov	r1, r4
 800c56c:	f7ff f9b9 	bl	800b8e2 <quorem>
 800c570:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c574:	f806 3b01 	strb.w	r3, [r6], #1
 800c578:	eba6 020a 	sub.w	r2, r6, sl
 800c57c:	4593      	cmp	fp, r2
 800c57e:	ddb4      	ble.n	800c4ea <_dtoa_r+0xaf2>
 800c580:	9902      	ldr	r1, [sp, #8]
 800c582:	2300      	movs	r3, #0
 800c584:	220a      	movs	r2, #10
 800c586:	4648      	mov	r0, r9
 800c588:	f000 f968 	bl	800c85c <__multadd>
 800c58c:	9002      	str	r0, [sp, #8]
 800c58e:	e7eb      	b.n	800c568 <_dtoa_r+0xb70>
 800c590:	0800e274 	.word	0x0800e274
 800c594:	0800e1f8 	.word	0x0800e1f8

0800c598 <_free_r>:
 800c598:	b538      	push	{r3, r4, r5, lr}
 800c59a:	4605      	mov	r5, r0
 800c59c:	2900      	cmp	r1, #0
 800c59e:	d041      	beq.n	800c624 <_free_r+0x8c>
 800c5a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5a4:	1f0c      	subs	r4, r1, #4
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	bfb8      	it	lt
 800c5aa:	18e4      	addlt	r4, r4, r3
 800c5ac:	f000 f8e8 	bl	800c780 <__malloc_lock>
 800c5b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c628 <_free_r+0x90>)
 800c5b2:	6813      	ldr	r3, [r2, #0]
 800c5b4:	b933      	cbnz	r3, 800c5c4 <_free_r+0x2c>
 800c5b6:	6063      	str	r3, [r4, #4]
 800c5b8:	6014      	str	r4, [r2, #0]
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5c0:	f000 b8e4 	b.w	800c78c <__malloc_unlock>
 800c5c4:	42a3      	cmp	r3, r4
 800c5c6:	d908      	bls.n	800c5da <_free_r+0x42>
 800c5c8:	6820      	ldr	r0, [r4, #0]
 800c5ca:	1821      	adds	r1, r4, r0
 800c5cc:	428b      	cmp	r3, r1
 800c5ce:	bf01      	itttt	eq
 800c5d0:	6819      	ldreq	r1, [r3, #0]
 800c5d2:	685b      	ldreq	r3, [r3, #4]
 800c5d4:	1809      	addeq	r1, r1, r0
 800c5d6:	6021      	streq	r1, [r4, #0]
 800c5d8:	e7ed      	b.n	800c5b6 <_free_r+0x1e>
 800c5da:	461a      	mov	r2, r3
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	b10b      	cbz	r3, 800c5e4 <_free_r+0x4c>
 800c5e0:	42a3      	cmp	r3, r4
 800c5e2:	d9fa      	bls.n	800c5da <_free_r+0x42>
 800c5e4:	6811      	ldr	r1, [r2, #0]
 800c5e6:	1850      	adds	r0, r2, r1
 800c5e8:	42a0      	cmp	r0, r4
 800c5ea:	d10b      	bne.n	800c604 <_free_r+0x6c>
 800c5ec:	6820      	ldr	r0, [r4, #0]
 800c5ee:	4401      	add	r1, r0
 800c5f0:	1850      	adds	r0, r2, r1
 800c5f2:	4283      	cmp	r3, r0
 800c5f4:	6011      	str	r1, [r2, #0]
 800c5f6:	d1e0      	bne.n	800c5ba <_free_r+0x22>
 800c5f8:	6818      	ldr	r0, [r3, #0]
 800c5fa:	685b      	ldr	r3, [r3, #4]
 800c5fc:	6053      	str	r3, [r2, #4]
 800c5fe:	4408      	add	r0, r1
 800c600:	6010      	str	r0, [r2, #0]
 800c602:	e7da      	b.n	800c5ba <_free_r+0x22>
 800c604:	d902      	bls.n	800c60c <_free_r+0x74>
 800c606:	230c      	movs	r3, #12
 800c608:	602b      	str	r3, [r5, #0]
 800c60a:	e7d6      	b.n	800c5ba <_free_r+0x22>
 800c60c:	6820      	ldr	r0, [r4, #0]
 800c60e:	1821      	adds	r1, r4, r0
 800c610:	428b      	cmp	r3, r1
 800c612:	bf04      	itt	eq
 800c614:	6819      	ldreq	r1, [r3, #0]
 800c616:	685b      	ldreq	r3, [r3, #4]
 800c618:	6063      	str	r3, [r4, #4]
 800c61a:	bf04      	itt	eq
 800c61c:	1809      	addeq	r1, r1, r0
 800c61e:	6021      	streq	r1, [r4, #0]
 800c620:	6054      	str	r4, [r2, #4]
 800c622:	e7ca      	b.n	800c5ba <_free_r+0x22>
 800c624:	bd38      	pop	{r3, r4, r5, pc}
 800c626:	bf00      	nop
 800c628:	20002270 	.word	0x20002270

0800c62c <malloc>:
 800c62c:	4b02      	ldr	r3, [pc, #8]	@ (800c638 <malloc+0xc>)
 800c62e:	4601      	mov	r1, r0
 800c630:	6818      	ldr	r0, [r3, #0]
 800c632:	f000 b825 	b.w	800c680 <_malloc_r>
 800c636:	bf00      	nop
 800c638:	2000012c 	.word	0x2000012c

0800c63c <sbrk_aligned>:
 800c63c:	b570      	push	{r4, r5, r6, lr}
 800c63e:	4e0f      	ldr	r6, [pc, #60]	@ (800c67c <sbrk_aligned+0x40>)
 800c640:	460c      	mov	r4, r1
 800c642:	6831      	ldr	r1, [r6, #0]
 800c644:	4605      	mov	r5, r0
 800c646:	b911      	cbnz	r1, 800c64e <sbrk_aligned+0x12>
 800c648:	f000 fec6 	bl	800d3d8 <_sbrk_r>
 800c64c:	6030      	str	r0, [r6, #0]
 800c64e:	4621      	mov	r1, r4
 800c650:	4628      	mov	r0, r5
 800c652:	f000 fec1 	bl	800d3d8 <_sbrk_r>
 800c656:	1c43      	adds	r3, r0, #1
 800c658:	d103      	bne.n	800c662 <sbrk_aligned+0x26>
 800c65a:	f04f 34ff 	mov.w	r4, #4294967295
 800c65e:	4620      	mov	r0, r4
 800c660:	bd70      	pop	{r4, r5, r6, pc}
 800c662:	1cc4      	adds	r4, r0, #3
 800c664:	f024 0403 	bic.w	r4, r4, #3
 800c668:	42a0      	cmp	r0, r4
 800c66a:	d0f8      	beq.n	800c65e <sbrk_aligned+0x22>
 800c66c:	1a21      	subs	r1, r4, r0
 800c66e:	4628      	mov	r0, r5
 800c670:	f000 feb2 	bl	800d3d8 <_sbrk_r>
 800c674:	3001      	adds	r0, #1
 800c676:	d1f2      	bne.n	800c65e <sbrk_aligned+0x22>
 800c678:	e7ef      	b.n	800c65a <sbrk_aligned+0x1e>
 800c67a:	bf00      	nop
 800c67c:	2000226c 	.word	0x2000226c

0800c680 <_malloc_r>:
 800c680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c684:	1ccd      	adds	r5, r1, #3
 800c686:	f025 0503 	bic.w	r5, r5, #3
 800c68a:	3508      	adds	r5, #8
 800c68c:	2d0c      	cmp	r5, #12
 800c68e:	bf38      	it	cc
 800c690:	250c      	movcc	r5, #12
 800c692:	2d00      	cmp	r5, #0
 800c694:	4606      	mov	r6, r0
 800c696:	db01      	blt.n	800c69c <_malloc_r+0x1c>
 800c698:	42a9      	cmp	r1, r5
 800c69a:	d904      	bls.n	800c6a6 <_malloc_r+0x26>
 800c69c:	230c      	movs	r3, #12
 800c69e:	6033      	str	r3, [r6, #0]
 800c6a0:	2000      	movs	r0, #0
 800c6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c77c <_malloc_r+0xfc>
 800c6aa:	f000 f869 	bl	800c780 <__malloc_lock>
 800c6ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c6b2:	461c      	mov	r4, r3
 800c6b4:	bb44      	cbnz	r4, 800c708 <_malloc_r+0x88>
 800c6b6:	4629      	mov	r1, r5
 800c6b8:	4630      	mov	r0, r6
 800c6ba:	f7ff ffbf 	bl	800c63c <sbrk_aligned>
 800c6be:	1c43      	adds	r3, r0, #1
 800c6c0:	4604      	mov	r4, r0
 800c6c2:	d158      	bne.n	800c776 <_malloc_r+0xf6>
 800c6c4:	f8d8 4000 	ldr.w	r4, [r8]
 800c6c8:	4627      	mov	r7, r4
 800c6ca:	2f00      	cmp	r7, #0
 800c6cc:	d143      	bne.n	800c756 <_malloc_r+0xd6>
 800c6ce:	2c00      	cmp	r4, #0
 800c6d0:	d04b      	beq.n	800c76a <_malloc_r+0xea>
 800c6d2:	6823      	ldr	r3, [r4, #0]
 800c6d4:	4639      	mov	r1, r7
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	eb04 0903 	add.w	r9, r4, r3
 800c6dc:	f000 fe7c 	bl	800d3d8 <_sbrk_r>
 800c6e0:	4581      	cmp	r9, r0
 800c6e2:	d142      	bne.n	800c76a <_malloc_r+0xea>
 800c6e4:	6821      	ldr	r1, [r4, #0]
 800c6e6:	1a6d      	subs	r5, r5, r1
 800c6e8:	4629      	mov	r1, r5
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7ff ffa6 	bl	800c63c <sbrk_aligned>
 800c6f0:	3001      	adds	r0, #1
 800c6f2:	d03a      	beq.n	800c76a <_malloc_r+0xea>
 800c6f4:	6823      	ldr	r3, [r4, #0]
 800c6f6:	442b      	add	r3, r5
 800c6f8:	6023      	str	r3, [r4, #0]
 800c6fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c6fe:	685a      	ldr	r2, [r3, #4]
 800c700:	bb62      	cbnz	r2, 800c75c <_malloc_r+0xdc>
 800c702:	f8c8 7000 	str.w	r7, [r8]
 800c706:	e00f      	b.n	800c728 <_malloc_r+0xa8>
 800c708:	6822      	ldr	r2, [r4, #0]
 800c70a:	1b52      	subs	r2, r2, r5
 800c70c:	d420      	bmi.n	800c750 <_malloc_r+0xd0>
 800c70e:	2a0b      	cmp	r2, #11
 800c710:	d917      	bls.n	800c742 <_malloc_r+0xc2>
 800c712:	1961      	adds	r1, r4, r5
 800c714:	42a3      	cmp	r3, r4
 800c716:	6025      	str	r5, [r4, #0]
 800c718:	bf18      	it	ne
 800c71a:	6059      	strne	r1, [r3, #4]
 800c71c:	6863      	ldr	r3, [r4, #4]
 800c71e:	bf08      	it	eq
 800c720:	f8c8 1000 	streq.w	r1, [r8]
 800c724:	5162      	str	r2, [r4, r5]
 800c726:	604b      	str	r3, [r1, #4]
 800c728:	4630      	mov	r0, r6
 800c72a:	f000 f82f 	bl	800c78c <__malloc_unlock>
 800c72e:	f104 000b 	add.w	r0, r4, #11
 800c732:	1d23      	adds	r3, r4, #4
 800c734:	f020 0007 	bic.w	r0, r0, #7
 800c738:	1ac2      	subs	r2, r0, r3
 800c73a:	bf1c      	itt	ne
 800c73c:	1a1b      	subne	r3, r3, r0
 800c73e:	50a3      	strne	r3, [r4, r2]
 800c740:	e7af      	b.n	800c6a2 <_malloc_r+0x22>
 800c742:	6862      	ldr	r2, [r4, #4]
 800c744:	42a3      	cmp	r3, r4
 800c746:	bf0c      	ite	eq
 800c748:	f8c8 2000 	streq.w	r2, [r8]
 800c74c:	605a      	strne	r2, [r3, #4]
 800c74e:	e7eb      	b.n	800c728 <_malloc_r+0xa8>
 800c750:	4623      	mov	r3, r4
 800c752:	6864      	ldr	r4, [r4, #4]
 800c754:	e7ae      	b.n	800c6b4 <_malloc_r+0x34>
 800c756:	463c      	mov	r4, r7
 800c758:	687f      	ldr	r7, [r7, #4]
 800c75a:	e7b6      	b.n	800c6ca <_malloc_r+0x4a>
 800c75c:	461a      	mov	r2, r3
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	42a3      	cmp	r3, r4
 800c762:	d1fb      	bne.n	800c75c <_malloc_r+0xdc>
 800c764:	2300      	movs	r3, #0
 800c766:	6053      	str	r3, [r2, #4]
 800c768:	e7de      	b.n	800c728 <_malloc_r+0xa8>
 800c76a:	230c      	movs	r3, #12
 800c76c:	6033      	str	r3, [r6, #0]
 800c76e:	4630      	mov	r0, r6
 800c770:	f000 f80c 	bl	800c78c <__malloc_unlock>
 800c774:	e794      	b.n	800c6a0 <_malloc_r+0x20>
 800c776:	6005      	str	r5, [r0, #0]
 800c778:	e7d6      	b.n	800c728 <_malloc_r+0xa8>
 800c77a:	bf00      	nop
 800c77c:	20002270 	.word	0x20002270

0800c780 <__malloc_lock>:
 800c780:	4801      	ldr	r0, [pc, #4]	@ (800c788 <__malloc_lock+0x8>)
 800c782:	f7ff b8ac 	b.w	800b8de <__retarget_lock_acquire_recursive>
 800c786:	bf00      	nop
 800c788:	20002268 	.word	0x20002268

0800c78c <__malloc_unlock>:
 800c78c:	4801      	ldr	r0, [pc, #4]	@ (800c794 <__malloc_unlock+0x8>)
 800c78e:	f7ff b8a7 	b.w	800b8e0 <__retarget_lock_release_recursive>
 800c792:	bf00      	nop
 800c794:	20002268 	.word	0x20002268

0800c798 <_Balloc>:
 800c798:	b570      	push	{r4, r5, r6, lr}
 800c79a:	69c6      	ldr	r6, [r0, #28]
 800c79c:	4604      	mov	r4, r0
 800c79e:	460d      	mov	r5, r1
 800c7a0:	b976      	cbnz	r6, 800c7c0 <_Balloc+0x28>
 800c7a2:	2010      	movs	r0, #16
 800c7a4:	f7ff ff42 	bl	800c62c <malloc>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	61e0      	str	r0, [r4, #28]
 800c7ac:	b920      	cbnz	r0, 800c7b8 <_Balloc+0x20>
 800c7ae:	4b18      	ldr	r3, [pc, #96]	@ (800c810 <_Balloc+0x78>)
 800c7b0:	4818      	ldr	r0, [pc, #96]	@ (800c814 <_Balloc+0x7c>)
 800c7b2:	216b      	movs	r1, #107	@ 0x6b
 800c7b4:	f000 fe2e 	bl	800d414 <__assert_func>
 800c7b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7bc:	6006      	str	r6, [r0, #0]
 800c7be:	60c6      	str	r6, [r0, #12]
 800c7c0:	69e6      	ldr	r6, [r4, #28]
 800c7c2:	68f3      	ldr	r3, [r6, #12]
 800c7c4:	b183      	cbz	r3, 800c7e8 <_Balloc+0x50>
 800c7c6:	69e3      	ldr	r3, [r4, #28]
 800c7c8:	68db      	ldr	r3, [r3, #12]
 800c7ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c7ce:	b9b8      	cbnz	r0, 800c800 <_Balloc+0x68>
 800c7d0:	2101      	movs	r1, #1
 800c7d2:	fa01 f605 	lsl.w	r6, r1, r5
 800c7d6:	1d72      	adds	r2, r6, #5
 800c7d8:	0092      	lsls	r2, r2, #2
 800c7da:	4620      	mov	r0, r4
 800c7dc:	f000 fe38 	bl	800d450 <_calloc_r>
 800c7e0:	b160      	cbz	r0, 800c7fc <_Balloc+0x64>
 800c7e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c7e6:	e00e      	b.n	800c806 <_Balloc+0x6e>
 800c7e8:	2221      	movs	r2, #33	@ 0x21
 800c7ea:	2104      	movs	r1, #4
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	f000 fe2f 	bl	800d450 <_calloc_r>
 800c7f2:	69e3      	ldr	r3, [r4, #28]
 800c7f4:	60f0      	str	r0, [r6, #12]
 800c7f6:	68db      	ldr	r3, [r3, #12]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d1e4      	bne.n	800c7c6 <_Balloc+0x2e>
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	bd70      	pop	{r4, r5, r6, pc}
 800c800:	6802      	ldr	r2, [r0, #0]
 800c802:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c806:	2300      	movs	r3, #0
 800c808:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c80c:	e7f7      	b.n	800c7fe <_Balloc+0x66>
 800c80e:	bf00      	nop
 800c810:	0800e205 	.word	0x0800e205
 800c814:	0800e285 	.word	0x0800e285

0800c818 <_Bfree>:
 800c818:	b570      	push	{r4, r5, r6, lr}
 800c81a:	69c6      	ldr	r6, [r0, #28]
 800c81c:	4605      	mov	r5, r0
 800c81e:	460c      	mov	r4, r1
 800c820:	b976      	cbnz	r6, 800c840 <_Bfree+0x28>
 800c822:	2010      	movs	r0, #16
 800c824:	f7ff ff02 	bl	800c62c <malloc>
 800c828:	4602      	mov	r2, r0
 800c82a:	61e8      	str	r0, [r5, #28]
 800c82c:	b920      	cbnz	r0, 800c838 <_Bfree+0x20>
 800c82e:	4b09      	ldr	r3, [pc, #36]	@ (800c854 <_Bfree+0x3c>)
 800c830:	4809      	ldr	r0, [pc, #36]	@ (800c858 <_Bfree+0x40>)
 800c832:	218f      	movs	r1, #143	@ 0x8f
 800c834:	f000 fdee 	bl	800d414 <__assert_func>
 800c838:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c83c:	6006      	str	r6, [r0, #0]
 800c83e:	60c6      	str	r6, [r0, #12]
 800c840:	b13c      	cbz	r4, 800c852 <_Bfree+0x3a>
 800c842:	69eb      	ldr	r3, [r5, #28]
 800c844:	6862      	ldr	r2, [r4, #4]
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c84c:	6021      	str	r1, [r4, #0]
 800c84e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c852:	bd70      	pop	{r4, r5, r6, pc}
 800c854:	0800e205 	.word	0x0800e205
 800c858:	0800e285 	.word	0x0800e285

0800c85c <__multadd>:
 800c85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c860:	690d      	ldr	r5, [r1, #16]
 800c862:	4607      	mov	r7, r0
 800c864:	460c      	mov	r4, r1
 800c866:	461e      	mov	r6, r3
 800c868:	f101 0c14 	add.w	ip, r1, #20
 800c86c:	2000      	movs	r0, #0
 800c86e:	f8dc 3000 	ldr.w	r3, [ip]
 800c872:	b299      	uxth	r1, r3
 800c874:	fb02 6101 	mla	r1, r2, r1, r6
 800c878:	0c1e      	lsrs	r6, r3, #16
 800c87a:	0c0b      	lsrs	r3, r1, #16
 800c87c:	fb02 3306 	mla	r3, r2, r6, r3
 800c880:	b289      	uxth	r1, r1
 800c882:	3001      	adds	r0, #1
 800c884:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c888:	4285      	cmp	r5, r0
 800c88a:	f84c 1b04 	str.w	r1, [ip], #4
 800c88e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c892:	dcec      	bgt.n	800c86e <__multadd+0x12>
 800c894:	b30e      	cbz	r6, 800c8da <__multadd+0x7e>
 800c896:	68a3      	ldr	r3, [r4, #8]
 800c898:	42ab      	cmp	r3, r5
 800c89a:	dc19      	bgt.n	800c8d0 <__multadd+0x74>
 800c89c:	6861      	ldr	r1, [r4, #4]
 800c89e:	4638      	mov	r0, r7
 800c8a0:	3101      	adds	r1, #1
 800c8a2:	f7ff ff79 	bl	800c798 <_Balloc>
 800c8a6:	4680      	mov	r8, r0
 800c8a8:	b928      	cbnz	r0, 800c8b6 <__multadd+0x5a>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	4b0c      	ldr	r3, [pc, #48]	@ (800c8e0 <__multadd+0x84>)
 800c8ae:	480d      	ldr	r0, [pc, #52]	@ (800c8e4 <__multadd+0x88>)
 800c8b0:	21ba      	movs	r1, #186	@ 0xba
 800c8b2:	f000 fdaf 	bl	800d414 <__assert_func>
 800c8b6:	6922      	ldr	r2, [r4, #16]
 800c8b8:	3202      	adds	r2, #2
 800c8ba:	f104 010c 	add.w	r1, r4, #12
 800c8be:	0092      	lsls	r2, r2, #2
 800c8c0:	300c      	adds	r0, #12
 800c8c2:	f000 fd99 	bl	800d3f8 <memcpy>
 800c8c6:	4621      	mov	r1, r4
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	f7ff ffa5 	bl	800c818 <_Bfree>
 800c8ce:	4644      	mov	r4, r8
 800c8d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c8d4:	3501      	adds	r5, #1
 800c8d6:	615e      	str	r6, [r3, #20]
 800c8d8:	6125      	str	r5, [r4, #16]
 800c8da:	4620      	mov	r0, r4
 800c8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8e0:	0800e274 	.word	0x0800e274
 800c8e4:	0800e285 	.word	0x0800e285

0800c8e8 <__hi0bits>:
 800c8e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	bf36      	itet	cc
 800c8f0:	0403      	lslcc	r3, r0, #16
 800c8f2:	2000      	movcs	r0, #0
 800c8f4:	2010      	movcc	r0, #16
 800c8f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c8fa:	bf3c      	itt	cc
 800c8fc:	021b      	lslcc	r3, r3, #8
 800c8fe:	3008      	addcc	r0, #8
 800c900:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c904:	bf3c      	itt	cc
 800c906:	011b      	lslcc	r3, r3, #4
 800c908:	3004      	addcc	r0, #4
 800c90a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c90e:	bf3c      	itt	cc
 800c910:	009b      	lslcc	r3, r3, #2
 800c912:	3002      	addcc	r0, #2
 800c914:	2b00      	cmp	r3, #0
 800c916:	db05      	blt.n	800c924 <__hi0bits+0x3c>
 800c918:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c91c:	f100 0001 	add.w	r0, r0, #1
 800c920:	bf08      	it	eq
 800c922:	2020      	moveq	r0, #32
 800c924:	4770      	bx	lr

0800c926 <__lo0bits>:
 800c926:	6803      	ldr	r3, [r0, #0]
 800c928:	4602      	mov	r2, r0
 800c92a:	f013 0007 	ands.w	r0, r3, #7
 800c92e:	d00b      	beq.n	800c948 <__lo0bits+0x22>
 800c930:	07d9      	lsls	r1, r3, #31
 800c932:	d421      	bmi.n	800c978 <__lo0bits+0x52>
 800c934:	0798      	lsls	r0, r3, #30
 800c936:	bf49      	itett	mi
 800c938:	085b      	lsrmi	r3, r3, #1
 800c93a:	089b      	lsrpl	r3, r3, #2
 800c93c:	2001      	movmi	r0, #1
 800c93e:	6013      	strmi	r3, [r2, #0]
 800c940:	bf5c      	itt	pl
 800c942:	6013      	strpl	r3, [r2, #0]
 800c944:	2002      	movpl	r0, #2
 800c946:	4770      	bx	lr
 800c948:	b299      	uxth	r1, r3
 800c94a:	b909      	cbnz	r1, 800c950 <__lo0bits+0x2a>
 800c94c:	0c1b      	lsrs	r3, r3, #16
 800c94e:	2010      	movs	r0, #16
 800c950:	b2d9      	uxtb	r1, r3
 800c952:	b909      	cbnz	r1, 800c958 <__lo0bits+0x32>
 800c954:	3008      	adds	r0, #8
 800c956:	0a1b      	lsrs	r3, r3, #8
 800c958:	0719      	lsls	r1, r3, #28
 800c95a:	bf04      	itt	eq
 800c95c:	091b      	lsreq	r3, r3, #4
 800c95e:	3004      	addeq	r0, #4
 800c960:	0799      	lsls	r1, r3, #30
 800c962:	bf04      	itt	eq
 800c964:	089b      	lsreq	r3, r3, #2
 800c966:	3002      	addeq	r0, #2
 800c968:	07d9      	lsls	r1, r3, #31
 800c96a:	d403      	bmi.n	800c974 <__lo0bits+0x4e>
 800c96c:	085b      	lsrs	r3, r3, #1
 800c96e:	f100 0001 	add.w	r0, r0, #1
 800c972:	d003      	beq.n	800c97c <__lo0bits+0x56>
 800c974:	6013      	str	r3, [r2, #0]
 800c976:	4770      	bx	lr
 800c978:	2000      	movs	r0, #0
 800c97a:	4770      	bx	lr
 800c97c:	2020      	movs	r0, #32
 800c97e:	4770      	bx	lr

0800c980 <__i2b>:
 800c980:	b510      	push	{r4, lr}
 800c982:	460c      	mov	r4, r1
 800c984:	2101      	movs	r1, #1
 800c986:	f7ff ff07 	bl	800c798 <_Balloc>
 800c98a:	4602      	mov	r2, r0
 800c98c:	b928      	cbnz	r0, 800c99a <__i2b+0x1a>
 800c98e:	4b05      	ldr	r3, [pc, #20]	@ (800c9a4 <__i2b+0x24>)
 800c990:	4805      	ldr	r0, [pc, #20]	@ (800c9a8 <__i2b+0x28>)
 800c992:	f240 1145 	movw	r1, #325	@ 0x145
 800c996:	f000 fd3d 	bl	800d414 <__assert_func>
 800c99a:	2301      	movs	r3, #1
 800c99c:	6144      	str	r4, [r0, #20]
 800c99e:	6103      	str	r3, [r0, #16]
 800c9a0:	bd10      	pop	{r4, pc}
 800c9a2:	bf00      	nop
 800c9a4:	0800e274 	.word	0x0800e274
 800c9a8:	0800e285 	.word	0x0800e285

0800c9ac <__multiply>:
 800c9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9b0:	4617      	mov	r7, r2
 800c9b2:	690a      	ldr	r2, [r1, #16]
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	bfa8      	it	ge
 800c9ba:	463b      	movge	r3, r7
 800c9bc:	4689      	mov	r9, r1
 800c9be:	bfa4      	itt	ge
 800c9c0:	460f      	movge	r7, r1
 800c9c2:	4699      	movge	r9, r3
 800c9c4:	693d      	ldr	r5, [r7, #16]
 800c9c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	6879      	ldr	r1, [r7, #4]
 800c9ce:	eb05 060a 	add.w	r6, r5, sl
 800c9d2:	42b3      	cmp	r3, r6
 800c9d4:	b085      	sub	sp, #20
 800c9d6:	bfb8      	it	lt
 800c9d8:	3101      	addlt	r1, #1
 800c9da:	f7ff fedd 	bl	800c798 <_Balloc>
 800c9de:	b930      	cbnz	r0, 800c9ee <__multiply+0x42>
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	4b41      	ldr	r3, [pc, #260]	@ (800cae8 <__multiply+0x13c>)
 800c9e4:	4841      	ldr	r0, [pc, #260]	@ (800caec <__multiply+0x140>)
 800c9e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c9ea:	f000 fd13 	bl	800d414 <__assert_func>
 800c9ee:	f100 0414 	add.w	r4, r0, #20
 800c9f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c9f6:	4623      	mov	r3, r4
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	4573      	cmp	r3, lr
 800c9fc:	d320      	bcc.n	800ca40 <__multiply+0x94>
 800c9fe:	f107 0814 	add.w	r8, r7, #20
 800ca02:	f109 0114 	add.w	r1, r9, #20
 800ca06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ca0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ca0e:	9302      	str	r3, [sp, #8]
 800ca10:	1beb      	subs	r3, r5, r7
 800ca12:	3b15      	subs	r3, #21
 800ca14:	f023 0303 	bic.w	r3, r3, #3
 800ca18:	3304      	adds	r3, #4
 800ca1a:	3715      	adds	r7, #21
 800ca1c:	42bd      	cmp	r5, r7
 800ca1e:	bf38      	it	cc
 800ca20:	2304      	movcc	r3, #4
 800ca22:	9301      	str	r3, [sp, #4]
 800ca24:	9b02      	ldr	r3, [sp, #8]
 800ca26:	9103      	str	r1, [sp, #12]
 800ca28:	428b      	cmp	r3, r1
 800ca2a:	d80c      	bhi.n	800ca46 <__multiply+0x9a>
 800ca2c:	2e00      	cmp	r6, #0
 800ca2e:	dd03      	ble.n	800ca38 <__multiply+0x8c>
 800ca30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d055      	beq.n	800cae4 <__multiply+0x138>
 800ca38:	6106      	str	r6, [r0, #16]
 800ca3a:	b005      	add	sp, #20
 800ca3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca40:	f843 2b04 	str.w	r2, [r3], #4
 800ca44:	e7d9      	b.n	800c9fa <__multiply+0x4e>
 800ca46:	f8b1 a000 	ldrh.w	sl, [r1]
 800ca4a:	f1ba 0f00 	cmp.w	sl, #0
 800ca4e:	d01f      	beq.n	800ca90 <__multiply+0xe4>
 800ca50:	46c4      	mov	ip, r8
 800ca52:	46a1      	mov	r9, r4
 800ca54:	2700      	movs	r7, #0
 800ca56:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ca5a:	f8d9 3000 	ldr.w	r3, [r9]
 800ca5e:	fa1f fb82 	uxth.w	fp, r2
 800ca62:	b29b      	uxth	r3, r3
 800ca64:	fb0a 330b 	mla	r3, sl, fp, r3
 800ca68:	443b      	add	r3, r7
 800ca6a:	f8d9 7000 	ldr.w	r7, [r9]
 800ca6e:	0c12      	lsrs	r2, r2, #16
 800ca70:	0c3f      	lsrs	r7, r7, #16
 800ca72:	fb0a 7202 	mla	r2, sl, r2, r7
 800ca76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ca7a:	b29b      	uxth	r3, r3
 800ca7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca80:	4565      	cmp	r5, ip
 800ca82:	f849 3b04 	str.w	r3, [r9], #4
 800ca86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ca8a:	d8e4      	bhi.n	800ca56 <__multiply+0xaa>
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	50e7      	str	r7, [r4, r3]
 800ca90:	9b03      	ldr	r3, [sp, #12]
 800ca92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ca96:	3104      	adds	r1, #4
 800ca98:	f1b9 0f00 	cmp.w	r9, #0
 800ca9c:	d020      	beq.n	800cae0 <__multiply+0x134>
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	4647      	mov	r7, r8
 800caa2:	46a4      	mov	ip, r4
 800caa4:	f04f 0a00 	mov.w	sl, #0
 800caa8:	f8b7 b000 	ldrh.w	fp, [r7]
 800caac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cab0:	fb09 220b 	mla	r2, r9, fp, r2
 800cab4:	4452      	add	r2, sl
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cabc:	f84c 3b04 	str.w	r3, [ip], #4
 800cac0:	f857 3b04 	ldr.w	r3, [r7], #4
 800cac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cac8:	f8bc 3000 	ldrh.w	r3, [ip]
 800cacc:	fb09 330a 	mla	r3, r9, sl, r3
 800cad0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cad4:	42bd      	cmp	r5, r7
 800cad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cada:	d8e5      	bhi.n	800caa8 <__multiply+0xfc>
 800cadc:	9a01      	ldr	r2, [sp, #4]
 800cade:	50a3      	str	r3, [r4, r2]
 800cae0:	3404      	adds	r4, #4
 800cae2:	e79f      	b.n	800ca24 <__multiply+0x78>
 800cae4:	3e01      	subs	r6, #1
 800cae6:	e7a1      	b.n	800ca2c <__multiply+0x80>
 800cae8:	0800e274 	.word	0x0800e274
 800caec:	0800e285 	.word	0x0800e285

0800caf0 <__pow5mult>:
 800caf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caf4:	4615      	mov	r5, r2
 800caf6:	f012 0203 	ands.w	r2, r2, #3
 800cafa:	4607      	mov	r7, r0
 800cafc:	460e      	mov	r6, r1
 800cafe:	d007      	beq.n	800cb10 <__pow5mult+0x20>
 800cb00:	4c25      	ldr	r4, [pc, #148]	@ (800cb98 <__pow5mult+0xa8>)
 800cb02:	3a01      	subs	r2, #1
 800cb04:	2300      	movs	r3, #0
 800cb06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb0a:	f7ff fea7 	bl	800c85c <__multadd>
 800cb0e:	4606      	mov	r6, r0
 800cb10:	10ad      	asrs	r5, r5, #2
 800cb12:	d03d      	beq.n	800cb90 <__pow5mult+0xa0>
 800cb14:	69fc      	ldr	r4, [r7, #28]
 800cb16:	b97c      	cbnz	r4, 800cb38 <__pow5mult+0x48>
 800cb18:	2010      	movs	r0, #16
 800cb1a:	f7ff fd87 	bl	800c62c <malloc>
 800cb1e:	4602      	mov	r2, r0
 800cb20:	61f8      	str	r0, [r7, #28]
 800cb22:	b928      	cbnz	r0, 800cb30 <__pow5mult+0x40>
 800cb24:	4b1d      	ldr	r3, [pc, #116]	@ (800cb9c <__pow5mult+0xac>)
 800cb26:	481e      	ldr	r0, [pc, #120]	@ (800cba0 <__pow5mult+0xb0>)
 800cb28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cb2c:	f000 fc72 	bl	800d414 <__assert_func>
 800cb30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb34:	6004      	str	r4, [r0, #0]
 800cb36:	60c4      	str	r4, [r0, #12]
 800cb38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cb3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb40:	b94c      	cbnz	r4, 800cb56 <__pow5mult+0x66>
 800cb42:	f240 2171 	movw	r1, #625	@ 0x271
 800cb46:	4638      	mov	r0, r7
 800cb48:	f7ff ff1a 	bl	800c980 <__i2b>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb52:	4604      	mov	r4, r0
 800cb54:	6003      	str	r3, [r0, #0]
 800cb56:	f04f 0900 	mov.w	r9, #0
 800cb5a:	07eb      	lsls	r3, r5, #31
 800cb5c:	d50a      	bpl.n	800cb74 <__pow5mult+0x84>
 800cb5e:	4631      	mov	r1, r6
 800cb60:	4622      	mov	r2, r4
 800cb62:	4638      	mov	r0, r7
 800cb64:	f7ff ff22 	bl	800c9ac <__multiply>
 800cb68:	4631      	mov	r1, r6
 800cb6a:	4680      	mov	r8, r0
 800cb6c:	4638      	mov	r0, r7
 800cb6e:	f7ff fe53 	bl	800c818 <_Bfree>
 800cb72:	4646      	mov	r6, r8
 800cb74:	106d      	asrs	r5, r5, #1
 800cb76:	d00b      	beq.n	800cb90 <__pow5mult+0xa0>
 800cb78:	6820      	ldr	r0, [r4, #0]
 800cb7a:	b938      	cbnz	r0, 800cb8c <__pow5mult+0x9c>
 800cb7c:	4622      	mov	r2, r4
 800cb7e:	4621      	mov	r1, r4
 800cb80:	4638      	mov	r0, r7
 800cb82:	f7ff ff13 	bl	800c9ac <__multiply>
 800cb86:	6020      	str	r0, [r4, #0]
 800cb88:	f8c0 9000 	str.w	r9, [r0]
 800cb8c:	4604      	mov	r4, r0
 800cb8e:	e7e4      	b.n	800cb5a <__pow5mult+0x6a>
 800cb90:	4630      	mov	r0, r6
 800cb92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb96:	bf00      	nop
 800cb98:	0800e338 	.word	0x0800e338
 800cb9c:	0800e205 	.word	0x0800e205
 800cba0:	0800e285 	.word	0x0800e285

0800cba4 <__lshift>:
 800cba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cba8:	460c      	mov	r4, r1
 800cbaa:	6849      	ldr	r1, [r1, #4]
 800cbac:	6923      	ldr	r3, [r4, #16]
 800cbae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cbb2:	68a3      	ldr	r3, [r4, #8]
 800cbb4:	4607      	mov	r7, r0
 800cbb6:	4691      	mov	r9, r2
 800cbb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbbc:	f108 0601 	add.w	r6, r8, #1
 800cbc0:	42b3      	cmp	r3, r6
 800cbc2:	db0b      	blt.n	800cbdc <__lshift+0x38>
 800cbc4:	4638      	mov	r0, r7
 800cbc6:	f7ff fde7 	bl	800c798 <_Balloc>
 800cbca:	4605      	mov	r5, r0
 800cbcc:	b948      	cbnz	r0, 800cbe2 <__lshift+0x3e>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	4b28      	ldr	r3, [pc, #160]	@ (800cc74 <__lshift+0xd0>)
 800cbd2:	4829      	ldr	r0, [pc, #164]	@ (800cc78 <__lshift+0xd4>)
 800cbd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cbd8:	f000 fc1c 	bl	800d414 <__assert_func>
 800cbdc:	3101      	adds	r1, #1
 800cbde:	005b      	lsls	r3, r3, #1
 800cbe0:	e7ee      	b.n	800cbc0 <__lshift+0x1c>
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	f100 0114 	add.w	r1, r0, #20
 800cbe8:	f100 0210 	add.w	r2, r0, #16
 800cbec:	4618      	mov	r0, r3
 800cbee:	4553      	cmp	r3, sl
 800cbf0:	db33      	blt.n	800cc5a <__lshift+0xb6>
 800cbf2:	6920      	ldr	r0, [r4, #16]
 800cbf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cbf8:	f104 0314 	add.w	r3, r4, #20
 800cbfc:	f019 091f 	ands.w	r9, r9, #31
 800cc00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc08:	d02b      	beq.n	800cc62 <__lshift+0xbe>
 800cc0a:	f1c9 0e20 	rsb	lr, r9, #32
 800cc0e:	468a      	mov	sl, r1
 800cc10:	2200      	movs	r2, #0
 800cc12:	6818      	ldr	r0, [r3, #0]
 800cc14:	fa00 f009 	lsl.w	r0, r0, r9
 800cc18:	4310      	orrs	r0, r2
 800cc1a:	f84a 0b04 	str.w	r0, [sl], #4
 800cc1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc22:	459c      	cmp	ip, r3
 800cc24:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc28:	d8f3      	bhi.n	800cc12 <__lshift+0x6e>
 800cc2a:	ebac 0304 	sub.w	r3, ip, r4
 800cc2e:	3b15      	subs	r3, #21
 800cc30:	f023 0303 	bic.w	r3, r3, #3
 800cc34:	3304      	adds	r3, #4
 800cc36:	f104 0015 	add.w	r0, r4, #21
 800cc3a:	4560      	cmp	r0, ip
 800cc3c:	bf88      	it	hi
 800cc3e:	2304      	movhi	r3, #4
 800cc40:	50ca      	str	r2, [r1, r3]
 800cc42:	b10a      	cbz	r2, 800cc48 <__lshift+0xa4>
 800cc44:	f108 0602 	add.w	r6, r8, #2
 800cc48:	3e01      	subs	r6, #1
 800cc4a:	4638      	mov	r0, r7
 800cc4c:	612e      	str	r6, [r5, #16]
 800cc4e:	4621      	mov	r1, r4
 800cc50:	f7ff fde2 	bl	800c818 <_Bfree>
 800cc54:	4628      	mov	r0, r5
 800cc56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc5e:	3301      	adds	r3, #1
 800cc60:	e7c5      	b.n	800cbee <__lshift+0x4a>
 800cc62:	3904      	subs	r1, #4
 800cc64:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc68:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc6c:	459c      	cmp	ip, r3
 800cc6e:	d8f9      	bhi.n	800cc64 <__lshift+0xc0>
 800cc70:	e7ea      	b.n	800cc48 <__lshift+0xa4>
 800cc72:	bf00      	nop
 800cc74:	0800e274 	.word	0x0800e274
 800cc78:	0800e285 	.word	0x0800e285

0800cc7c <__mcmp>:
 800cc7c:	690a      	ldr	r2, [r1, #16]
 800cc7e:	4603      	mov	r3, r0
 800cc80:	6900      	ldr	r0, [r0, #16]
 800cc82:	1a80      	subs	r0, r0, r2
 800cc84:	b530      	push	{r4, r5, lr}
 800cc86:	d10e      	bne.n	800cca6 <__mcmp+0x2a>
 800cc88:	3314      	adds	r3, #20
 800cc8a:	3114      	adds	r1, #20
 800cc8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cc90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cc94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cc98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cc9c:	4295      	cmp	r5, r2
 800cc9e:	d003      	beq.n	800cca8 <__mcmp+0x2c>
 800cca0:	d205      	bcs.n	800ccae <__mcmp+0x32>
 800cca2:	f04f 30ff 	mov.w	r0, #4294967295
 800cca6:	bd30      	pop	{r4, r5, pc}
 800cca8:	42a3      	cmp	r3, r4
 800ccaa:	d3f3      	bcc.n	800cc94 <__mcmp+0x18>
 800ccac:	e7fb      	b.n	800cca6 <__mcmp+0x2a>
 800ccae:	2001      	movs	r0, #1
 800ccb0:	e7f9      	b.n	800cca6 <__mcmp+0x2a>
	...

0800ccb4 <__mdiff>:
 800ccb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb8:	4689      	mov	r9, r1
 800ccba:	4606      	mov	r6, r0
 800ccbc:	4611      	mov	r1, r2
 800ccbe:	4648      	mov	r0, r9
 800ccc0:	4614      	mov	r4, r2
 800ccc2:	f7ff ffdb 	bl	800cc7c <__mcmp>
 800ccc6:	1e05      	subs	r5, r0, #0
 800ccc8:	d112      	bne.n	800ccf0 <__mdiff+0x3c>
 800ccca:	4629      	mov	r1, r5
 800cccc:	4630      	mov	r0, r6
 800ccce:	f7ff fd63 	bl	800c798 <_Balloc>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	b928      	cbnz	r0, 800cce2 <__mdiff+0x2e>
 800ccd6:	4b3f      	ldr	r3, [pc, #252]	@ (800cdd4 <__mdiff+0x120>)
 800ccd8:	f240 2137 	movw	r1, #567	@ 0x237
 800ccdc:	483e      	ldr	r0, [pc, #248]	@ (800cdd8 <__mdiff+0x124>)
 800ccde:	f000 fb99 	bl	800d414 <__assert_func>
 800cce2:	2301      	movs	r3, #1
 800cce4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cce8:	4610      	mov	r0, r2
 800ccea:	b003      	add	sp, #12
 800ccec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf0:	bfbc      	itt	lt
 800ccf2:	464b      	movlt	r3, r9
 800ccf4:	46a1      	movlt	r9, r4
 800ccf6:	4630      	mov	r0, r6
 800ccf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ccfc:	bfba      	itte	lt
 800ccfe:	461c      	movlt	r4, r3
 800cd00:	2501      	movlt	r5, #1
 800cd02:	2500      	movge	r5, #0
 800cd04:	f7ff fd48 	bl	800c798 <_Balloc>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	b918      	cbnz	r0, 800cd14 <__mdiff+0x60>
 800cd0c:	4b31      	ldr	r3, [pc, #196]	@ (800cdd4 <__mdiff+0x120>)
 800cd0e:	f240 2145 	movw	r1, #581	@ 0x245
 800cd12:	e7e3      	b.n	800ccdc <__mdiff+0x28>
 800cd14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cd18:	6926      	ldr	r6, [r4, #16]
 800cd1a:	60c5      	str	r5, [r0, #12]
 800cd1c:	f109 0310 	add.w	r3, r9, #16
 800cd20:	f109 0514 	add.w	r5, r9, #20
 800cd24:	f104 0e14 	add.w	lr, r4, #20
 800cd28:	f100 0b14 	add.w	fp, r0, #20
 800cd2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cd30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cd34:	9301      	str	r3, [sp, #4]
 800cd36:	46d9      	mov	r9, fp
 800cd38:	f04f 0c00 	mov.w	ip, #0
 800cd3c:	9b01      	ldr	r3, [sp, #4]
 800cd3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cd42:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cd46:	9301      	str	r3, [sp, #4]
 800cd48:	fa1f f38a 	uxth.w	r3, sl
 800cd4c:	4619      	mov	r1, r3
 800cd4e:	b283      	uxth	r3, r0
 800cd50:	1acb      	subs	r3, r1, r3
 800cd52:	0c00      	lsrs	r0, r0, #16
 800cd54:	4463      	add	r3, ip
 800cd56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cd5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cd5e:	b29b      	uxth	r3, r3
 800cd60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cd64:	4576      	cmp	r6, lr
 800cd66:	f849 3b04 	str.w	r3, [r9], #4
 800cd6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cd6e:	d8e5      	bhi.n	800cd3c <__mdiff+0x88>
 800cd70:	1b33      	subs	r3, r6, r4
 800cd72:	3b15      	subs	r3, #21
 800cd74:	f023 0303 	bic.w	r3, r3, #3
 800cd78:	3415      	adds	r4, #21
 800cd7a:	3304      	adds	r3, #4
 800cd7c:	42a6      	cmp	r6, r4
 800cd7e:	bf38      	it	cc
 800cd80:	2304      	movcc	r3, #4
 800cd82:	441d      	add	r5, r3
 800cd84:	445b      	add	r3, fp
 800cd86:	461e      	mov	r6, r3
 800cd88:	462c      	mov	r4, r5
 800cd8a:	4544      	cmp	r4, r8
 800cd8c:	d30e      	bcc.n	800cdac <__mdiff+0xf8>
 800cd8e:	f108 0103 	add.w	r1, r8, #3
 800cd92:	1b49      	subs	r1, r1, r5
 800cd94:	f021 0103 	bic.w	r1, r1, #3
 800cd98:	3d03      	subs	r5, #3
 800cd9a:	45a8      	cmp	r8, r5
 800cd9c:	bf38      	it	cc
 800cd9e:	2100      	movcc	r1, #0
 800cda0:	440b      	add	r3, r1
 800cda2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cda6:	b191      	cbz	r1, 800cdce <__mdiff+0x11a>
 800cda8:	6117      	str	r7, [r2, #16]
 800cdaa:	e79d      	b.n	800cce8 <__mdiff+0x34>
 800cdac:	f854 1b04 	ldr.w	r1, [r4], #4
 800cdb0:	46e6      	mov	lr, ip
 800cdb2:	0c08      	lsrs	r0, r1, #16
 800cdb4:	fa1c fc81 	uxtah	ip, ip, r1
 800cdb8:	4471      	add	r1, lr
 800cdba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cdbe:	b289      	uxth	r1, r1
 800cdc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cdc4:	f846 1b04 	str.w	r1, [r6], #4
 800cdc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cdcc:	e7dd      	b.n	800cd8a <__mdiff+0xd6>
 800cdce:	3f01      	subs	r7, #1
 800cdd0:	e7e7      	b.n	800cda2 <__mdiff+0xee>
 800cdd2:	bf00      	nop
 800cdd4:	0800e274 	.word	0x0800e274
 800cdd8:	0800e285 	.word	0x0800e285

0800cddc <__d2b>:
 800cddc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cde0:	460f      	mov	r7, r1
 800cde2:	2101      	movs	r1, #1
 800cde4:	ec59 8b10 	vmov	r8, r9, d0
 800cde8:	4616      	mov	r6, r2
 800cdea:	f7ff fcd5 	bl	800c798 <_Balloc>
 800cdee:	4604      	mov	r4, r0
 800cdf0:	b930      	cbnz	r0, 800ce00 <__d2b+0x24>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	4b23      	ldr	r3, [pc, #140]	@ (800ce84 <__d2b+0xa8>)
 800cdf6:	4824      	ldr	r0, [pc, #144]	@ (800ce88 <__d2b+0xac>)
 800cdf8:	f240 310f 	movw	r1, #783	@ 0x30f
 800cdfc:	f000 fb0a 	bl	800d414 <__assert_func>
 800ce00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ce04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ce08:	b10d      	cbz	r5, 800ce0e <__d2b+0x32>
 800ce0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ce0e:	9301      	str	r3, [sp, #4]
 800ce10:	f1b8 0300 	subs.w	r3, r8, #0
 800ce14:	d023      	beq.n	800ce5e <__d2b+0x82>
 800ce16:	4668      	mov	r0, sp
 800ce18:	9300      	str	r3, [sp, #0]
 800ce1a:	f7ff fd84 	bl	800c926 <__lo0bits>
 800ce1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ce22:	b1d0      	cbz	r0, 800ce5a <__d2b+0x7e>
 800ce24:	f1c0 0320 	rsb	r3, r0, #32
 800ce28:	fa02 f303 	lsl.w	r3, r2, r3
 800ce2c:	430b      	orrs	r3, r1
 800ce2e:	40c2      	lsrs	r2, r0
 800ce30:	6163      	str	r3, [r4, #20]
 800ce32:	9201      	str	r2, [sp, #4]
 800ce34:	9b01      	ldr	r3, [sp, #4]
 800ce36:	61a3      	str	r3, [r4, #24]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	bf0c      	ite	eq
 800ce3c:	2201      	moveq	r2, #1
 800ce3e:	2202      	movne	r2, #2
 800ce40:	6122      	str	r2, [r4, #16]
 800ce42:	b1a5      	cbz	r5, 800ce6e <__d2b+0x92>
 800ce44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ce48:	4405      	add	r5, r0
 800ce4a:	603d      	str	r5, [r7, #0]
 800ce4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ce50:	6030      	str	r0, [r6, #0]
 800ce52:	4620      	mov	r0, r4
 800ce54:	b003      	add	sp, #12
 800ce56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce5a:	6161      	str	r1, [r4, #20]
 800ce5c:	e7ea      	b.n	800ce34 <__d2b+0x58>
 800ce5e:	a801      	add	r0, sp, #4
 800ce60:	f7ff fd61 	bl	800c926 <__lo0bits>
 800ce64:	9b01      	ldr	r3, [sp, #4]
 800ce66:	6163      	str	r3, [r4, #20]
 800ce68:	3020      	adds	r0, #32
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	e7e8      	b.n	800ce40 <__d2b+0x64>
 800ce6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ce76:	6038      	str	r0, [r7, #0]
 800ce78:	6918      	ldr	r0, [r3, #16]
 800ce7a:	f7ff fd35 	bl	800c8e8 <__hi0bits>
 800ce7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce82:	e7e5      	b.n	800ce50 <__d2b+0x74>
 800ce84:	0800e274 	.word	0x0800e274
 800ce88:	0800e285 	.word	0x0800e285

0800ce8c <__sfputc_r>:
 800ce8c:	6893      	ldr	r3, [r2, #8]
 800ce8e:	3b01      	subs	r3, #1
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	b410      	push	{r4}
 800ce94:	6093      	str	r3, [r2, #8]
 800ce96:	da08      	bge.n	800ceaa <__sfputc_r+0x1e>
 800ce98:	6994      	ldr	r4, [r2, #24]
 800ce9a:	42a3      	cmp	r3, r4
 800ce9c:	db01      	blt.n	800cea2 <__sfputc_r+0x16>
 800ce9e:	290a      	cmp	r1, #10
 800cea0:	d103      	bne.n	800ceaa <__sfputc_r+0x1e>
 800cea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cea6:	f7fe bc08 	b.w	800b6ba <__swbuf_r>
 800ceaa:	6813      	ldr	r3, [r2, #0]
 800ceac:	1c58      	adds	r0, r3, #1
 800ceae:	6010      	str	r0, [r2, #0]
 800ceb0:	7019      	strb	r1, [r3, #0]
 800ceb2:	4608      	mov	r0, r1
 800ceb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ceb8:	4770      	bx	lr

0800ceba <__sfputs_r>:
 800ceba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cebc:	4606      	mov	r6, r0
 800cebe:	460f      	mov	r7, r1
 800cec0:	4614      	mov	r4, r2
 800cec2:	18d5      	adds	r5, r2, r3
 800cec4:	42ac      	cmp	r4, r5
 800cec6:	d101      	bne.n	800cecc <__sfputs_r+0x12>
 800cec8:	2000      	movs	r0, #0
 800ceca:	e007      	b.n	800cedc <__sfputs_r+0x22>
 800cecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ced0:	463a      	mov	r2, r7
 800ced2:	4630      	mov	r0, r6
 800ced4:	f7ff ffda 	bl	800ce8c <__sfputc_r>
 800ced8:	1c43      	adds	r3, r0, #1
 800ceda:	d1f3      	bne.n	800cec4 <__sfputs_r+0xa>
 800cedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cee0 <_vfiprintf_r>:
 800cee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee4:	460d      	mov	r5, r1
 800cee6:	b09d      	sub	sp, #116	@ 0x74
 800cee8:	4614      	mov	r4, r2
 800ceea:	4698      	mov	r8, r3
 800ceec:	4606      	mov	r6, r0
 800ceee:	b118      	cbz	r0, 800cef8 <_vfiprintf_r+0x18>
 800cef0:	6a03      	ldr	r3, [r0, #32]
 800cef2:	b90b      	cbnz	r3, 800cef8 <_vfiprintf_r+0x18>
 800cef4:	f7fe faf0 	bl	800b4d8 <__sinit>
 800cef8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cefa:	07d9      	lsls	r1, r3, #31
 800cefc:	d405      	bmi.n	800cf0a <_vfiprintf_r+0x2a>
 800cefe:	89ab      	ldrh	r3, [r5, #12]
 800cf00:	059a      	lsls	r2, r3, #22
 800cf02:	d402      	bmi.n	800cf0a <_vfiprintf_r+0x2a>
 800cf04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf06:	f7fe fcea 	bl	800b8de <__retarget_lock_acquire_recursive>
 800cf0a:	89ab      	ldrh	r3, [r5, #12]
 800cf0c:	071b      	lsls	r3, r3, #28
 800cf0e:	d501      	bpl.n	800cf14 <_vfiprintf_r+0x34>
 800cf10:	692b      	ldr	r3, [r5, #16]
 800cf12:	b99b      	cbnz	r3, 800cf3c <_vfiprintf_r+0x5c>
 800cf14:	4629      	mov	r1, r5
 800cf16:	4630      	mov	r0, r6
 800cf18:	f7fe fc0e 	bl	800b738 <__swsetup_r>
 800cf1c:	b170      	cbz	r0, 800cf3c <_vfiprintf_r+0x5c>
 800cf1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf20:	07dc      	lsls	r4, r3, #31
 800cf22:	d504      	bpl.n	800cf2e <_vfiprintf_r+0x4e>
 800cf24:	f04f 30ff 	mov.w	r0, #4294967295
 800cf28:	b01d      	add	sp, #116	@ 0x74
 800cf2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf2e:	89ab      	ldrh	r3, [r5, #12]
 800cf30:	0598      	lsls	r0, r3, #22
 800cf32:	d4f7      	bmi.n	800cf24 <_vfiprintf_r+0x44>
 800cf34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf36:	f7fe fcd3 	bl	800b8e0 <__retarget_lock_release_recursive>
 800cf3a:	e7f3      	b.n	800cf24 <_vfiprintf_r+0x44>
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf40:	2320      	movs	r3, #32
 800cf42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf46:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf4a:	2330      	movs	r3, #48	@ 0x30
 800cf4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d0fc <_vfiprintf_r+0x21c>
 800cf50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf54:	f04f 0901 	mov.w	r9, #1
 800cf58:	4623      	mov	r3, r4
 800cf5a:	469a      	mov	sl, r3
 800cf5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf60:	b10a      	cbz	r2, 800cf66 <_vfiprintf_r+0x86>
 800cf62:	2a25      	cmp	r2, #37	@ 0x25
 800cf64:	d1f9      	bne.n	800cf5a <_vfiprintf_r+0x7a>
 800cf66:	ebba 0b04 	subs.w	fp, sl, r4
 800cf6a:	d00b      	beq.n	800cf84 <_vfiprintf_r+0xa4>
 800cf6c:	465b      	mov	r3, fp
 800cf6e:	4622      	mov	r2, r4
 800cf70:	4629      	mov	r1, r5
 800cf72:	4630      	mov	r0, r6
 800cf74:	f7ff ffa1 	bl	800ceba <__sfputs_r>
 800cf78:	3001      	adds	r0, #1
 800cf7a:	f000 80a7 	beq.w	800d0cc <_vfiprintf_r+0x1ec>
 800cf7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf80:	445a      	add	r2, fp
 800cf82:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf84:	f89a 3000 	ldrb.w	r3, [sl]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	f000 809f 	beq.w	800d0cc <_vfiprintf_r+0x1ec>
 800cf8e:	2300      	movs	r3, #0
 800cf90:	f04f 32ff 	mov.w	r2, #4294967295
 800cf94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf98:	f10a 0a01 	add.w	sl, sl, #1
 800cf9c:	9304      	str	r3, [sp, #16]
 800cf9e:	9307      	str	r3, [sp, #28]
 800cfa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cfa4:	931a      	str	r3, [sp, #104]	@ 0x68
 800cfa6:	4654      	mov	r4, sl
 800cfa8:	2205      	movs	r2, #5
 800cfaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfae:	4853      	ldr	r0, [pc, #332]	@ (800d0fc <_vfiprintf_r+0x21c>)
 800cfb0:	f7f3 f90e 	bl	80001d0 <memchr>
 800cfb4:	9a04      	ldr	r2, [sp, #16]
 800cfb6:	b9d8      	cbnz	r0, 800cff0 <_vfiprintf_r+0x110>
 800cfb8:	06d1      	lsls	r1, r2, #27
 800cfba:	bf44      	itt	mi
 800cfbc:	2320      	movmi	r3, #32
 800cfbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfc2:	0713      	lsls	r3, r2, #28
 800cfc4:	bf44      	itt	mi
 800cfc6:	232b      	movmi	r3, #43	@ 0x2b
 800cfc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfcc:	f89a 3000 	ldrb.w	r3, [sl]
 800cfd0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfd2:	d015      	beq.n	800d000 <_vfiprintf_r+0x120>
 800cfd4:	9a07      	ldr	r2, [sp, #28]
 800cfd6:	4654      	mov	r4, sl
 800cfd8:	2000      	movs	r0, #0
 800cfda:	f04f 0c0a 	mov.w	ip, #10
 800cfde:	4621      	mov	r1, r4
 800cfe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfe4:	3b30      	subs	r3, #48	@ 0x30
 800cfe6:	2b09      	cmp	r3, #9
 800cfe8:	d94b      	bls.n	800d082 <_vfiprintf_r+0x1a2>
 800cfea:	b1b0      	cbz	r0, 800d01a <_vfiprintf_r+0x13a>
 800cfec:	9207      	str	r2, [sp, #28]
 800cfee:	e014      	b.n	800d01a <_vfiprintf_r+0x13a>
 800cff0:	eba0 0308 	sub.w	r3, r0, r8
 800cff4:	fa09 f303 	lsl.w	r3, r9, r3
 800cff8:	4313      	orrs	r3, r2
 800cffa:	9304      	str	r3, [sp, #16]
 800cffc:	46a2      	mov	sl, r4
 800cffe:	e7d2      	b.n	800cfa6 <_vfiprintf_r+0xc6>
 800d000:	9b03      	ldr	r3, [sp, #12]
 800d002:	1d19      	adds	r1, r3, #4
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	9103      	str	r1, [sp, #12]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	bfbb      	ittet	lt
 800d00c:	425b      	neglt	r3, r3
 800d00e:	f042 0202 	orrlt.w	r2, r2, #2
 800d012:	9307      	strge	r3, [sp, #28]
 800d014:	9307      	strlt	r3, [sp, #28]
 800d016:	bfb8      	it	lt
 800d018:	9204      	strlt	r2, [sp, #16]
 800d01a:	7823      	ldrb	r3, [r4, #0]
 800d01c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d01e:	d10a      	bne.n	800d036 <_vfiprintf_r+0x156>
 800d020:	7863      	ldrb	r3, [r4, #1]
 800d022:	2b2a      	cmp	r3, #42	@ 0x2a
 800d024:	d132      	bne.n	800d08c <_vfiprintf_r+0x1ac>
 800d026:	9b03      	ldr	r3, [sp, #12]
 800d028:	1d1a      	adds	r2, r3, #4
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	9203      	str	r2, [sp, #12]
 800d02e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d032:	3402      	adds	r4, #2
 800d034:	9305      	str	r3, [sp, #20]
 800d036:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d10c <_vfiprintf_r+0x22c>
 800d03a:	7821      	ldrb	r1, [r4, #0]
 800d03c:	2203      	movs	r2, #3
 800d03e:	4650      	mov	r0, sl
 800d040:	f7f3 f8c6 	bl	80001d0 <memchr>
 800d044:	b138      	cbz	r0, 800d056 <_vfiprintf_r+0x176>
 800d046:	9b04      	ldr	r3, [sp, #16]
 800d048:	eba0 000a 	sub.w	r0, r0, sl
 800d04c:	2240      	movs	r2, #64	@ 0x40
 800d04e:	4082      	lsls	r2, r0
 800d050:	4313      	orrs	r3, r2
 800d052:	3401      	adds	r4, #1
 800d054:	9304      	str	r3, [sp, #16]
 800d056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d05a:	4829      	ldr	r0, [pc, #164]	@ (800d100 <_vfiprintf_r+0x220>)
 800d05c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d060:	2206      	movs	r2, #6
 800d062:	f7f3 f8b5 	bl	80001d0 <memchr>
 800d066:	2800      	cmp	r0, #0
 800d068:	d03f      	beq.n	800d0ea <_vfiprintf_r+0x20a>
 800d06a:	4b26      	ldr	r3, [pc, #152]	@ (800d104 <_vfiprintf_r+0x224>)
 800d06c:	bb1b      	cbnz	r3, 800d0b6 <_vfiprintf_r+0x1d6>
 800d06e:	9b03      	ldr	r3, [sp, #12]
 800d070:	3307      	adds	r3, #7
 800d072:	f023 0307 	bic.w	r3, r3, #7
 800d076:	3308      	adds	r3, #8
 800d078:	9303      	str	r3, [sp, #12]
 800d07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d07c:	443b      	add	r3, r7
 800d07e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d080:	e76a      	b.n	800cf58 <_vfiprintf_r+0x78>
 800d082:	fb0c 3202 	mla	r2, ip, r2, r3
 800d086:	460c      	mov	r4, r1
 800d088:	2001      	movs	r0, #1
 800d08a:	e7a8      	b.n	800cfde <_vfiprintf_r+0xfe>
 800d08c:	2300      	movs	r3, #0
 800d08e:	3401      	adds	r4, #1
 800d090:	9305      	str	r3, [sp, #20]
 800d092:	4619      	mov	r1, r3
 800d094:	f04f 0c0a 	mov.w	ip, #10
 800d098:	4620      	mov	r0, r4
 800d09a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d09e:	3a30      	subs	r2, #48	@ 0x30
 800d0a0:	2a09      	cmp	r2, #9
 800d0a2:	d903      	bls.n	800d0ac <_vfiprintf_r+0x1cc>
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d0c6      	beq.n	800d036 <_vfiprintf_r+0x156>
 800d0a8:	9105      	str	r1, [sp, #20]
 800d0aa:	e7c4      	b.n	800d036 <_vfiprintf_r+0x156>
 800d0ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0b0:	4604      	mov	r4, r0
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	e7f0      	b.n	800d098 <_vfiprintf_r+0x1b8>
 800d0b6:	ab03      	add	r3, sp, #12
 800d0b8:	9300      	str	r3, [sp, #0]
 800d0ba:	462a      	mov	r2, r5
 800d0bc:	4b12      	ldr	r3, [pc, #72]	@ (800d108 <_vfiprintf_r+0x228>)
 800d0be:	a904      	add	r1, sp, #16
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	f7fd fdc7 	bl	800ac54 <_printf_float>
 800d0c6:	4607      	mov	r7, r0
 800d0c8:	1c78      	adds	r0, r7, #1
 800d0ca:	d1d6      	bne.n	800d07a <_vfiprintf_r+0x19a>
 800d0cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0ce:	07d9      	lsls	r1, r3, #31
 800d0d0:	d405      	bmi.n	800d0de <_vfiprintf_r+0x1fe>
 800d0d2:	89ab      	ldrh	r3, [r5, #12]
 800d0d4:	059a      	lsls	r2, r3, #22
 800d0d6:	d402      	bmi.n	800d0de <_vfiprintf_r+0x1fe>
 800d0d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0da:	f7fe fc01 	bl	800b8e0 <__retarget_lock_release_recursive>
 800d0de:	89ab      	ldrh	r3, [r5, #12]
 800d0e0:	065b      	lsls	r3, r3, #25
 800d0e2:	f53f af1f 	bmi.w	800cf24 <_vfiprintf_r+0x44>
 800d0e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0e8:	e71e      	b.n	800cf28 <_vfiprintf_r+0x48>
 800d0ea:	ab03      	add	r3, sp, #12
 800d0ec:	9300      	str	r3, [sp, #0]
 800d0ee:	462a      	mov	r2, r5
 800d0f0:	4b05      	ldr	r3, [pc, #20]	@ (800d108 <_vfiprintf_r+0x228>)
 800d0f2:	a904      	add	r1, sp, #16
 800d0f4:	4630      	mov	r0, r6
 800d0f6:	f7fe f845 	bl	800b184 <_printf_i>
 800d0fa:	e7e4      	b.n	800d0c6 <_vfiprintf_r+0x1e6>
 800d0fc:	0800e2de 	.word	0x0800e2de
 800d100:	0800e2e8 	.word	0x0800e2e8
 800d104:	0800ac55 	.word	0x0800ac55
 800d108:	0800cebb 	.word	0x0800cebb
 800d10c:	0800e2e4 	.word	0x0800e2e4

0800d110 <__sflush_r>:
 800d110:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d118:	0716      	lsls	r6, r2, #28
 800d11a:	4605      	mov	r5, r0
 800d11c:	460c      	mov	r4, r1
 800d11e:	d454      	bmi.n	800d1ca <__sflush_r+0xba>
 800d120:	684b      	ldr	r3, [r1, #4]
 800d122:	2b00      	cmp	r3, #0
 800d124:	dc02      	bgt.n	800d12c <__sflush_r+0x1c>
 800d126:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d128:	2b00      	cmp	r3, #0
 800d12a:	dd48      	ble.n	800d1be <__sflush_r+0xae>
 800d12c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d12e:	2e00      	cmp	r6, #0
 800d130:	d045      	beq.n	800d1be <__sflush_r+0xae>
 800d132:	2300      	movs	r3, #0
 800d134:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d138:	682f      	ldr	r7, [r5, #0]
 800d13a:	6a21      	ldr	r1, [r4, #32]
 800d13c:	602b      	str	r3, [r5, #0]
 800d13e:	d030      	beq.n	800d1a2 <__sflush_r+0x92>
 800d140:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d142:	89a3      	ldrh	r3, [r4, #12]
 800d144:	0759      	lsls	r1, r3, #29
 800d146:	d505      	bpl.n	800d154 <__sflush_r+0x44>
 800d148:	6863      	ldr	r3, [r4, #4]
 800d14a:	1ad2      	subs	r2, r2, r3
 800d14c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d14e:	b10b      	cbz	r3, 800d154 <__sflush_r+0x44>
 800d150:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d152:	1ad2      	subs	r2, r2, r3
 800d154:	2300      	movs	r3, #0
 800d156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d158:	6a21      	ldr	r1, [r4, #32]
 800d15a:	4628      	mov	r0, r5
 800d15c:	47b0      	blx	r6
 800d15e:	1c43      	adds	r3, r0, #1
 800d160:	89a3      	ldrh	r3, [r4, #12]
 800d162:	d106      	bne.n	800d172 <__sflush_r+0x62>
 800d164:	6829      	ldr	r1, [r5, #0]
 800d166:	291d      	cmp	r1, #29
 800d168:	d82b      	bhi.n	800d1c2 <__sflush_r+0xb2>
 800d16a:	4a2a      	ldr	r2, [pc, #168]	@ (800d214 <__sflush_r+0x104>)
 800d16c:	40ca      	lsrs	r2, r1
 800d16e:	07d6      	lsls	r6, r2, #31
 800d170:	d527      	bpl.n	800d1c2 <__sflush_r+0xb2>
 800d172:	2200      	movs	r2, #0
 800d174:	6062      	str	r2, [r4, #4]
 800d176:	04d9      	lsls	r1, r3, #19
 800d178:	6922      	ldr	r2, [r4, #16]
 800d17a:	6022      	str	r2, [r4, #0]
 800d17c:	d504      	bpl.n	800d188 <__sflush_r+0x78>
 800d17e:	1c42      	adds	r2, r0, #1
 800d180:	d101      	bne.n	800d186 <__sflush_r+0x76>
 800d182:	682b      	ldr	r3, [r5, #0]
 800d184:	b903      	cbnz	r3, 800d188 <__sflush_r+0x78>
 800d186:	6560      	str	r0, [r4, #84]	@ 0x54
 800d188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d18a:	602f      	str	r7, [r5, #0]
 800d18c:	b1b9      	cbz	r1, 800d1be <__sflush_r+0xae>
 800d18e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d192:	4299      	cmp	r1, r3
 800d194:	d002      	beq.n	800d19c <__sflush_r+0x8c>
 800d196:	4628      	mov	r0, r5
 800d198:	f7ff f9fe 	bl	800c598 <_free_r>
 800d19c:	2300      	movs	r3, #0
 800d19e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d1a0:	e00d      	b.n	800d1be <__sflush_r+0xae>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	47b0      	blx	r6
 800d1a8:	4602      	mov	r2, r0
 800d1aa:	1c50      	adds	r0, r2, #1
 800d1ac:	d1c9      	bne.n	800d142 <__sflush_r+0x32>
 800d1ae:	682b      	ldr	r3, [r5, #0]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d0c6      	beq.n	800d142 <__sflush_r+0x32>
 800d1b4:	2b1d      	cmp	r3, #29
 800d1b6:	d001      	beq.n	800d1bc <__sflush_r+0xac>
 800d1b8:	2b16      	cmp	r3, #22
 800d1ba:	d11e      	bne.n	800d1fa <__sflush_r+0xea>
 800d1bc:	602f      	str	r7, [r5, #0]
 800d1be:	2000      	movs	r0, #0
 800d1c0:	e022      	b.n	800d208 <__sflush_r+0xf8>
 800d1c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1c6:	b21b      	sxth	r3, r3
 800d1c8:	e01b      	b.n	800d202 <__sflush_r+0xf2>
 800d1ca:	690f      	ldr	r7, [r1, #16]
 800d1cc:	2f00      	cmp	r7, #0
 800d1ce:	d0f6      	beq.n	800d1be <__sflush_r+0xae>
 800d1d0:	0793      	lsls	r3, r2, #30
 800d1d2:	680e      	ldr	r6, [r1, #0]
 800d1d4:	bf08      	it	eq
 800d1d6:	694b      	ldreq	r3, [r1, #20]
 800d1d8:	600f      	str	r7, [r1, #0]
 800d1da:	bf18      	it	ne
 800d1dc:	2300      	movne	r3, #0
 800d1de:	eba6 0807 	sub.w	r8, r6, r7
 800d1e2:	608b      	str	r3, [r1, #8]
 800d1e4:	f1b8 0f00 	cmp.w	r8, #0
 800d1e8:	dde9      	ble.n	800d1be <__sflush_r+0xae>
 800d1ea:	6a21      	ldr	r1, [r4, #32]
 800d1ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d1ee:	4643      	mov	r3, r8
 800d1f0:	463a      	mov	r2, r7
 800d1f2:	4628      	mov	r0, r5
 800d1f4:	47b0      	blx	r6
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	dc08      	bgt.n	800d20c <__sflush_r+0xfc>
 800d1fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d202:	81a3      	strh	r3, [r4, #12]
 800d204:	f04f 30ff 	mov.w	r0, #4294967295
 800d208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d20c:	4407      	add	r7, r0
 800d20e:	eba8 0800 	sub.w	r8, r8, r0
 800d212:	e7e7      	b.n	800d1e4 <__sflush_r+0xd4>
 800d214:	20400001 	.word	0x20400001

0800d218 <_fflush_r>:
 800d218:	b538      	push	{r3, r4, r5, lr}
 800d21a:	690b      	ldr	r3, [r1, #16]
 800d21c:	4605      	mov	r5, r0
 800d21e:	460c      	mov	r4, r1
 800d220:	b913      	cbnz	r3, 800d228 <_fflush_r+0x10>
 800d222:	2500      	movs	r5, #0
 800d224:	4628      	mov	r0, r5
 800d226:	bd38      	pop	{r3, r4, r5, pc}
 800d228:	b118      	cbz	r0, 800d232 <_fflush_r+0x1a>
 800d22a:	6a03      	ldr	r3, [r0, #32]
 800d22c:	b90b      	cbnz	r3, 800d232 <_fflush_r+0x1a>
 800d22e:	f7fe f953 	bl	800b4d8 <__sinit>
 800d232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d0f3      	beq.n	800d222 <_fflush_r+0xa>
 800d23a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d23c:	07d0      	lsls	r0, r2, #31
 800d23e:	d404      	bmi.n	800d24a <_fflush_r+0x32>
 800d240:	0599      	lsls	r1, r3, #22
 800d242:	d402      	bmi.n	800d24a <_fflush_r+0x32>
 800d244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d246:	f7fe fb4a 	bl	800b8de <__retarget_lock_acquire_recursive>
 800d24a:	4628      	mov	r0, r5
 800d24c:	4621      	mov	r1, r4
 800d24e:	f7ff ff5f 	bl	800d110 <__sflush_r>
 800d252:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d254:	07da      	lsls	r2, r3, #31
 800d256:	4605      	mov	r5, r0
 800d258:	d4e4      	bmi.n	800d224 <_fflush_r+0xc>
 800d25a:	89a3      	ldrh	r3, [r4, #12]
 800d25c:	059b      	lsls	r3, r3, #22
 800d25e:	d4e1      	bmi.n	800d224 <_fflush_r+0xc>
 800d260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d262:	f7fe fb3d 	bl	800b8e0 <__retarget_lock_release_recursive>
 800d266:	e7dd      	b.n	800d224 <_fflush_r+0xc>

0800d268 <__swhatbuf_r>:
 800d268:	b570      	push	{r4, r5, r6, lr}
 800d26a:	460c      	mov	r4, r1
 800d26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d270:	2900      	cmp	r1, #0
 800d272:	b096      	sub	sp, #88	@ 0x58
 800d274:	4615      	mov	r5, r2
 800d276:	461e      	mov	r6, r3
 800d278:	da0d      	bge.n	800d296 <__swhatbuf_r+0x2e>
 800d27a:	89a3      	ldrh	r3, [r4, #12]
 800d27c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d280:	f04f 0100 	mov.w	r1, #0
 800d284:	bf14      	ite	ne
 800d286:	2340      	movne	r3, #64	@ 0x40
 800d288:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d28c:	2000      	movs	r0, #0
 800d28e:	6031      	str	r1, [r6, #0]
 800d290:	602b      	str	r3, [r5, #0]
 800d292:	b016      	add	sp, #88	@ 0x58
 800d294:	bd70      	pop	{r4, r5, r6, pc}
 800d296:	466a      	mov	r2, sp
 800d298:	f000 f87c 	bl	800d394 <_fstat_r>
 800d29c:	2800      	cmp	r0, #0
 800d29e:	dbec      	blt.n	800d27a <__swhatbuf_r+0x12>
 800d2a0:	9901      	ldr	r1, [sp, #4]
 800d2a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d2a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d2aa:	4259      	negs	r1, r3
 800d2ac:	4159      	adcs	r1, r3
 800d2ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2b2:	e7eb      	b.n	800d28c <__swhatbuf_r+0x24>

0800d2b4 <__smakebuf_r>:
 800d2b4:	898b      	ldrh	r3, [r1, #12]
 800d2b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2b8:	079d      	lsls	r5, r3, #30
 800d2ba:	4606      	mov	r6, r0
 800d2bc:	460c      	mov	r4, r1
 800d2be:	d507      	bpl.n	800d2d0 <__smakebuf_r+0x1c>
 800d2c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d2c4:	6023      	str	r3, [r4, #0]
 800d2c6:	6123      	str	r3, [r4, #16]
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	6163      	str	r3, [r4, #20]
 800d2cc:	b003      	add	sp, #12
 800d2ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2d0:	ab01      	add	r3, sp, #4
 800d2d2:	466a      	mov	r2, sp
 800d2d4:	f7ff ffc8 	bl	800d268 <__swhatbuf_r>
 800d2d8:	9f00      	ldr	r7, [sp, #0]
 800d2da:	4605      	mov	r5, r0
 800d2dc:	4639      	mov	r1, r7
 800d2de:	4630      	mov	r0, r6
 800d2e0:	f7ff f9ce 	bl	800c680 <_malloc_r>
 800d2e4:	b948      	cbnz	r0, 800d2fa <__smakebuf_r+0x46>
 800d2e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2ea:	059a      	lsls	r2, r3, #22
 800d2ec:	d4ee      	bmi.n	800d2cc <__smakebuf_r+0x18>
 800d2ee:	f023 0303 	bic.w	r3, r3, #3
 800d2f2:	f043 0302 	orr.w	r3, r3, #2
 800d2f6:	81a3      	strh	r3, [r4, #12]
 800d2f8:	e7e2      	b.n	800d2c0 <__smakebuf_r+0xc>
 800d2fa:	89a3      	ldrh	r3, [r4, #12]
 800d2fc:	6020      	str	r0, [r4, #0]
 800d2fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d302:	81a3      	strh	r3, [r4, #12]
 800d304:	9b01      	ldr	r3, [sp, #4]
 800d306:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d30a:	b15b      	cbz	r3, 800d324 <__smakebuf_r+0x70>
 800d30c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d310:	4630      	mov	r0, r6
 800d312:	f000 f851 	bl	800d3b8 <_isatty_r>
 800d316:	b128      	cbz	r0, 800d324 <__smakebuf_r+0x70>
 800d318:	89a3      	ldrh	r3, [r4, #12]
 800d31a:	f023 0303 	bic.w	r3, r3, #3
 800d31e:	f043 0301 	orr.w	r3, r3, #1
 800d322:	81a3      	strh	r3, [r4, #12]
 800d324:	89a3      	ldrh	r3, [r4, #12]
 800d326:	431d      	orrs	r5, r3
 800d328:	81a5      	strh	r5, [r4, #12]
 800d32a:	e7cf      	b.n	800d2cc <__smakebuf_r+0x18>

0800d32c <_putc_r>:
 800d32c:	b570      	push	{r4, r5, r6, lr}
 800d32e:	460d      	mov	r5, r1
 800d330:	4614      	mov	r4, r2
 800d332:	4606      	mov	r6, r0
 800d334:	b118      	cbz	r0, 800d33e <_putc_r+0x12>
 800d336:	6a03      	ldr	r3, [r0, #32]
 800d338:	b90b      	cbnz	r3, 800d33e <_putc_r+0x12>
 800d33a:	f7fe f8cd 	bl	800b4d8 <__sinit>
 800d33e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d340:	07d8      	lsls	r0, r3, #31
 800d342:	d405      	bmi.n	800d350 <_putc_r+0x24>
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	0599      	lsls	r1, r3, #22
 800d348:	d402      	bmi.n	800d350 <_putc_r+0x24>
 800d34a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d34c:	f7fe fac7 	bl	800b8de <__retarget_lock_acquire_recursive>
 800d350:	68a3      	ldr	r3, [r4, #8]
 800d352:	3b01      	subs	r3, #1
 800d354:	2b00      	cmp	r3, #0
 800d356:	60a3      	str	r3, [r4, #8]
 800d358:	da05      	bge.n	800d366 <_putc_r+0x3a>
 800d35a:	69a2      	ldr	r2, [r4, #24]
 800d35c:	4293      	cmp	r3, r2
 800d35e:	db12      	blt.n	800d386 <_putc_r+0x5a>
 800d360:	b2eb      	uxtb	r3, r5
 800d362:	2b0a      	cmp	r3, #10
 800d364:	d00f      	beq.n	800d386 <_putc_r+0x5a>
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	1c5a      	adds	r2, r3, #1
 800d36a:	6022      	str	r2, [r4, #0]
 800d36c:	701d      	strb	r5, [r3, #0]
 800d36e:	b2ed      	uxtb	r5, r5
 800d370:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d372:	07da      	lsls	r2, r3, #31
 800d374:	d405      	bmi.n	800d382 <_putc_r+0x56>
 800d376:	89a3      	ldrh	r3, [r4, #12]
 800d378:	059b      	lsls	r3, r3, #22
 800d37a:	d402      	bmi.n	800d382 <_putc_r+0x56>
 800d37c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d37e:	f7fe faaf 	bl	800b8e0 <__retarget_lock_release_recursive>
 800d382:	4628      	mov	r0, r5
 800d384:	bd70      	pop	{r4, r5, r6, pc}
 800d386:	4629      	mov	r1, r5
 800d388:	4622      	mov	r2, r4
 800d38a:	4630      	mov	r0, r6
 800d38c:	f7fe f995 	bl	800b6ba <__swbuf_r>
 800d390:	4605      	mov	r5, r0
 800d392:	e7ed      	b.n	800d370 <_putc_r+0x44>

0800d394 <_fstat_r>:
 800d394:	b538      	push	{r3, r4, r5, lr}
 800d396:	4d07      	ldr	r5, [pc, #28]	@ (800d3b4 <_fstat_r+0x20>)
 800d398:	2300      	movs	r3, #0
 800d39a:	4604      	mov	r4, r0
 800d39c:	4608      	mov	r0, r1
 800d39e:	4611      	mov	r1, r2
 800d3a0:	602b      	str	r3, [r5, #0]
 800d3a2:	f7f5 f985 	bl	80026b0 <_fstat>
 800d3a6:	1c43      	adds	r3, r0, #1
 800d3a8:	d102      	bne.n	800d3b0 <_fstat_r+0x1c>
 800d3aa:	682b      	ldr	r3, [r5, #0]
 800d3ac:	b103      	cbz	r3, 800d3b0 <_fstat_r+0x1c>
 800d3ae:	6023      	str	r3, [r4, #0]
 800d3b0:	bd38      	pop	{r3, r4, r5, pc}
 800d3b2:	bf00      	nop
 800d3b4:	20002264 	.word	0x20002264

0800d3b8 <_isatty_r>:
 800d3b8:	b538      	push	{r3, r4, r5, lr}
 800d3ba:	4d06      	ldr	r5, [pc, #24]	@ (800d3d4 <_isatty_r+0x1c>)
 800d3bc:	2300      	movs	r3, #0
 800d3be:	4604      	mov	r4, r0
 800d3c0:	4608      	mov	r0, r1
 800d3c2:	602b      	str	r3, [r5, #0]
 800d3c4:	f7f5 f984 	bl	80026d0 <_isatty>
 800d3c8:	1c43      	adds	r3, r0, #1
 800d3ca:	d102      	bne.n	800d3d2 <_isatty_r+0x1a>
 800d3cc:	682b      	ldr	r3, [r5, #0]
 800d3ce:	b103      	cbz	r3, 800d3d2 <_isatty_r+0x1a>
 800d3d0:	6023      	str	r3, [r4, #0]
 800d3d2:	bd38      	pop	{r3, r4, r5, pc}
 800d3d4:	20002264 	.word	0x20002264

0800d3d8 <_sbrk_r>:
 800d3d8:	b538      	push	{r3, r4, r5, lr}
 800d3da:	4d06      	ldr	r5, [pc, #24]	@ (800d3f4 <_sbrk_r+0x1c>)
 800d3dc:	2300      	movs	r3, #0
 800d3de:	4604      	mov	r4, r0
 800d3e0:	4608      	mov	r0, r1
 800d3e2:	602b      	str	r3, [r5, #0]
 800d3e4:	f7f5 f98c 	bl	8002700 <_sbrk>
 800d3e8:	1c43      	adds	r3, r0, #1
 800d3ea:	d102      	bne.n	800d3f2 <_sbrk_r+0x1a>
 800d3ec:	682b      	ldr	r3, [r5, #0]
 800d3ee:	b103      	cbz	r3, 800d3f2 <_sbrk_r+0x1a>
 800d3f0:	6023      	str	r3, [r4, #0]
 800d3f2:	bd38      	pop	{r3, r4, r5, pc}
 800d3f4:	20002264 	.word	0x20002264

0800d3f8 <memcpy>:
 800d3f8:	440a      	add	r2, r1
 800d3fa:	4291      	cmp	r1, r2
 800d3fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d400:	d100      	bne.n	800d404 <memcpy+0xc>
 800d402:	4770      	bx	lr
 800d404:	b510      	push	{r4, lr}
 800d406:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d40a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d40e:	4291      	cmp	r1, r2
 800d410:	d1f9      	bne.n	800d406 <memcpy+0xe>
 800d412:	bd10      	pop	{r4, pc}

0800d414 <__assert_func>:
 800d414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d416:	4614      	mov	r4, r2
 800d418:	461a      	mov	r2, r3
 800d41a:	4b09      	ldr	r3, [pc, #36]	@ (800d440 <__assert_func+0x2c>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4605      	mov	r5, r0
 800d420:	68d8      	ldr	r0, [r3, #12]
 800d422:	b14c      	cbz	r4, 800d438 <__assert_func+0x24>
 800d424:	4b07      	ldr	r3, [pc, #28]	@ (800d444 <__assert_func+0x30>)
 800d426:	9100      	str	r1, [sp, #0]
 800d428:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d42c:	4906      	ldr	r1, [pc, #24]	@ (800d448 <__assert_func+0x34>)
 800d42e:	462b      	mov	r3, r5
 800d430:	f000 f842 	bl	800d4b8 <fiprintf>
 800d434:	f000 f852 	bl	800d4dc <abort>
 800d438:	4b04      	ldr	r3, [pc, #16]	@ (800d44c <__assert_func+0x38>)
 800d43a:	461c      	mov	r4, r3
 800d43c:	e7f3      	b.n	800d426 <__assert_func+0x12>
 800d43e:	bf00      	nop
 800d440:	2000012c 	.word	0x2000012c
 800d444:	0800e2f9 	.word	0x0800e2f9
 800d448:	0800e306 	.word	0x0800e306
 800d44c:	0800e334 	.word	0x0800e334

0800d450 <_calloc_r>:
 800d450:	b570      	push	{r4, r5, r6, lr}
 800d452:	fba1 5402 	umull	r5, r4, r1, r2
 800d456:	b934      	cbnz	r4, 800d466 <_calloc_r+0x16>
 800d458:	4629      	mov	r1, r5
 800d45a:	f7ff f911 	bl	800c680 <_malloc_r>
 800d45e:	4606      	mov	r6, r0
 800d460:	b928      	cbnz	r0, 800d46e <_calloc_r+0x1e>
 800d462:	4630      	mov	r0, r6
 800d464:	bd70      	pop	{r4, r5, r6, pc}
 800d466:	220c      	movs	r2, #12
 800d468:	6002      	str	r2, [r0, #0]
 800d46a:	2600      	movs	r6, #0
 800d46c:	e7f9      	b.n	800d462 <_calloc_r+0x12>
 800d46e:	462a      	mov	r2, r5
 800d470:	4621      	mov	r1, r4
 800d472:	f7fe f9b7 	bl	800b7e4 <memset>
 800d476:	e7f4      	b.n	800d462 <_calloc_r+0x12>

0800d478 <__ascii_mbtowc>:
 800d478:	b082      	sub	sp, #8
 800d47a:	b901      	cbnz	r1, 800d47e <__ascii_mbtowc+0x6>
 800d47c:	a901      	add	r1, sp, #4
 800d47e:	b142      	cbz	r2, 800d492 <__ascii_mbtowc+0x1a>
 800d480:	b14b      	cbz	r3, 800d496 <__ascii_mbtowc+0x1e>
 800d482:	7813      	ldrb	r3, [r2, #0]
 800d484:	600b      	str	r3, [r1, #0]
 800d486:	7812      	ldrb	r2, [r2, #0]
 800d488:	1e10      	subs	r0, r2, #0
 800d48a:	bf18      	it	ne
 800d48c:	2001      	movne	r0, #1
 800d48e:	b002      	add	sp, #8
 800d490:	4770      	bx	lr
 800d492:	4610      	mov	r0, r2
 800d494:	e7fb      	b.n	800d48e <__ascii_mbtowc+0x16>
 800d496:	f06f 0001 	mvn.w	r0, #1
 800d49a:	e7f8      	b.n	800d48e <__ascii_mbtowc+0x16>

0800d49c <__ascii_wctomb>:
 800d49c:	4603      	mov	r3, r0
 800d49e:	4608      	mov	r0, r1
 800d4a0:	b141      	cbz	r1, 800d4b4 <__ascii_wctomb+0x18>
 800d4a2:	2aff      	cmp	r2, #255	@ 0xff
 800d4a4:	d904      	bls.n	800d4b0 <__ascii_wctomb+0x14>
 800d4a6:	228a      	movs	r2, #138	@ 0x8a
 800d4a8:	601a      	str	r2, [r3, #0]
 800d4aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ae:	4770      	bx	lr
 800d4b0:	700a      	strb	r2, [r1, #0]
 800d4b2:	2001      	movs	r0, #1
 800d4b4:	4770      	bx	lr
	...

0800d4b8 <fiprintf>:
 800d4b8:	b40e      	push	{r1, r2, r3}
 800d4ba:	b503      	push	{r0, r1, lr}
 800d4bc:	4601      	mov	r1, r0
 800d4be:	ab03      	add	r3, sp, #12
 800d4c0:	4805      	ldr	r0, [pc, #20]	@ (800d4d8 <fiprintf+0x20>)
 800d4c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4c6:	6800      	ldr	r0, [r0, #0]
 800d4c8:	9301      	str	r3, [sp, #4]
 800d4ca:	f7ff fd09 	bl	800cee0 <_vfiprintf_r>
 800d4ce:	b002      	add	sp, #8
 800d4d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4d4:	b003      	add	sp, #12
 800d4d6:	4770      	bx	lr
 800d4d8:	2000012c 	.word	0x2000012c

0800d4dc <abort>:
 800d4dc:	b508      	push	{r3, lr}
 800d4de:	2006      	movs	r0, #6
 800d4e0:	f000 f82c 	bl	800d53c <raise>
 800d4e4:	2001      	movs	r0, #1
 800d4e6:	f7f5 f8af 	bl	8002648 <_exit>

0800d4ea <_raise_r>:
 800d4ea:	291f      	cmp	r1, #31
 800d4ec:	b538      	push	{r3, r4, r5, lr}
 800d4ee:	4605      	mov	r5, r0
 800d4f0:	460c      	mov	r4, r1
 800d4f2:	d904      	bls.n	800d4fe <_raise_r+0x14>
 800d4f4:	2316      	movs	r3, #22
 800d4f6:	6003      	str	r3, [r0, #0]
 800d4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4fc:	bd38      	pop	{r3, r4, r5, pc}
 800d4fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d500:	b112      	cbz	r2, 800d508 <_raise_r+0x1e>
 800d502:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d506:	b94b      	cbnz	r3, 800d51c <_raise_r+0x32>
 800d508:	4628      	mov	r0, r5
 800d50a:	f000 f831 	bl	800d570 <_getpid_r>
 800d50e:	4622      	mov	r2, r4
 800d510:	4601      	mov	r1, r0
 800d512:	4628      	mov	r0, r5
 800d514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d518:	f000 b818 	b.w	800d54c <_kill_r>
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d00a      	beq.n	800d536 <_raise_r+0x4c>
 800d520:	1c59      	adds	r1, r3, #1
 800d522:	d103      	bne.n	800d52c <_raise_r+0x42>
 800d524:	2316      	movs	r3, #22
 800d526:	6003      	str	r3, [r0, #0]
 800d528:	2001      	movs	r0, #1
 800d52a:	e7e7      	b.n	800d4fc <_raise_r+0x12>
 800d52c:	2100      	movs	r1, #0
 800d52e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d532:	4620      	mov	r0, r4
 800d534:	4798      	blx	r3
 800d536:	2000      	movs	r0, #0
 800d538:	e7e0      	b.n	800d4fc <_raise_r+0x12>
	...

0800d53c <raise>:
 800d53c:	4b02      	ldr	r3, [pc, #8]	@ (800d548 <raise+0xc>)
 800d53e:	4601      	mov	r1, r0
 800d540:	6818      	ldr	r0, [r3, #0]
 800d542:	f7ff bfd2 	b.w	800d4ea <_raise_r>
 800d546:	bf00      	nop
 800d548:	2000012c 	.word	0x2000012c

0800d54c <_kill_r>:
 800d54c:	b538      	push	{r3, r4, r5, lr}
 800d54e:	4d07      	ldr	r5, [pc, #28]	@ (800d56c <_kill_r+0x20>)
 800d550:	2300      	movs	r3, #0
 800d552:	4604      	mov	r4, r0
 800d554:	4608      	mov	r0, r1
 800d556:	4611      	mov	r1, r2
 800d558:	602b      	str	r3, [r5, #0]
 800d55a:	f7f5 f865 	bl	8002628 <_kill>
 800d55e:	1c43      	adds	r3, r0, #1
 800d560:	d102      	bne.n	800d568 <_kill_r+0x1c>
 800d562:	682b      	ldr	r3, [r5, #0]
 800d564:	b103      	cbz	r3, 800d568 <_kill_r+0x1c>
 800d566:	6023      	str	r3, [r4, #0]
 800d568:	bd38      	pop	{r3, r4, r5, pc}
 800d56a:	bf00      	nop
 800d56c:	20002264 	.word	0x20002264

0800d570 <_getpid_r>:
 800d570:	f7f5 b852 	b.w	8002618 <_getpid>
 800d574:	0000      	movs	r0, r0
	...

0800d578 <exp>:
 800d578:	b538      	push	{r3, r4, r5, lr}
 800d57a:	ed2d 8b02 	vpush	{d8}
 800d57e:	ec55 4b10 	vmov	r4, r5, d0
 800d582:	f000 f895 	bl	800d6b0 <__ieee754_exp>
 800d586:	eeb0 8a40 	vmov.f32	s16, s0
 800d58a:	eef0 8a60 	vmov.f32	s17, s1
 800d58e:	ec45 4b10 	vmov	d0, r4, r5
 800d592:	f000 f877 	bl	800d684 <finite>
 800d596:	b168      	cbz	r0, 800d5b4 <exp+0x3c>
 800d598:	a317      	add	r3, pc, #92	@ (adr r3, 800d5f8 <exp+0x80>)
 800d59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59e:	4620      	mov	r0, r4
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	f7f3 fab9 	bl	8000b18 <__aeabi_dcmpgt>
 800d5a6:	b160      	cbz	r0, 800d5c2 <exp+0x4a>
 800d5a8:	f7fe f96e 	bl	800b888 <__errno>
 800d5ac:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 800d5e8 <exp+0x70>
 800d5b0:	2322      	movs	r3, #34	@ 0x22
 800d5b2:	6003      	str	r3, [r0, #0]
 800d5b4:	eeb0 0a48 	vmov.f32	s0, s16
 800d5b8:	eef0 0a68 	vmov.f32	s1, s17
 800d5bc:	ecbd 8b02 	vpop	{d8}
 800d5c0:	bd38      	pop	{r3, r4, r5, pc}
 800d5c2:	a30f      	add	r3, pc, #60	@ (adr r3, 800d600 <exp+0x88>)
 800d5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	4629      	mov	r1, r5
 800d5cc:	f7f3 fa86 	bl	8000adc <__aeabi_dcmplt>
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	d0ef      	beq.n	800d5b4 <exp+0x3c>
 800d5d4:	f7fe f958 	bl	800b888 <__errno>
 800d5d8:	2322      	movs	r3, #34	@ 0x22
 800d5da:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 800d5f0 <exp+0x78>
 800d5de:	6003      	str	r3, [r0, #0]
 800d5e0:	e7e8      	b.n	800d5b4 <exp+0x3c>
 800d5e2:	bf00      	nop
 800d5e4:	f3af 8000 	nop.w
 800d5e8:	00000000 	.word	0x00000000
 800d5ec:	7ff00000 	.word	0x7ff00000
	...
 800d5f8:	fefa39ef 	.word	0xfefa39ef
 800d5fc:	40862e42 	.word	0x40862e42
 800d600:	d52d3051 	.word	0xd52d3051
 800d604:	c0874910 	.word	0xc0874910

0800d608 <log>:
 800d608:	b538      	push	{r3, r4, r5, lr}
 800d60a:	ed2d 8b02 	vpush	{d8}
 800d60e:	ec55 4b10 	vmov	r4, r5, d0
 800d612:	f000 f9c9 	bl	800d9a8 <__ieee754_log>
 800d616:	4622      	mov	r2, r4
 800d618:	462b      	mov	r3, r5
 800d61a:	4620      	mov	r0, r4
 800d61c:	4629      	mov	r1, r5
 800d61e:	eeb0 8a40 	vmov.f32	s16, s0
 800d622:	eef0 8a60 	vmov.f32	s17, s1
 800d626:	f7f3 fa81 	bl	8000b2c <__aeabi_dcmpun>
 800d62a:	b998      	cbnz	r0, 800d654 <log+0x4c>
 800d62c:	2200      	movs	r2, #0
 800d62e:	2300      	movs	r3, #0
 800d630:	4620      	mov	r0, r4
 800d632:	4629      	mov	r1, r5
 800d634:	f7f3 fa70 	bl	8000b18 <__aeabi_dcmpgt>
 800d638:	b960      	cbnz	r0, 800d654 <log+0x4c>
 800d63a:	2200      	movs	r2, #0
 800d63c:	2300      	movs	r3, #0
 800d63e:	4620      	mov	r0, r4
 800d640:	4629      	mov	r1, r5
 800d642:	f7f3 fa41 	bl	8000ac8 <__aeabi_dcmpeq>
 800d646:	b160      	cbz	r0, 800d662 <log+0x5a>
 800d648:	f7fe f91e 	bl	800b888 <__errno>
 800d64c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800d678 <log+0x70>
 800d650:	2322      	movs	r3, #34	@ 0x22
 800d652:	6003      	str	r3, [r0, #0]
 800d654:	eeb0 0a48 	vmov.f32	s0, s16
 800d658:	eef0 0a68 	vmov.f32	s1, s17
 800d65c:	ecbd 8b02 	vpop	{d8}
 800d660:	bd38      	pop	{r3, r4, r5, pc}
 800d662:	f7fe f911 	bl	800b888 <__errno>
 800d666:	ecbd 8b02 	vpop	{d8}
 800d66a:	2321      	movs	r3, #33	@ 0x21
 800d66c:	6003      	str	r3, [r0, #0]
 800d66e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d672:	4803      	ldr	r0, [pc, #12]	@ (800d680 <log+0x78>)
 800d674:	f000 b814 	b.w	800d6a0 <nan>
 800d678:	00000000 	.word	0x00000000
 800d67c:	fff00000 	.word	0xfff00000
 800d680:	0800e334 	.word	0x0800e334

0800d684 <finite>:
 800d684:	b082      	sub	sp, #8
 800d686:	ed8d 0b00 	vstr	d0, [sp]
 800d68a:	9801      	ldr	r0, [sp, #4]
 800d68c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800d690:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800d694:	0fc0      	lsrs	r0, r0, #31
 800d696:	b002      	add	sp, #8
 800d698:	4770      	bx	lr
 800d69a:	0000      	movs	r0, r0
 800d69c:	0000      	movs	r0, r0
	...

0800d6a0 <nan>:
 800d6a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d6a8 <nan+0x8>
 800d6a4:	4770      	bx	lr
 800d6a6:	bf00      	nop
 800d6a8:	00000000 	.word	0x00000000
 800d6ac:	7ff80000 	.word	0x7ff80000

0800d6b0 <__ieee754_exp>:
 800d6b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d6b4:	ec55 4b10 	vmov	r4, r5, d0
 800d6b8:	49b1      	ldr	r1, [pc, #708]	@ (800d980 <__ieee754_exp+0x2d0>)
 800d6ba:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800d6be:	428a      	cmp	r2, r1
 800d6c0:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800d6c4:	d936      	bls.n	800d734 <__ieee754_exp+0x84>
 800d6c6:	49af      	ldr	r1, [pc, #700]	@ (800d984 <__ieee754_exp+0x2d4>)
 800d6c8:	428a      	cmp	r2, r1
 800d6ca:	d914      	bls.n	800d6f6 <__ieee754_exp+0x46>
 800d6cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d6d0:	4323      	orrs	r3, r4
 800d6d2:	4622      	mov	r2, r4
 800d6d4:	d007      	beq.n	800d6e6 <__ieee754_exp+0x36>
 800d6d6:	462b      	mov	r3, r5
 800d6d8:	4620      	mov	r0, r4
 800d6da:	4629      	mov	r1, r5
 800d6dc:	f7f2 fdd6 	bl	800028c <__adddf3>
 800d6e0:	4604      	mov	r4, r0
 800d6e2:	460d      	mov	r5, r1
 800d6e4:	e002      	b.n	800d6ec <__ieee754_exp+0x3c>
 800d6e6:	2e00      	cmp	r6, #0
 800d6e8:	f040 8118 	bne.w	800d91c <__ieee754_exp+0x26c>
 800d6ec:	ec45 4b10 	vmov	d0, r4, r5
 800d6f0:	b004      	add	sp, #16
 800d6f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6f6:	a38c      	add	r3, pc, #560	@ (adr r3, 800d928 <__ieee754_exp+0x278>)
 800d6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fc:	4620      	mov	r0, r4
 800d6fe:	4629      	mov	r1, r5
 800d700:	f7f3 fa0a 	bl	8000b18 <__aeabi_dcmpgt>
 800d704:	4607      	mov	r7, r0
 800d706:	b128      	cbz	r0, 800d714 <__ieee754_exp+0x64>
 800d708:	2000      	movs	r0, #0
 800d70a:	b004      	add	sp, #16
 800d70c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d710:	f000 bb36 	b.w	800dd80 <__math_oflow>
 800d714:	a386      	add	r3, pc, #536	@ (adr r3, 800d930 <__ieee754_exp+0x280>)
 800d716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71a:	4620      	mov	r0, r4
 800d71c:	4629      	mov	r1, r5
 800d71e:	f7f3 f9dd 	bl	8000adc <__aeabi_dcmplt>
 800d722:	2800      	cmp	r0, #0
 800d724:	f000 8087 	beq.w	800d836 <__ieee754_exp+0x186>
 800d728:	4638      	mov	r0, r7
 800d72a:	b004      	add	sp, #16
 800d72c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d730:	f000 bb1e 	b.w	800dd70 <__math_uflow>
 800d734:	4b94      	ldr	r3, [pc, #592]	@ (800d988 <__ieee754_exp+0x2d8>)
 800d736:	429a      	cmp	r2, r3
 800d738:	f240 80a9 	bls.w	800d88e <__ieee754_exp+0x1de>
 800d73c:	4b93      	ldr	r3, [pc, #588]	@ (800d98c <__ieee754_exp+0x2dc>)
 800d73e:	429a      	cmp	r2, r3
 800d740:	d879      	bhi.n	800d836 <__ieee754_exp+0x186>
 800d742:	4b93      	ldr	r3, [pc, #588]	@ (800d990 <__ieee754_exp+0x2e0>)
 800d744:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74c:	4620      	mov	r0, r4
 800d74e:	4629      	mov	r1, r5
 800d750:	f7f2 fd9a 	bl	8000288 <__aeabi_dsub>
 800d754:	4b8f      	ldr	r3, [pc, #572]	@ (800d994 <__ieee754_exp+0x2e4>)
 800d756:	00f7      	lsls	r7, r6, #3
 800d758:	443b      	add	r3, r7
 800d75a:	ed93 7b00 	vldr	d7, [r3]
 800d75e:	ed8d 7b00 	vstr	d7, [sp]
 800d762:	f086 0a01 	eor.w	sl, r6, #1
 800d766:	4680      	mov	r8, r0
 800d768:	4689      	mov	r9, r1
 800d76a:	ebaa 0a06 	sub.w	sl, sl, r6
 800d76e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d772:	4640      	mov	r0, r8
 800d774:	4649      	mov	r1, r9
 800d776:	f7f2 fd87 	bl	8000288 <__aeabi_dsub>
 800d77a:	4604      	mov	r4, r0
 800d77c:	460d      	mov	r5, r1
 800d77e:	4622      	mov	r2, r4
 800d780:	462b      	mov	r3, r5
 800d782:	4620      	mov	r0, r4
 800d784:	4629      	mov	r1, r5
 800d786:	f7f2 ff37 	bl	80005f8 <__aeabi_dmul>
 800d78a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d938 <__ieee754_exp+0x288>)
 800d78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d790:	4606      	mov	r6, r0
 800d792:	460f      	mov	r7, r1
 800d794:	f7f2 ff30 	bl	80005f8 <__aeabi_dmul>
 800d798:	a369      	add	r3, pc, #420	@ (adr r3, 800d940 <__ieee754_exp+0x290>)
 800d79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d79e:	f7f2 fd73 	bl	8000288 <__aeabi_dsub>
 800d7a2:	4632      	mov	r2, r6
 800d7a4:	463b      	mov	r3, r7
 800d7a6:	f7f2 ff27 	bl	80005f8 <__aeabi_dmul>
 800d7aa:	a367      	add	r3, pc, #412	@ (adr r3, 800d948 <__ieee754_exp+0x298>)
 800d7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b0:	f7f2 fd6c 	bl	800028c <__adddf3>
 800d7b4:	4632      	mov	r2, r6
 800d7b6:	463b      	mov	r3, r7
 800d7b8:	f7f2 ff1e 	bl	80005f8 <__aeabi_dmul>
 800d7bc:	a364      	add	r3, pc, #400	@ (adr r3, 800d950 <__ieee754_exp+0x2a0>)
 800d7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c2:	f7f2 fd61 	bl	8000288 <__aeabi_dsub>
 800d7c6:	4632      	mov	r2, r6
 800d7c8:	463b      	mov	r3, r7
 800d7ca:	f7f2 ff15 	bl	80005f8 <__aeabi_dmul>
 800d7ce:	a362      	add	r3, pc, #392	@ (adr r3, 800d958 <__ieee754_exp+0x2a8>)
 800d7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d4:	f7f2 fd5a 	bl	800028c <__adddf3>
 800d7d8:	4632      	mov	r2, r6
 800d7da:	463b      	mov	r3, r7
 800d7dc:	f7f2 ff0c 	bl	80005f8 <__aeabi_dmul>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f2 fd4e 	bl	8000288 <__aeabi_dsub>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	4606      	mov	r6, r0
 800d7f2:	460f      	mov	r7, r1
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	4629      	mov	r1, r5
 800d7f8:	f7f2 fefe 	bl	80005f8 <__aeabi_dmul>
 800d7fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d800:	f1ba 0f00 	cmp.w	sl, #0
 800d804:	d15c      	bne.n	800d8c0 <__ieee754_exp+0x210>
 800d806:	2200      	movs	r2, #0
 800d808:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d80c:	4630      	mov	r0, r6
 800d80e:	4639      	mov	r1, r7
 800d810:	f7f2 fd3a 	bl	8000288 <__aeabi_dsub>
 800d814:	4602      	mov	r2, r0
 800d816:	460b      	mov	r3, r1
 800d818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d81c:	f7f3 f816 	bl	800084c <__aeabi_ddiv>
 800d820:	4622      	mov	r2, r4
 800d822:	462b      	mov	r3, r5
 800d824:	f7f2 fd30 	bl	8000288 <__aeabi_dsub>
 800d828:	4602      	mov	r2, r0
 800d82a:	460b      	mov	r3, r1
 800d82c:	2000      	movs	r0, #0
 800d82e:	495a      	ldr	r1, [pc, #360]	@ (800d998 <__ieee754_exp+0x2e8>)
 800d830:	f7f2 fd2a 	bl	8000288 <__aeabi_dsub>
 800d834:	e754      	b.n	800d6e0 <__ieee754_exp+0x30>
 800d836:	4b59      	ldr	r3, [pc, #356]	@ (800d99c <__ieee754_exp+0x2ec>)
 800d838:	4620      	mov	r0, r4
 800d83a:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800d83e:	4629      	mov	r1, r5
 800d840:	a347      	add	r3, pc, #284	@ (adr r3, 800d960 <__ieee754_exp+0x2b0>)
 800d842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d846:	f7f2 fed7 	bl	80005f8 <__aeabi_dmul>
 800d84a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d84e:	f7f2 fd1d 	bl	800028c <__adddf3>
 800d852:	f7f3 f981 	bl	8000b58 <__aeabi_d2iz>
 800d856:	4682      	mov	sl, r0
 800d858:	f7f2 fe64 	bl	8000524 <__aeabi_i2d>
 800d85c:	a342      	add	r3, pc, #264	@ (adr r3, 800d968 <__ieee754_exp+0x2b8>)
 800d85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d862:	4606      	mov	r6, r0
 800d864:	460f      	mov	r7, r1
 800d866:	f7f2 fec7 	bl	80005f8 <__aeabi_dmul>
 800d86a:	4602      	mov	r2, r0
 800d86c:	460b      	mov	r3, r1
 800d86e:	4620      	mov	r0, r4
 800d870:	4629      	mov	r1, r5
 800d872:	f7f2 fd09 	bl	8000288 <__aeabi_dsub>
 800d876:	a33e      	add	r3, pc, #248	@ (adr r3, 800d970 <__ieee754_exp+0x2c0>)
 800d878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87c:	4680      	mov	r8, r0
 800d87e:	4689      	mov	r9, r1
 800d880:	4630      	mov	r0, r6
 800d882:	4639      	mov	r1, r7
 800d884:	f7f2 feb8 	bl	80005f8 <__aeabi_dmul>
 800d888:	e9cd 0100 	strd	r0, r1, [sp]
 800d88c:	e76f      	b.n	800d76e <__ieee754_exp+0xbe>
 800d88e:	4b44      	ldr	r3, [pc, #272]	@ (800d9a0 <__ieee754_exp+0x2f0>)
 800d890:	429a      	cmp	r2, r3
 800d892:	d810      	bhi.n	800d8b6 <__ieee754_exp+0x206>
 800d894:	a338      	add	r3, pc, #224	@ (adr r3, 800d978 <__ieee754_exp+0x2c8>)
 800d896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89a:	4620      	mov	r0, r4
 800d89c:	4629      	mov	r1, r5
 800d89e:	f7f2 fcf5 	bl	800028c <__adddf3>
 800d8a2:	4b3d      	ldr	r3, [pc, #244]	@ (800d998 <__ieee754_exp+0x2e8>)
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	f7f3 f937 	bl	8000b18 <__aeabi_dcmpgt>
 800d8aa:	b138      	cbz	r0, 800d8bc <__ieee754_exp+0x20c>
 800d8ac:	4b3a      	ldr	r3, [pc, #232]	@ (800d998 <__ieee754_exp+0x2e8>)
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	4629      	mov	r1, r5
 800d8b4:	e712      	b.n	800d6dc <__ieee754_exp+0x2c>
 800d8b6:	f04f 0a00 	mov.w	sl, #0
 800d8ba:	e760      	b.n	800d77e <__ieee754_exp+0xce>
 800d8bc:	4682      	mov	sl, r0
 800d8be:	e75e      	b.n	800d77e <__ieee754_exp+0xce>
 800d8c0:	4632      	mov	r2, r6
 800d8c2:	463b      	mov	r3, r7
 800d8c4:	2000      	movs	r0, #0
 800d8c6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800d8ca:	f7f2 fcdd 	bl	8000288 <__aeabi_dsub>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d6:	f7f2 ffb9 	bl	800084c <__aeabi_ddiv>
 800d8da:	4602      	mov	r2, r0
 800d8dc:	460b      	mov	r3, r1
 800d8de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d8e2:	f7f2 fcd1 	bl	8000288 <__aeabi_dsub>
 800d8e6:	4642      	mov	r2, r8
 800d8e8:	464b      	mov	r3, r9
 800d8ea:	f7f2 fccd 	bl	8000288 <__aeabi_dsub>
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	460b      	mov	r3, r1
 800d8f2:	2000      	movs	r0, #0
 800d8f4:	4928      	ldr	r1, [pc, #160]	@ (800d998 <__ieee754_exp+0x2e8>)
 800d8f6:	f7f2 fcc7 	bl	8000288 <__aeabi_dsub>
 800d8fa:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 800d8fe:	4592      	cmp	sl, r2
 800d900:	db02      	blt.n	800d908 <__ieee754_exp+0x258>
 800d902:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d906:	e6eb      	b.n	800d6e0 <__ieee754_exp+0x30>
 800d908:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 800d90c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d910:	2200      	movs	r2, #0
 800d912:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 800d916:	f7f2 fe6f 	bl	80005f8 <__aeabi_dmul>
 800d91a:	e6e1      	b.n	800d6e0 <__ieee754_exp+0x30>
 800d91c:	2400      	movs	r4, #0
 800d91e:	2500      	movs	r5, #0
 800d920:	e6e4      	b.n	800d6ec <__ieee754_exp+0x3c>
 800d922:	bf00      	nop
 800d924:	f3af 8000 	nop.w
 800d928:	fefa39ef 	.word	0xfefa39ef
 800d92c:	40862e42 	.word	0x40862e42
 800d930:	d52d3051 	.word	0xd52d3051
 800d934:	c0874910 	.word	0xc0874910
 800d938:	72bea4d0 	.word	0x72bea4d0
 800d93c:	3e663769 	.word	0x3e663769
 800d940:	c5d26bf1 	.word	0xc5d26bf1
 800d944:	3ebbbd41 	.word	0x3ebbbd41
 800d948:	af25de2c 	.word	0xaf25de2c
 800d94c:	3f11566a 	.word	0x3f11566a
 800d950:	16bebd93 	.word	0x16bebd93
 800d954:	3f66c16c 	.word	0x3f66c16c
 800d958:	5555553e 	.word	0x5555553e
 800d95c:	3fc55555 	.word	0x3fc55555
 800d960:	652b82fe 	.word	0x652b82fe
 800d964:	3ff71547 	.word	0x3ff71547
 800d968:	fee00000 	.word	0xfee00000
 800d96c:	3fe62e42 	.word	0x3fe62e42
 800d970:	35793c76 	.word	0x35793c76
 800d974:	3dea39ef 	.word	0x3dea39ef
 800d978:	8800759c 	.word	0x8800759c
 800d97c:	7e37e43c 	.word	0x7e37e43c
 800d980:	40862e41 	.word	0x40862e41
 800d984:	7fefffff 	.word	0x7fefffff
 800d988:	3fd62e42 	.word	0x3fd62e42
 800d98c:	3ff0a2b1 	.word	0x3ff0a2b1
 800d990:	0800e550 	.word	0x0800e550
 800d994:	0800e540 	.word	0x0800e540
 800d998:	3ff00000 	.word	0x3ff00000
 800d99c:	0800e560 	.word	0x0800e560
 800d9a0:	3defffff 	.word	0x3defffff
 800d9a4:	00000000 	.word	0x00000000

0800d9a8 <__ieee754_log>:
 800d9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ac:	ec51 0b10 	vmov	r0, r1, d0
 800d9b0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800d9b4:	b087      	sub	sp, #28
 800d9b6:	460d      	mov	r5, r1
 800d9b8:	da26      	bge.n	800da08 <__ieee754_log+0x60>
 800d9ba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d9be:	4303      	orrs	r3, r0
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	d10a      	bne.n	800d9da <__ieee754_log+0x32>
 800d9c4:	49ce      	ldr	r1, [pc, #824]	@ (800dd00 <__ieee754_log+0x358>)
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	2000      	movs	r0, #0
 800d9cc:	f7f2 ff3e 	bl	800084c <__aeabi_ddiv>
 800d9d0:	ec41 0b10 	vmov	d0, r0, r1
 800d9d4:	b007      	add	sp, #28
 800d9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9da:	2900      	cmp	r1, #0
 800d9dc:	da05      	bge.n	800d9ea <__ieee754_log+0x42>
 800d9de:	460b      	mov	r3, r1
 800d9e0:	f7f2 fc52 	bl	8000288 <__aeabi_dsub>
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	e7f0      	b.n	800d9cc <__ieee754_log+0x24>
 800d9ea:	4bc6      	ldr	r3, [pc, #792]	@ (800dd04 <__ieee754_log+0x35c>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f7f2 fe03 	bl	80005f8 <__aeabi_dmul>
 800d9f2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800d9f6:	460d      	mov	r5, r1
 800d9f8:	4ac3      	ldr	r2, [pc, #780]	@ (800dd08 <__ieee754_log+0x360>)
 800d9fa:	4295      	cmp	r5, r2
 800d9fc:	dd06      	ble.n	800da0c <__ieee754_log+0x64>
 800d9fe:	4602      	mov	r2, r0
 800da00:	460b      	mov	r3, r1
 800da02:	f7f2 fc43 	bl	800028c <__adddf3>
 800da06:	e7e3      	b.n	800d9d0 <__ieee754_log+0x28>
 800da08:	2300      	movs	r3, #0
 800da0a:	e7f5      	b.n	800d9f8 <__ieee754_log+0x50>
 800da0c:	152c      	asrs	r4, r5, #20
 800da0e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800da12:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800da16:	441c      	add	r4, r3
 800da18:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800da1c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800da20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800da24:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800da28:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800da2c:	ea42 0105 	orr.w	r1, r2, r5
 800da30:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800da34:	2200      	movs	r2, #0
 800da36:	4bb5      	ldr	r3, [pc, #724]	@ (800dd0c <__ieee754_log+0x364>)
 800da38:	f7f2 fc26 	bl	8000288 <__aeabi_dsub>
 800da3c:	1cab      	adds	r3, r5, #2
 800da3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da42:	2b02      	cmp	r3, #2
 800da44:	4682      	mov	sl, r0
 800da46:	468b      	mov	fp, r1
 800da48:	f04f 0200 	mov.w	r2, #0
 800da4c:	dc53      	bgt.n	800daf6 <__ieee754_log+0x14e>
 800da4e:	2300      	movs	r3, #0
 800da50:	f7f3 f83a 	bl	8000ac8 <__aeabi_dcmpeq>
 800da54:	b1d0      	cbz	r0, 800da8c <__ieee754_log+0xe4>
 800da56:	2c00      	cmp	r4, #0
 800da58:	f000 8120 	beq.w	800dc9c <__ieee754_log+0x2f4>
 800da5c:	4620      	mov	r0, r4
 800da5e:	f7f2 fd61 	bl	8000524 <__aeabi_i2d>
 800da62:	a391      	add	r3, pc, #580	@ (adr r3, 800dca8 <__ieee754_log+0x300>)
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	4606      	mov	r6, r0
 800da6a:	460f      	mov	r7, r1
 800da6c:	f7f2 fdc4 	bl	80005f8 <__aeabi_dmul>
 800da70:	a38f      	add	r3, pc, #572	@ (adr r3, 800dcb0 <__ieee754_log+0x308>)
 800da72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da76:	4604      	mov	r4, r0
 800da78:	460d      	mov	r5, r1
 800da7a:	4630      	mov	r0, r6
 800da7c:	4639      	mov	r1, r7
 800da7e:	f7f2 fdbb 	bl	80005f8 <__aeabi_dmul>
 800da82:	4602      	mov	r2, r0
 800da84:	460b      	mov	r3, r1
 800da86:	4620      	mov	r0, r4
 800da88:	4629      	mov	r1, r5
 800da8a:	e7ba      	b.n	800da02 <__ieee754_log+0x5a>
 800da8c:	a38a      	add	r3, pc, #552	@ (adr r3, 800dcb8 <__ieee754_log+0x310>)
 800da8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da92:	4650      	mov	r0, sl
 800da94:	4659      	mov	r1, fp
 800da96:	f7f2 fdaf 	bl	80005f8 <__aeabi_dmul>
 800da9a:	4602      	mov	r2, r0
 800da9c:	460b      	mov	r3, r1
 800da9e:	2000      	movs	r0, #0
 800daa0:	499b      	ldr	r1, [pc, #620]	@ (800dd10 <__ieee754_log+0x368>)
 800daa2:	f7f2 fbf1 	bl	8000288 <__aeabi_dsub>
 800daa6:	4652      	mov	r2, sl
 800daa8:	4606      	mov	r6, r0
 800daaa:	460f      	mov	r7, r1
 800daac:	465b      	mov	r3, fp
 800daae:	4650      	mov	r0, sl
 800dab0:	4659      	mov	r1, fp
 800dab2:	f7f2 fda1 	bl	80005f8 <__aeabi_dmul>
 800dab6:	4602      	mov	r2, r0
 800dab8:	460b      	mov	r3, r1
 800daba:	4630      	mov	r0, r6
 800dabc:	4639      	mov	r1, r7
 800dabe:	f7f2 fd9b 	bl	80005f8 <__aeabi_dmul>
 800dac2:	4606      	mov	r6, r0
 800dac4:	460f      	mov	r7, r1
 800dac6:	b914      	cbnz	r4, 800dace <__ieee754_log+0x126>
 800dac8:	4632      	mov	r2, r6
 800daca:	463b      	mov	r3, r7
 800dacc:	e0a0      	b.n	800dc10 <__ieee754_log+0x268>
 800dace:	4620      	mov	r0, r4
 800dad0:	f7f2 fd28 	bl	8000524 <__aeabi_i2d>
 800dad4:	a374      	add	r3, pc, #464	@ (adr r3, 800dca8 <__ieee754_log+0x300>)
 800dad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dada:	4680      	mov	r8, r0
 800dadc:	4689      	mov	r9, r1
 800dade:	f7f2 fd8b 	bl	80005f8 <__aeabi_dmul>
 800dae2:	a373      	add	r3, pc, #460	@ (adr r3, 800dcb0 <__ieee754_log+0x308>)
 800dae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae8:	4604      	mov	r4, r0
 800daea:	460d      	mov	r5, r1
 800daec:	4640      	mov	r0, r8
 800daee:	4649      	mov	r1, r9
 800daf0:	f7f2 fd82 	bl	80005f8 <__aeabi_dmul>
 800daf4:	e0a5      	b.n	800dc42 <__ieee754_log+0x29a>
 800daf6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dafa:	f7f2 fbc7 	bl	800028c <__adddf3>
 800dafe:	4602      	mov	r2, r0
 800db00:	460b      	mov	r3, r1
 800db02:	4650      	mov	r0, sl
 800db04:	4659      	mov	r1, fp
 800db06:	f7f2 fea1 	bl	800084c <__aeabi_ddiv>
 800db0a:	e9cd 0100 	strd	r0, r1, [sp]
 800db0e:	4620      	mov	r0, r4
 800db10:	f7f2 fd08 	bl	8000524 <__aeabi_i2d>
 800db14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db1c:	4610      	mov	r0, r2
 800db1e:	4619      	mov	r1, r3
 800db20:	f7f2 fd6a 	bl	80005f8 <__aeabi_dmul>
 800db24:	4602      	mov	r2, r0
 800db26:	460b      	mov	r3, r1
 800db28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db2c:	f7f2 fd64 	bl	80005f8 <__aeabi_dmul>
 800db30:	a363      	add	r3, pc, #396	@ (adr r3, 800dcc0 <__ieee754_log+0x318>)
 800db32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db36:	4680      	mov	r8, r0
 800db38:	4689      	mov	r9, r1
 800db3a:	f7f2 fd5d 	bl	80005f8 <__aeabi_dmul>
 800db3e:	a362      	add	r3, pc, #392	@ (adr r3, 800dcc8 <__ieee754_log+0x320>)
 800db40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db44:	f7f2 fba2 	bl	800028c <__adddf3>
 800db48:	4642      	mov	r2, r8
 800db4a:	464b      	mov	r3, r9
 800db4c:	f7f2 fd54 	bl	80005f8 <__aeabi_dmul>
 800db50:	a35f      	add	r3, pc, #380	@ (adr r3, 800dcd0 <__ieee754_log+0x328>)
 800db52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db56:	f7f2 fb99 	bl	800028c <__adddf3>
 800db5a:	4642      	mov	r2, r8
 800db5c:	464b      	mov	r3, r9
 800db5e:	f7f2 fd4b 	bl	80005f8 <__aeabi_dmul>
 800db62:	a35d      	add	r3, pc, #372	@ (adr r3, 800dcd8 <__ieee754_log+0x330>)
 800db64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db68:	f7f2 fb90 	bl	800028c <__adddf3>
 800db6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db70:	f7f2 fd42 	bl	80005f8 <__aeabi_dmul>
 800db74:	a35a      	add	r3, pc, #360	@ (adr r3, 800dce0 <__ieee754_log+0x338>)
 800db76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db7e:	4640      	mov	r0, r8
 800db80:	4649      	mov	r1, r9
 800db82:	f7f2 fd39 	bl	80005f8 <__aeabi_dmul>
 800db86:	a358      	add	r3, pc, #352	@ (adr r3, 800dce8 <__ieee754_log+0x340>)
 800db88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8c:	f7f2 fb7e 	bl	800028c <__adddf3>
 800db90:	4642      	mov	r2, r8
 800db92:	464b      	mov	r3, r9
 800db94:	f7f2 fd30 	bl	80005f8 <__aeabi_dmul>
 800db98:	a355      	add	r3, pc, #340	@ (adr r3, 800dcf0 <__ieee754_log+0x348>)
 800db9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9e:	f7f2 fb75 	bl	800028c <__adddf3>
 800dba2:	4642      	mov	r2, r8
 800dba4:	464b      	mov	r3, r9
 800dba6:	f7f2 fd27 	bl	80005f8 <__aeabi_dmul>
 800dbaa:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800dbae:	4602      	mov	r2, r0
 800dbb0:	460b      	mov	r3, r1
 800dbb2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800dbb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbba:	f7f2 fb67 	bl	800028c <__adddf3>
 800dbbe:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800dbc2:	3551      	adds	r5, #81	@ 0x51
 800dbc4:	4335      	orrs	r5, r6
 800dbc6:	2d00      	cmp	r5, #0
 800dbc8:	4680      	mov	r8, r0
 800dbca:	4689      	mov	r9, r1
 800dbcc:	dd48      	ble.n	800dc60 <__ieee754_log+0x2b8>
 800dbce:	4b50      	ldr	r3, [pc, #320]	@ (800dd10 <__ieee754_log+0x368>)
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	4650      	mov	r0, sl
 800dbd4:	4659      	mov	r1, fp
 800dbd6:	f7f2 fd0f 	bl	80005f8 <__aeabi_dmul>
 800dbda:	4652      	mov	r2, sl
 800dbdc:	465b      	mov	r3, fp
 800dbde:	f7f2 fd0b 	bl	80005f8 <__aeabi_dmul>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	4606      	mov	r6, r0
 800dbe8:	460f      	mov	r7, r1
 800dbea:	4640      	mov	r0, r8
 800dbec:	4649      	mov	r1, r9
 800dbee:	f7f2 fb4d 	bl	800028c <__adddf3>
 800dbf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbf6:	f7f2 fcff 	bl	80005f8 <__aeabi_dmul>
 800dbfa:	4680      	mov	r8, r0
 800dbfc:	4689      	mov	r9, r1
 800dbfe:	b964      	cbnz	r4, 800dc1a <__ieee754_log+0x272>
 800dc00:	4602      	mov	r2, r0
 800dc02:	460b      	mov	r3, r1
 800dc04:	4630      	mov	r0, r6
 800dc06:	4639      	mov	r1, r7
 800dc08:	f7f2 fb3e 	bl	8000288 <__aeabi_dsub>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	460b      	mov	r3, r1
 800dc10:	4650      	mov	r0, sl
 800dc12:	4659      	mov	r1, fp
 800dc14:	f7f2 fb38 	bl	8000288 <__aeabi_dsub>
 800dc18:	e6da      	b.n	800d9d0 <__ieee754_log+0x28>
 800dc1a:	a323      	add	r3, pc, #140	@ (adr r3, 800dca8 <__ieee754_log+0x300>)
 800dc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc24:	f7f2 fce8 	bl	80005f8 <__aeabi_dmul>
 800dc28:	a321      	add	r3, pc, #132	@ (adr r3, 800dcb0 <__ieee754_log+0x308>)
 800dc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc2e:	4604      	mov	r4, r0
 800dc30:	460d      	mov	r5, r1
 800dc32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc36:	f7f2 fcdf 	bl	80005f8 <__aeabi_dmul>
 800dc3a:	4642      	mov	r2, r8
 800dc3c:	464b      	mov	r3, r9
 800dc3e:	f7f2 fb25 	bl	800028c <__adddf3>
 800dc42:	4602      	mov	r2, r0
 800dc44:	460b      	mov	r3, r1
 800dc46:	4630      	mov	r0, r6
 800dc48:	4639      	mov	r1, r7
 800dc4a:	f7f2 fb1d 	bl	8000288 <__aeabi_dsub>
 800dc4e:	4652      	mov	r2, sl
 800dc50:	465b      	mov	r3, fp
 800dc52:	f7f2 fb19 	bl	8000288 <__aeabi_dsub>
 800dc56:	4602      	mov	r2, r0
 800dc58:	460b      	mov	r3, r1
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	4629      	mov	r1, r5
 800dc5e:	e7d9      	b.n	800dc14 <__ieee754_log+0x26c>
 800dc60:	4602      	mov	r2, r0
 800dc62:	460b      	mov	r3, r1
 800dc64:	4650      	mov	r0, sl
 800dc66:	4659      	mov	r1, fp
 800dc68:	f7f2 fb0e 	bl	8000288 <__aeabi_dsub>
 800dc6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc70:	f7f2 fcc2 	bl	80005f8 <__aeabi_dmul>
 800dc74:	4606      	mov	r6, r0
 800dc76:	460f      	mov	r7, r1
 800dc78:	2c00      	cmp	r4, #0
 800dc7a:	f43f af25 	beq.w	800dac8 <__ieee754_log+0x120>
 800dc7e:	a30a      	add	r3, pc, #40	@ (adr r3, 800dca8 <__ieee754_log+0x300>)
 800dc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc88:	f7f2 fcb6 	bl	80005f8 <__aeabi_dmul>
 800dc8c:	a308      	add	r3, pc, #32	@ (adr r3, 800dcb0 <__ieee754_log+0x308>)
 800dc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc92:	4604      	mov	r4, r0
 800dc94:	460d      	mov	r5, r1
 800dc96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc9a:	e729      	b.n	800daf0 <__ieee754_log+0x148>
 800dc9c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800dcf8 <__ieee754_log+0x350>
 800dca0:	e698      	b.n	800d9d4 <__ieee754_log+0x2c>
 800dca2:	bf00      	nop
 800dca4:	f3af 8000 	nop.w
 800dca8:	fee00000 	.word	0xfee00000
 800dcac:	3fe62e42 	.word	0x3fe62e42
 800dcb0:	35793c76 	.word	0x35793c76
 800dcb4:	3dea39ef 	.word	0x3dea39ef
 800dcb8:	55555555 	.word	0x55555555
 800dcbc:	3fd55555 	.word	0x3fd55555
 800dcc0:	df3e5244 	.word	0xdf3e5244
 800dcc4:	3fc2f112 	.word	0x3fc2f112
 800dcc8:	96cb03de 	.word	0x96cb03de
 800dccc:	3fc74664 	.word	0x3fc74664
 800dcd0:	94229359 	.word	0x94229359
 800dcd4:	3fd24924 	.word	0x3fd24924
 800dcd8:	55555593 	.word	0x55555593
 800dcdc:	3fe55555 	.word	0x3fe55555
 800dce0:	d078c69f 	.word	0xd078c69f
 800dce4:	3fc39a09 	.word	0x3fc39a09
 800dce8:	1d8e78af 	.word	0x1d8e78af
 800dcec:	3fcc71c5 	.word	0x3fcc71c5
 800dcf0:	9997fa04 	.word	0x9997fa04
 800dcf4:	3fd99999 	.word	0x3fd99999
	...
 800dd00:	c3500000 	.word	0xc3500000
 800dd04:	43500000 	.word	0x43500000
 800dd08:	7fefffff 	.word	0x7fefffff
 800dd0c:	3ff00000 	.word	0x3ff00000
 800dd10:	3fe00000 	.word	0x3fe00000

0800dd14 <with_errno>:
 800dd14:	b510      	push	{r4, lr}
 800dd16:	ed2d 8b02 	vpush	{d8}
 800dd1a:	eeb0 8a40 	vmov.f32	s16, s0
 800dd1e:	eef0 8a60 	vmov.f32	s17, s1
 800dd22:	4604      	mov	r4, r0
 800dd24:	f7fd fdb0 	bl	800b888 <__errno>
 800dd28:	eeb0 0a48 	vmov.f32	s0, s16
 800dd2c:	eef0 0a68 	vmov.f32	s1, s17
 800dd30:	ecbd 8b02 	vpop	{d8}
 800dd34:	6004      	str	r4, [r0, #0]
 800dd36:	bd10      	pop	{r4, pc}

0800dd38 <xflow>:
 800dd38:	4603      	mov	r3, r0
 800dd3a:	b507      	push	{r0, r1, r2, lr}
 800dd3c:	ec51 0b10 	vmov	r0, r1, d0
 800dd40:	b183      	cbz	r3, 800dd64 <xflow+0x2c>
 800dd42:	4602      	mov	r2, r0
 800dd44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd48:	e9cd 2300 	strd	r2, r3, [sp]
 800dd4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd50:	f7f2 fc52 	bl	80005f8 <__aeabi_dmul>
 800dd54:	ec41 0b10 	vmov	d0, r0, r1
 800dd58:	2022      	movs	r0, #34	@ 0x22
 800dd5a:	b003      	add	sp, #12
 800dd5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd60:	f7ff bfd8 	b.w	800dd14 <with_errno>
 800dd64:	4602      	mov	r2, r0
 800dd66:	460b      	mov	r3, r1
 800dd68:	e7ee      	b.n	800dd48 <xflow+0x10>
 800dd6a:	0000      	movs	r0, r0
 800dd6c:	0000      	movs	r0, r0
	...

0800dd70 <__math_uflow>:
 800dd70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dd78 <__math_uflow+0x8>
 800dd74:	f7ff bfe0 	b.w	800dd38 <xflow>
 800dd78:	00000000 	.word	0x00000000
 800dd7c:	10000000 	.word	0x10000000

0800dd80 <__math_oflow>:
 800dd80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dd88 <__math_oflow+0x8>
 800dd84:	f7ff bfd8 	b.w	800dd38 <xflow>
 800dd88:	00000000 	.word	0x00000000
 800dd8c:	70000000 	.word	0x70000000

0800dd90 <_init>:
 800dd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd92:	bf00      	nop
 800dd94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd96:	bc08      	pop	{r3}
 800dd98:	469e      	mov	lr, r3
 800dd9a:	4770      	bx	lr

0800dd9c <_fini>:
 800dd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd9e:	bf00      	nop
 800dda0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dda2:	bc08      	pop	{r3}
 800dda4:	469e      	mov	lr, r3
 800dda6:	4770      	bx	lr
