
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c00  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  08005dc0  08005dc0  00015dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066e4  080066e4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080066e4  080066e4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080066e4  080066e4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066e4  080066e4  000166e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066e8  080066e8  000166e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080066ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0005f70c  20000068  08006754  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2005f774  08006754  0002f774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014647  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b17  00000000  00000000  00034797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011f0  00000000  00000000  000372b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d9e  00000000  00000000  000384a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c09e  00000000  00000000  0003923e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000138c7  00000000  00000000  000652dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010c81f  00000000  00000000  00078ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053b8  00000000  00000000  001853c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0018a77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0018a7e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0018a8e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000068 	.word	0x20000068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005da8 	.word	0x08005da8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	08005da8 	.word	0x08005da8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <play_sound>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 80002a6:	2300      	movs	r3, #0
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	e032      	b.n	8000312 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	ee07 3a90 	vmov	s15, r3
 80002b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002b6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000330 <play_sound+0x90>
 80002ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80002be:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80002c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002c6:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <play_sound+0x94>)
 80002c8:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 80002cc:	4b19      	ldr	r3, [pc, #100]	; (8000334 <play_sound+0x94>)
 80002ce:	edd3 7a00 	vldr	s15, [r3]
 80002d2:	eeb0 0a67 	vmov.f32	s0, s15
 80002d6:	f004 fd21 	bl	8004d1c <arm_sin_f32>
 80002da:	eef0 7a40 	vmov.f32	s15, s0
 80002de:	4b16      	ldr	r3, [pc, #88]	; (8000338 <play_sound+0x98>)
 80002e0:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 80002e4:	4b14      	ldr	r3, [pc, #80]	; (8000338 <play_sound+0x98>)
 80002e6:	edd3 7a00 	vldr	s15, [r3]
 80002ea:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800033c <play_sound+0x9c>
 80002ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002f2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800033c <play_sound+0x9c>
 80002f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80002fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80002fe:	ee17 3a90 	vmov	r3, s15
 8000302:	b299      	uxth	r1, r3
 8000304:	4a0e      	ldr	r2, [pc, #56]	; (8000340 <play_sound+0xa0>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	3301      	adds	r3, #1
 8000310:	607b      	str	r3, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2b1d      	cmp	r3, #29
 8000316:	ddc9      	ble.n	80002ac <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000318:	2300      	movs	r3, #0
 800031a:	9300      	str	r3, [sp, #0]
 800031c:	231e      	movs	r3, #30
 800031e:	4a08      	ldr	r2, [pc, #32]	; (8000340 <play_sound+0xa0>)
 8000320:	2100      	movs	r1, #0
 8000322:	4808      	ldr	r0, [pc, #32]	; (8000344 <play_sound+0xa4>)
 8000324:	f001 f880 	bl	8001428 <HAL_DAC_Start_DMA>
}
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40c90fdb 	.word	0x40c90fdb
 8000334:	20000234 	.word	0x20000234
 8000338:	20000230 	.word	0x20000230
 800033c:	44fff000 	.word	0x44fff000
 8000340:	2005f5b8 	.word	0x2005f5b8
 8000344:	20000084 	.word	0x20000084

08000348 <set_random_frequency>:
void set_random_frequency(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 800034e:	f004 fd59 	bl	8004e04 <rand>
 8000352:	4602      	mov	r2, r0
 8000354:	4b30      	ldr	r3, [pc, #192]	; (8000418 <set_random_frequency+0xd0>)
 8000356:	fb83 1302 	smull	r1, r3, r3, r2
 800035a:	11d9      	asrs	r1, r3, #7
 800035c:	17d3      	asrs	r3, r2, #31
 800035e:	1acb      	subs	r3, r1, r3
 8000360:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8000364:	fb01 f303 	mul.w	r3, r1, r3
 8000368:	1ad3      	subs	r3, r2, r3
 800036a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800036e:	461a      	mov	r2, r3
 8000370:	4b2a      	ldr	r3, [pc, #168]	; (800041c <set_random_frequency+0xd4>)
 8000372:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000374:	4b2a      	ldr	r3, [pc, #168]	; (8000420 <set_random_frequency+0xd8>)
 8000376:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000378:	4b28      	ldr	r3, [pc, #160]	; (800041c <set_random_frequency+0xd4>)
 800037a:	681a      	ldr	r2, [r3, #0]
 800037c:	4613      	mov	r3, r2
 800037e:	011b      	lsls	r3, r3, #4
 8000380:	1a9b      	subs	r3, r3, r2
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	fbb2 f3f3 	udiv	r3, r2, r3
 800038e:	3b01      	subs	r3, #1
 8000390:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000392:	4b24      	ldr	r3, [pc, #144]	; (8000424 <set_random_frequency+0xdc>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6a1a      	ldr	r2, [r3, #32]
 8000398:	f241 1311 	movw	r3, #4369	; 0x1111
 800039c:	4013      	ands	r3, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d10f      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003a2:	4b20      	ldr	r3, [pc, #128]	; (8000424 <set_random_frequency+0xdc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	6a1a      	ldr	r2, [r3, #32]
 80003a8:	f240 4344 	movw	r3, #1092	; 0x444
 80003ac:	4013      	ands	r3, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d107      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003b2:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <set_random_frequency+0xdc>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <set_random_frequency+0xdc>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f022 0201 	bic.w	r2, r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 80003c2:	4b18      	ldr	r3, [pc, #96]	; (8000424 <set_random_frequency+0xdc>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80003ca:	4a16      	ldr	r2, [pc, #88]	; (8000424 <set_random_frequency+0xdc>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80003d0:	4b14      	ldr	r3, [pc, #80]	; (8000424 <set_random_frequency+0xdc>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2200      	movs	r2, #0
 80003d6:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 80003d8:	4b12      	ldr	r3, [pc, #72]	; (8000424 <set_random_frequency+0xdc>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	681a      	ldr	r2, [r3, #0]
 80003de:	4b11      	ldr	r3, [pc, #68]	; (8000424 <set_random_frequency+0xdc>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	f042 0201 	orr.w	r2, r2, #1
 80003e6:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	ee07 3a90 	vmov	s15, r3
 80003ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	1c5a      	adds	r2, r3, #1
 80003f6:	4613      	mov	r3, r2
 80003f8:	011b      	lsls	r3, r3, #4
 80003fa:	1a9b      	subs	r3, r3, r2
 80003fc:	005b      	lsls	r3, r3, #1
 80003fe:	ee07 3a90 	vmov	s15, r3
 8000402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800040a:	4b07      	ldr	r3, [pc, #28]	; (8000428 <set_random_frequency+0xe0>)
 800040c:	edc3 7a00 	vstr	s15, [r3]
}
 8000410:	bf00      	nop
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	134679ad 	.word	0x134679ad
 800041c:	2005f5a8 	.word	0x2005f5a8
 8000420:	07270e00 	.word	0x07270e00
 8000424:	200001e4 	.word	0x200001e4
 8000428:	2005f5ac 	.word	0x2005f5ac

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 fe2c 	bl	800108e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f881 	bl	800053c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043a:	f000 f9e9 	bl	8000810 <MX_GPIO_Init>
  MX_DMA_Init();
 800043e:	f000 f9b5 	bl	80007ac <MX_DMA_Init>
  MX_DAC1_Init();
 8000442:	f000 f8cd 	bl	80005e0 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000446:	f000 f963 	bl	8000710 <MX_TIM2_Init>
  MX_DFSDM1_Init();
 800044a:	f000 f8fd 	bl	8000648 <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 800044e:	4836      	ldr	r0, [pc, #216]	; (8000528 <main+0xfc>)
 8000450:	f004 f814 	bl	800447c <HAL_TIM_Base_Start>

  //for the random frequency:
  srand(HAL_GetTick());
 8000454:	f000 fe84 	bl	8001160 <HAL_GetTick>
 8000458:	4603      	mov	r3, r0
 800045a:	4618      	mov	r0, r3
 800045c:	f004 fca4 	bl	8004da8 <srand>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	if (!recording && !playback) {
 8000460:	4b32      	ldr	r3, [pc, #200]	; (800052c <main+0x100>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	b2db      	uxtb	r3, r3
 8000466:	f083 0301 	eor.w	r3, r3, #1
 800046a:	b2db      	uxtb	r3, r3
 800046c:	2b00      	cmp	r3, #0
 800046e:	d013      	beq.n	8000498 <main+0x6c>
 8000470:	4b2f      	ldr	r3, [pc, #188]	; (8000530 <main+0x104>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	b2db      	uxtb	r3, r3
 8000476:	f083 0301 	eor.w	r3, r3, #1
 800047a:	b2db      	uxtb	r3, r3
 800047c:	2b00      	cmp	r3, #0
 800047e:	d00b      	beq.n	8000498 <main+0x6c>
		  play_sound();
 8000480:	f7ff ff0e 	bl	80002a0 <play_sound>
		  set_random_frequency();
 8000484:	f7ff ff60 	bl	8000348 <set_random_frequency>
		  HAL_Delay(300);
 8000488:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800048c:	f000 fe74 	bl	8001178 <HAL_Delay>
		  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000490:	2100      	movs	r1, #0
 8000492:	4828      	ldr	r0, [pc, #160]	; (8000534 <main+0x108>)
 8000494:	f001 f894 	bl	80015c0 <HAL_DAC_Stop_DMA>
	  }

	if (playback){
 8000498:	4b25      	ldr	r3, [pc, #148]	; (8000530 <main+0x104>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	b2db      	uxtb	r3, r3
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d0de      	beq.n	8000460 <main+0x34>
		// --- Play recorded sample ---
		__HAL_TIM_DISABLE(&htim2);
 80004a2:	4b21      	ldr	r3, [pc, #132]	; (8000528 <main+0xfc>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	6a1a      	ldr	r2, [r3, #32]
 80004a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80004ac:	4013      	ands	r3, r2
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d10f      	bne.n	80004d2 <main+0xa6>
 80004b2:	4b1d      	ldr	r3, [pc, #116]	; (8000528 <main+0xfc>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	6a1a      	ldr	r2, [r3, #32]
 80004b8:	f240 4344 	movw	r3, #1092	; 0x444
 80004bc:	4013      	ands	r3, r2
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d107      	bne.n	80004d2 <main+0xa6>
 80004c2:	4b19      	ldr	r3, [pc, #100]	; (8000528 <main+0xfc>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	4b17      	ldr	r3, [pc, #92]	; (8000528 <main+0xfc>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f022 0201 	bic.w	r2, r2, #1
 80004d0:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 80004d2:	4b15      	ldr	r3, [pc, #84]	; (8000528 <main+0xfc>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f640 22be 	movw	r2, #2750	; 0xabe
 80004da:	62da      	str	r2, [r3, #44]	; 0x2c
 80004dc:	4b12      	ldr	r3, [pc, #72]	; (8000528 <main+0xfc>)
 80004de:	f640 22be 	movw	r2, #2750	; 0xabe
 80004e2:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	; (8000528 <main+0xfc>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim2);
 80004ec:	4b0e      	ldr	r3, [pc, #56]	; (8000528 <main+0xfc>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	681a      	ldr	r2, [r3, #0]
 80004f2:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <main+0xfc>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f042 0201 	orr.w	r2, r2, #1
 80004fa:	601a      	str	r2, [r3, #0]
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 80004fc:	2300      	movs	r3, #0
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8000504:	4a0c      	ldr	r2, [pc, #48]	; (8000538 <main+0x10c>)
 8000506:	2100      	movs	r1, #0
 8000508:	480a      	ldr	r0, [pc, #40]	; (8000534 <main+0x108>)
 800050a:	f000 ff8d 	bl	8001428 <HAL_DAC_Start_DMA>
		HAL_Delay(5000);  // duration of recorded sound
 800050e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000512:	f000 fe31 	bl	8001178 <HAL_Delay>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000516:	2100      	movs	r1, #0
 8000518:	4806      	ldr	r0, [pc, #24]	; (8000534 <main+0x108>)
 800051a:	f001 f851 	bl	80015c0 <HAL_DAC_Stop_DMA>

		playback = false;
 800051e:	4b04      	ldr	r3, [pc, #16]	; (8000530 <main+0x104>)
 8000520:	2200      	movs	r2, #0
 8000522:	701a      	strb	r2, [r3, #0]
	if (!recording && !playback) {
 8000524:	e79c      	b.n	8000460 <main+0x34>
 8000526:	bf00      	nop
 8000528:	200001e4 	.word	0x200001e4
 800052c:	2005f5b5 	.word	0x2005f5b5
 8000530:	2005f5b4 	.word	0x2005f5b4
 8000534:	20000084 	.word	0x20000084
 8000538:	20000238 	.word	0x20000238

0800053c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b096      	sub	sp, #88	; 0x58
 8000540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000542:	f107 0314 	add.w	r3, r7, #20
 8000546:	2244      	movs	r2, #68	; 0x44
 8000548:	2100      	movs	r1, #0
 800054a:	4618      	mov	r0, r3
 800054c:	f004 fd8b 	bl	8005066 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000550:	463b      	mov	r3, r7
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]
 8000558:	609a      	str	r2, [r3, #8]
 800055a:	60da      	str	r2, [r3, #12]
 800055c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800055e:	2000      	movs	r0, #0
 8000560:	f002 facc 	bl	8002afc <HAL_PWREx_ControlVoltageScaling>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800056a:	f000 fa67 	bl	8000a3c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800056e:	2310      	movs	r3, #16
 8000570:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000572:	2301      	movs	r3, #1
 8000574:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800057a:	2360      	movs	r3, #96	; 0x60
 800057c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000582:	2301      	movs	r3, #1
 8000584:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000586:	2301      	movs	r3, #1
 8000588:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800058a:	233c      	movs	r3, #60	; 0x3c
 800058c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058e:	2302      	movs	r3, #2
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000592:	2302      	movs	r3, #2
 8000594:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000596:	2302      	movs	r3, #2
 8000598:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fb50 	bl	8002c44 <HAL_RCC_OscConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005aa:	f000 fa47 	bl	8000a3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2303      	movs	r3, #3
 80005b4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c2:	463b      	mov	r3, r7
 80005c4:	2105      	movs	r1, #5
 80005c6:	4618      	mov	r0, r3
 80005c8:	f002 ff56 	bl	8003478 <HAL_RCC_ClockConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005d2:	f000 fa33 	bl	8000a3c <Error_Handler>
  }
}
 80005d6:	bf00      	nop
 80005d8:	3758      	adds	r7, #88	; 0x58
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	; 0x28
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005e6:	463b      	mov	r3, r7
 80005e8:	2228      	movs	r2, #40	; 0x28
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fd3a 	bl	8005066 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005f2:	4b13      	ldr	r3, [pc, #76]	; (8000640 <MX_DAC1_Init+0x60>)
 80005f4:	4a13      	ldr	r2, [pc, #76]	; (8000644 <MX_DAC1_Init+0x64>)
 80005f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80005f8:	4811      	ldr	r0, [pc, #68]	; (8000640 <MX_DAC1_Init+0x60>)
 80005fa:	f000 fef2 	bl	80013e2 <HAL_DAC_Init>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000604:	f000 fa1a 	bl	8000a3c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000608:	2300      	movs	r3, #0
 800060a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800060c:	230a      	movs	r3, #10
 800060e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000610:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000614:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000616:	2300      	movs	r3, #0
 8000618:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000622:	463b      	mov	r3, r7
 8000624:	2200      	movs	r2, #0
 8000626:	4619      	mov	r1, r3
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_DAC1_Init+0x60>)
 800062a:	f001 f82d 	bl	8001688 <HAL_DAC_ConfigChannel>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000634:	f000 fa02 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3728      	adds	r7, #40	; 0x28
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000084 	.word	0x20000084
 8000644:	40007400 	.word	0x40007400

08000648 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800064c:	4b2b      	ldr	r3, [pc, #172]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 800064e:	4a2c      	ldr	r2, [pc, #176]	; (8000700 <MX_DFSDM1_Init+0xb8>)
 8000650:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000652:	4b2a      	ldr	r3, [pc, #168]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 8000654:	2200      	movs	r2, #0
 8000656:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000658:	4b28      	ldr	r3, [pc, #160]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 800065a:	2201      	movs	r2, #1
 800065c:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800065e:	4b27      	ldr	r3, [pc, #156]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 8000660:	2201      	movs	r2, #1
 8000662:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8000664:	4b25      	ldr	r3, [pc, #148]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 800066a:	4b24      	ldr	r3, [pc, #144]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 800066c:	2237      	movs	r2, #55	; 0x37
 800066e:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000670:	4b22      	ldr	r3, [pc, #136]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 8000672:	2201      	movs	r2, #1
 8000674:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000676:	4821      	ldr	r0, [pc, #132]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 8000678:	f001 fa9c 	bl	8001bb4 <HAL_DFSDM_FilterInit>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 8000682:	f000 f9db 	bl	8000a3c <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000686:	4b1f      	ldr	r3, [pc, #124]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 8000688:	4a1f      	ldr	r2, [pc, #124]	; (8000708 <MX_DFSDM1_Init+0xc0>)
 800068a:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800068c:	4b1d      	ldr	r3, [pc, #116]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 800068e:	2201      	movs	r2, #1
 8000690:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000692:	4b1c      	ldr	r3, [pc, #112]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 8000698:	4b1a      	ldr	r3, [pc, #104]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 800069a:	2232      	movs	r2, #50	; 0x32
 800069c:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800069e:	4b19      	ldr	r3, [pc, #100]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80006aa:	4b16      	ldr	r3, [pc, #88]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006b8:	2204      	movs	r2, #4
 80006ba:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006be:	2200      	movs	r2, #0
 80006c0:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80006d4:	480b      	ldr	r0, [pc, #44]	; (8000704 <MX_DFSDM1_Init+0xbc>)
 80006d6:	f001 f9ad 	bl	8001a34 <HAL_DFSDM_ChannelInit>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 80006e0:	f000 f9ac 	bl	8000a3c <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80006e4:	2201      	movs	r2, #1
 80006e6:	4909      	ldr	r1, [pc, #36]	; (800070c <MX_DFSDM1_Init+0xc4>)
 80006e8:	4804      	ldr	r0, [pc, #16]	; (80006fc <MX_DFSDM1_Init+0xb4>)
 80006ea:	f001 fb3d 	bl	8001d68 <HAL_DFSDM_FilterConfigRegChannel>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 80006f4:	f000 f9a2 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200000f8 	.word	0x200000f8
 8000700:	40016100 	.word	0x40016100
 8000704:	2000014c 	.word	0x2000014c
 8000708:	40016040 	.word	0x40016040
 800070c:	00020004 	.word	0x00020004

08000710 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000716:	f107 0310 	add.w	r3, r7, #16
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000730:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000734:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000736:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800073c:	4b1a      	ldr	r3, [pc, #104]	; (80007a8 <MX_TIM2_Init+0x98>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 8000742:	4b19      	ldr	r3, [pc, #100]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000744:	f640 22be 	movw	r2, #2750	; 0xabe
 8000748:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800074a:	4b17      	ldr	r3, [pc, #92]	; (80007a8 <MX_TIM2_Init+0x98>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000750:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000756:	4814      	ldr	r0, [pc, #80]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000758:	f003 fe38 	bl	80043cc <HAL_TIM_Base_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000762:	f000 f96b 	bl	8000a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000766:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800076a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800076c:	f107 0310 	add.w	r3, r7, #16
 8000770:	4619      	mov	r1, r3
 8000772:	480d      	ldr	r0, [pc, #52]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000774:	f003 fff1 	bl	800475a <HAL_TIM_ConfigClockSource>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800077e:	f000 f95d 	bl	8000a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000782:	2320      	movs	r3, #32
 8000784:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	4619      	mov	r1, r3
 800078e:	4806      	ldr	r0, [pc, #24]	; (80007a8 <MX_TIM2_Init+0x98>)
 8000790:	f004 fa1e 	bl	8004bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800079a:	f000 f94f 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	200001e4 	.word	0x200001e4

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_DMA_Init+0x60>)
 80007b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007b6:	4a15      	ldr	r2, [pc, #84]	; (800080c <MX_DMA_Init+0x60>)
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6493      	str	r3, [r2, #72]	; 0x48
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_DMA_Init+0x60>)
 80007c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007c2:	f003 0304 	and.w	r3, r3, #4
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_DMA_Init+0x60>)
 80007cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ce:	4a0f      	ldr	r2, [pc, #60]	; (800080c <MX_DMA_Init+0x60>)
 80007d0:	f043 0301 	orr.w	r3, r3, #1
 80007d4:	6493      	str	r3, [r2, #72]	; 0x48
 80007d6:	4b0d      	ldr	r3, [pc, #52]	; (800080c <MX_DMA_Init+0x60>)
 80007d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	200b      	movs	r0, #11
 80007e8:	f000 fdc5 	bl	8001376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007ec:	200b      	movs	r0, #11
 80007ee:	f000 fdde 	bl	80013ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2100      	movs	r1, #0
 80007f6:	200c      	movs	r0, #12
 80007f8:	f000 fdbd 	bl	8001376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007fc:	200c      	movs	r0, #12
 80007fe:	f000 fdd6 	bl	80013ae <HAL_NVIC_EnableIRQ>

}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000826:	4b2f      	ldr	r3, [pc, #188]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	4a2e      	ldr	r2, [pc, #184]	; (80008e4 <MX_GPIO_Init+0xd4>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000832:	4b2c      	ldr	r3, [pc, #176]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	4b29      	ldr	r3, [pc, #164]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	4a28      	ldr	r2, [pc, #160]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084a:	4b26      	ldr	r3, [pc, #152]	; (80008e4 <MX_GPIO_Init+0xd4>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000856:	4b23      	ldr	r3, [pc, #140]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085a:	4a22      	ldr	r2, [pc, #136]	; (80008e4 <MX_GPIO_Init+0xd4>)
 800085c:	f043 0310 	orr.w	r3, r3, #16
 8000860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000862:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000866:	f003 0310 	and.w	r3, r3, #16
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	4b1d      	ldr	r3, [pc, #116]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a1c      	ldr	r2, [pc, #112]	; (80008e4 <MX_GPIO_Init+0xd4>)
 8000874:	f043 0302 	orr.w	r3, r3, #2
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <MX_GPIO_Init+0xd4>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0302 	and.w	r3, r3, #2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800088c:	4816      	ldr	r0, [pc, #88]	; (80008e8 <MX_GPIO_Init+0xd8>)
 800088e:	f002 f8e5 	bl	8002a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8000892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000898:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	4619      	mov	r1, r3
 80008a8:	4810      	ldr	r0, [pc, #64]	; (80008ec <MX_GPIO_Init+0xdc>)
 80008aa:	f001 ff45 	bl	8002738 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4808      	ldr	r0, [pc, #32]	; (80008e8 <MX_GPIO_Init+0xd8>)
 80008c8:	f001 ff36 	bl	8002738 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2100      	movs	r1, #0
 80008d0:	2028      	movs	r0, #40	; 0x28
 80008d2:	f000 fd50 	bl	8001376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008d6:	2028      	movs	r0, #40	; 0x28
 80008d8:	f000 fd69 	bl	80013ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	; 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40021000 	.word	0x40021000
 80008e8:	48000400 	.word	0x48000400
 80008ec:	48000800 	.word	0x48000800

080008f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == bluePB_Pin) {
 80008fa:	88fb      	ldrh	r3, [r7, #6]
 80008fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000900:	d127      	bne.n	8000952 <HAL_GPIO_EXTI_Callback+0x62>
		recording = true;                    // stop tone generation
 8000902:	4b16      	ldr	r3, [pc, #88]	; (800095c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000908:	2100      	movs	r1, #0
 800090a:	4815      	ldr	r0, [pc, #84]	; (8000960 <HAL_GPIO_EXTI_Callback+0x70>)
 800090c:	f000 fe58 	bl	80015c0 <HAL_DAC_Stop_DMA>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000916:	4813      	ldr	r0, [pc, #76]	; (8000964 <HAL_GPIO_EXTI_Callback+0x74>)
 8000918:	f002 f8a0 	bl	8002a5c <HAL_GPIO_WritePin>
		// Clear buffers before recording
		for (int i = 0; i < RECORD_LEN; i++) {
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	e00c      	b.n	800093c <HAL_GPIO_EXTI_Callback+0x4c>
			dfsdmBuffer[i] = 0;
 8000922:	4a11      	ldr	r2, [pc, #68]	; (8000968 <HAL_GPIO_EXTI_Callback+0x78>)
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	2100      	movs	r1, #0
 8000928:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			dacBuffer[i] = 0;
 800092c:	4a0f      	ldr	r2, [pc, #60]	; (800096c <HAL_GPIO_EXTI_Callback+0x7c>)
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	2100      	movs	r1, #0
 8000932:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < RECORD_LEN; i++) {
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	3301      	adds	r3, #1
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000942:	4293      	cmp	r3, r2
 8000944:	dded      	ble.n	8000922 <HAL_GPIO_EXTI_Callback+0x32>
		}
		// Start recording
		HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN);
 8000946:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800094a:	4907      	ldr	r1, [pc, #28]	; (8000968 <HAL_GPIO_EXTI_Callback+0x78>)
 800094c:	4808      	ldr	r0, [pc, #32]	; (8000970 <HAL_GPIO_EXTI_Callback+0x80>)
 800094e:	f001 fa51 	bl	8001df4 <HAL_DFSDM_FilterRegularStart_DMA>
	}

}
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2005f5b5 	.word	0x2005f5b5
 8000960:	20000084 	.word	0x20000084
 8000964:	48000400 	.word	0x48000400
 8000968:	2001fe08 	.word	0x2001fe08
 800096c:	20000238 	.word	0x20000238
 8000970:	200000f8 	.word	0x200000f8

08000974 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b088      	sub	sp, #32
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 800097c:	4827      	ldr	r0, [pc, #156]	; (8000a1c <HAL_DFSDM_FilterRegConvCpltCallback+0xa8>)
 800097e:	f001 fabb 	bl	8001ef8 <HAL_DFSDM_FilterRegularStop_DMA>

	recording = false;                       // allow tones again
 8000982:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <HAL_DFSDM_FilterRegConvCpltCallback+0xac>)
 8000984:	2200      	movs	r2, #0
 8000986:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800098e:	4825      	ldr	r0, [pc, #148]	; (8000a24 <HAL_DFSDM_FilterRegConvCpltCallback+0xb0>)
 8000990:	f002 f864 	bl	8002a5c <HAL_GPIO_WritePin>

	for (int i = 0; i < RECORD_LEN; i++) {
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]
 8000998:	e033      	b.n	8000a02 <HAL_DFSDM_FilterRegConvCpltCallback+0x8e>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 800099a:	4a23      	ldr	r2, [pc, #140]	; (8000a28 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a2:	121b      	asrs	r3, r3, #8
 80009a4:	4a21      	ldr	r2, [pc, #132]	; (8000a2c <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80009a6:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 80009a8:	4b20      	ldr	r3, [pc, #128]	; (8000a2c <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 80009ae:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80009b2:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 80009b4:	4b1e      	ldr	r3, [pc, #120]	; (8000a30 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 80009b6:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 80009b8:	697a      	ldr	r2, [r7, #20]
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 80009c0:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	697a      	ldr	r2, [r7, #20]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	dc01      	bgt.n	80009ce <HAL_DFSDM_FilterRegConvCpltCallback+0x5a>
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 80009ce:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	db01      	blt.n	80009dc <HAL_DFSDM_FilterRegConvCpltCallback+0x68>
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 80009dc:	69ba      	ldr	r2, [r7, #24]
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 80009e4:	69ba      	ldr	r2, [r7, #24]
 80009e6:	4613      	mov	r3, r2
 80009e8:	031b      	lsls	r3, r3, #12
 80009ea:	1a9a      	subs	r2, r3, r2
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80009f2:	b299      	uxth	r1, r3
 80009f4:	4a0f      	ldr	r2, [pc, #60]	; (8000a34 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	3301      	adds	r3, #1
 8000a00:	61fb      	str	r3, [r7, #28]
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	ddc6      	ble.n	800099a <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
	}
	playback = true;
 8000a0c:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	701a      	strb	r2, [r3, #0]

}
 8000a12:	bf00      	nop
 8000a14:	3720      	adds	r7, #32
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	200000f8 	.word	0x200000f8
 8000a20:	2005f5b5 	.word	0x2005f5b5
 8000a24:	48000400 	.word	0x48000400
 8000a28:	2001fe08 	.word	0x2001fe08
 8000a2c:	2005f5b0 	.word	0x2005f5b0
 8000a30:	fffffc18 	.word	0xfffffc18
 8000a34:	20000238 	.word	0x20000238
 8000a38:	2005f5b4 	.word	0x2005f5b4

08000a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a40:	b672      	cpsid	i
}
 8000a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <Error_Handler+0x8>
	...

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <HAL_MspInit+0x44>)
 8000a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a52:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <HAL_MspInit+0x44>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6613      	str	r3, [r2, #96]	; 0x60
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <HAL_MspInit+0x44>)
 8000a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <HAL_MspInit+0x44>)
 8000a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6a:	4a08      	ldr	r2, [pc, #32]	; (8000a8c <HAL_MspInit+0x44>)
 8000a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a70:	6593      	str	r3, [r2, #88]	; 0x58
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_MspInit+0x44>)
 8000a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40021000 	.word	0x40021000

08000a90 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	; 0x28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a2b      	ldr	r2, [pc, #172]	; (8000b5c <HAL_DAC_MspInit+0xcc>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d14f      	bne.n	8000b52 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000ab2:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ab6:	4a2a      	ldr	r2, [pc, #168]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000ab8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000abc:	6593      	str	r3, [r2, #88]	; 0x58
 8000abe:	4b28      	ldr	r3, [pc, #160]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ac6:	613b      	str	r3, [r7, #16]
 8000ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aca:	4b25      	ldr	r3, [pc, #148]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ace:	4a24      	ldr	r2, [pc, #144]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad6:	4b22      	ldr	r3, [pc, #136]	; (8000b60 <HAL_DAC_MspInit+0xd0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ae2:	2310      	movs	r3, #16
 8000ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af8:	f001 fe1e 	bl	8002738 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000afc:	4b19      	ldr	r3, [pc, #100]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000afe:	4a1a      	ldr	r2, [pc, #104]	; (8000b68 <HAL_DAC_MspInit+0xd8>)
 8000b00:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000b02:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b04:	2206      	movs	r2, #6
 8000b06:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b08:	4b16      	ldr	r3, [pc, #88]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b0a:	2210      	movs	r2, #16
 8000b0c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000b14:	4b13      	ldr	r3, [pc, #76]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b16:	2280      	movs	r2, #128	; 0x80
 8000b18:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b1a:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b20:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b28:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b2c:	2220      	movs	r2, #32
 8000b2e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000b36:	480b      	ldr	r0, [pc, #44]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b38:	f001 fb30 	bl	800219c <HAL_DMA_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000b42:	f7ff ff7b 	bl	8000a3c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a06      	ldr	r2, [pc, #24]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	4a05      	ldr	r2, [pc, #20]	; (8000b64 <HAL_DAC_MspInit+0xd4>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000b52:	bf00      	nop
 8000b54:	3728      	adds	r7, #40	; 0x28
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40007400 	.word	0x40007400
 8000b60:	40021000 	.word	0x40021000
 8000b64:	20000098 	.word	0x20000098
 8000b68:	40020008 	.word	0x40020008

08000b6c <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b0ae      	sub	sp, #184	; 0xb8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	2294      	movs	r2, #148	; 0x94
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f004 fa6a 	bl	8005066 <memset>
  if(DFSDM1_Init == 0)
 8000b92:	4b45      	ldr	r3, [pc, #276]	; (8000ca8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d14b      	bne.n	8000c32 <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000b9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b9e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	4618      	mov	r0, r3
 8000bac:	f002 fef6 	bl	800399c <HAL_RCCEx_PeriphCLKConfig>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000bb6:	f7ff ff41 	bl	8000a3c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000bba:	4b3c      	ldr	r3, [pc, #240]	; (8000cac <HAL_DFSDM_FilterMspInit+0x140>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	4a3a      	ldr	r2, [pc, #232]	; (8000cac <HAL_DFSDM_FilterMspInit+0x140>)
 8000bc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000bc4:	4b39      	ldr	r3, [pc, #228]	; (8000cac <HAL_DFSDM_FilterMspInit+0x140>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d10b      	bne.n	8000be4 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000bcc:	4b38      	ldr	r3, [pc, #224]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bd0:	4a37      	ldr	r2, [pc, #220]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000bd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bd6:	6613      	str	r3, [r2, #96]	; 0x60
 8000bd8:	4b35      	ldr	r3, [pc, #212]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000be4:	4b32      	ldr	r3, [pc, #200]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be8:	4a31      	ldr	r2, [pc, #196]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000bea:	f043 0310 	orr.w	r3, r3, #16
 8000bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bf0:	4b2f      	ldr	r3, [pc, #188]	; (8000cb0 <HAL_DFSDM_FilterMspInit+0x144>)
 8000bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf4:	f003 0310 	and.w	r3, r3, #16
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000bfc:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000c00:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000c16:	2306      	movs	r3, #6
 8000c18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c1c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c20:	4619      	mov	r1, r3
 8000c22:	4824      	ldr	r0, [pc, #144]	; (8000cb4 <HAL_DFSDM_FilterMspInit+0x148>)
 8000c24:	f001 fd88 	bl	8002738 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000c28:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	4a1e      	ldr	r2, [pc, #120]	; (8000ca8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000c30:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a20      	ldr	r2, [pc, #128]	; (8000cb8 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d130      	bne.n	8000c9e <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c3e:	4a20      	ldr	r2, [pc, #128]	; (8000cc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000c40:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c44:	2256      	movs	r2, #86	; 0x56
 8000c46:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000c54:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c56:	2280      	movs	r2, #128	; 0x80
 8000c58:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c60:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c62:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c68:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8000c6a:	4b14      	ldr	r3, [pc, #80]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000c76:	4811      	ldr	r0, [pc, #68]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c78:	f001 fa90 	bl	800219c <HAL_DMA_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000c82:	f7ff fedb 	bl	8000a3c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4a0c      	ldr	r2, [pc, #48]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c8c:	4a0b      	ldr	r2, [pc, #44]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a09      	ldr	r2, [pc, #36]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c96:	629a      	str	r2, [r3, #40]	; 0x28
 8000c98:	4a08      	ldr	r2, [pc, #32]	; (8000cbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8000c9e:	bf00      	nop
 8000ca0:	37b8      	adds	r7, #184	; 0xb8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	2005f5f8 	.word	0x2005f5f8
 8000cac:	2005f5f4 	.word	0x2005f5f4
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	48001000 	.word	0x48001000
 8000cb8:	40016100 	.word	0x40016100
 8000cbc:	20000184 	.word	0x20000184
 8000cc0:	4002001c 	.word	0x4002001c

08000cc4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b0ae      	sub	sp, #184	; 0xb8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cdc:	f107 0310 	add.w	r3, r7, #16
 8000ce0:	2294      	movs	r2, #148	; 0x94
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f004 f9be 	bl	8005066 <memset>
  if(DFSDM1_Init == 0)
 8000cea:	4b2a      	ldr	r3, [pc, #168]	; (8000d94 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d14b      	bne.n	8000d8a <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cf6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfe:	f107 0310 	add.w	r3, r7, #16
 8000d02:	4618      	mov	r0, r3
 8000d04:	f002 fe4a 	bl	800399c <HAL_RCCEx_PeriphCLKConfig>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000d0e:	f7ff fe95 	bl	8000a3c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000d12:	4b21      	ldr	r3, [pc, #132]	; (8000d98 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	4a1f      	ldr	r2, [pc, #124]	; (8000d98 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000d1a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000d1c:	4b1e      	ldr	r3, [pc, #120]	; (8000d98 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d10b      	bne.n	8000d3c <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000d24:	4b1d      	ldr	r3, [pc, #116]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d28:	4a1c      	ldr	r2, [pc, #112]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d2e:	6613      	str	r3, [r2, #96]	; 0x60
 8000d30:	4b1a      	ldr	r3, [pc, #104]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d3c:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d40:	4a16      	ldr	r2, [pc, #88]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d42:	f043 0310 	orr.w	r3, r3, #16
 8000d46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d48:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4c:	f003 0310 	and.w	r3, r3, #16
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000d54:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000d58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000d6e:	2306      	movs	r3, #6
 8000d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d74:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4809      	ldr	r0, [pc, #36]	; (8000da0 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8000d7c:	f001 fcdc 	bl	8002738 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	3301      	adds	r3, #1
 8000d86:	4a03      	ldr	r2, [pc, #12]	; (8000d94 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000d88:	6013      	str	r3, [r2, #0]
  }

}
 8000d8a:	bf00      	nop
 8000d8c:	37b8      	adds	r7, #184	; 0xb8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	2005f5f8 	.word	0x2005f5f8
 8000d98:	2005f5f4 	.word	0x2005f5f4
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	48001000 	.word	0x48001000

08000da4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000db4:	d113      	bne.n	8000dde <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <HAL_TIM_Base_MspInit+0x44>)
 8000db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dba:	4a0b      	ldr	r2, [pc, #44]	; (8000de8 <HAL_TIM_Base_MspInit+0x44>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6593      	str	r3, [r2, #88]	; 0x58
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <HAL_TIM_Base_MspInit+0x44>)
 8000dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	201c      	movs	r0, #28
 8000dd4:	f000 facf 	bl	8001376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000dd8:	201c      	movs	r0, #28
 8000dda:	f000 fae8 	bl	80013ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40021000 	.word	0x40021000

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <NMI_Handler+0x4>

08000df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <HardFault_Handler+0x4>

08000df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <MemManage_Handler+0x4>

08000dfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <BusFault_Handler+0x4>

08000e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <UsageFault_Handler+0x4>

08000e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr

08000e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e38:	f000 f97e 	bl	8001138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8000e44:	4802      	ldr	r0, [pc, #8]	; (8000e50 <DMA1_Channel1_IRQHandler+0x10>)
 8000e46:	f001 fb28 	bl	800249a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000098 	.word	0x20000098

08000e54 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <DMA1_Channel2_IRQHandler+0x10>)
 8000e5a:	f001 fb1e 	bl	800249a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000184 	.word	0x20000184

08000e68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e6c:	4802      	ldr	r0, [pc, #8]	; (8000e78 <TIM2_IRQHandler+0x10>)
 8000e6e:	f003 fb6d 	bl	800454c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200001e4 	.word	0x200001e4

08000e7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8000e80:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e84:	f001 fe02 	bl	8002a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return 1;
 8000e90:	2301      	movs	r3, #1
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <_kill>:

int _kill(int pid, int sig)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ea6:	f004 f92d 	bl	8005104 <__errno>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2216      	movs	r2, #22
 8000eae:	601a      	str	r2, [r3, #0]
  return -1;
 8000eb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <_exit>:

void _exit (int status)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff ffe7 	bl	8000e9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ece:	e7fe      	b.n	8000ece <_exit+0x12>

08000ed0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	e00a      	b.n	8000ef8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ee2:	f3af 8000 	nop.w
 8000ee6:	4601      	mov	r1, r0
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	60ba      	str	r2, [r7, #8]
 8000eee:	b2ca      	uxtb	r2, r1
 8000ef0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	dbf0      	blt.n	8000ee2 <_read+0x12>
  }

  return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	e009      	b.n	8000f30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	60ba      	str	r2, [r7, #8]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	dbf1      	blt.n	8000f1c <_write+0x12>
  }
  return len;
 8000f38:	687b      	ldr	r3, [r7, #4]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <_close>:

int _close(int file)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f6a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <_isatty>:

int _isatty(int file)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3714      	adds	r7, #20
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb4:	4a14      	ldr	r2, [pc, #80]	; (8001008 <_sbrk+0x5c>)
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <_sbrk+0x60>)
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc0:	4b13      	ldr	r3, [pc, #76]	; (8001010 <_sbrk+0x64>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d102      	bne.n	8000fce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc8:	4b11      	ldr	r3, [pc, #68]	; (8001010 <_sbrk+0x64>)
 8000fca:	4a12      	ldr	r2, [pc, #72]	; (8001014 <_sbrk+0x68>)
 8000fcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <_sbrk+0x64>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d207      	bcs.n	8000fec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fdc:	f004 f892 	bl	8005104 <__errno>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	220c      	movs	r2, #12
 8000fe4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	e009      	b.n	8001000 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <_sbrk+0x64>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ff2:	4b07      	ldr	r3, [pc, #28]	; (8001010 <_sbrk+0x64>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	4a05      	ldr	r2, [pc, #20]	; (8001010 <_sbrk+0x64>)
 8000ffc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
}
 8001000:	4618      	mov	r0, r3
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200a0000 	.word	0x200a0000
 800100c:	00000400 	.word	0x00000400
 8001010:	2005f5fc 	.word	0x2005f5fc
 8001014:	2005f778 	.word	0x2005f778

08001018 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <SystemInit+0x20>)
 800101e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001022:	4a05      	ldr	r2, [pc, #20]	; (8001038 <SystemInit+0x20>)
 8001024:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001028:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800103c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001074 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001040:	f7ff ffea 	bl	8001018 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001044:	480c      	ldr	r0, [pc, #48]	; (8001078 <LoopForever+0x6>)
  ldr r1, =_edata
 8001046:	490d      	ldr	r1, [pc, #52]	; (800107c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001048:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <LoopForever+0xe>)
  movs r3, #0
 800104a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800104c:	e002      	b.n	8001054 <LoopCopyDataInit>

0800104e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001050:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001052:	3304      	adds	r3, #4

08001054 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001054:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001056:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001058:	d3f9      	bcc.n	800104e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800105a:	4a0a      	ldr	r2, [pc, #40]	; (8001084 <LoopForever+0x12>)
  ldr r4, =_ebss
 800105c:	4c0a      	ldr	r4, [pc, #40]	; (8001088 <LoopForever+0x16>)
  movs r3, #0
 800105e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001060:	e001      	b.n	8001066 <LoopFillZerobss>

08001062 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001062:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001064:	3204      	adds	r2, #4

08001066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001066:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001068:	d3fb      	bcc.n	8001062 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800106a:	f004 f851 	bl	8005110 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800106e:	f7ff f9dd 	bl	800042c <main>

08001072 <LoopForever>:

LoopForever:
    b LoopForever
 8001072:	e7fe      	b.n	8001072 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001074:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800107c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001080:	080066ec 	.word	0x080066ec
  ldr r2, =_sbss
 8001084:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001088:	2005f774 	.word	0x2005f774

0800108c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800108c:	e7fe      	b.n	800108c <ADC1_IRQHandler>

0800108e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001098:	2003      	movs	r0, #3
 800109a:	f000 f961 	bl	8001360 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109e:	2000      	movs	r0, #0
 80010a0:	f000 f80e 	bl	80010c0 <HAL_InitTick>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d002      	beq.n	80010b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	71fb      	strb	r3, [r7, #7]
 80010ae:	e001      	b.n	80010b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010b0:	f7ff fcca 	bl	8000a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010b4:	79fb      	ldrb	r3, [r7, #7]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010c8:	2300      	movs	r3, #0
 80010ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010cc:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_InitTick+0x6c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d023      	beq.n	800111c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010d4:	4b16      	ldr	r3, [pc, #88]	; (8001130 <HAL_InitTick+0x70>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <HAL_InitTick+0x6c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f96d 	bl	80013ca <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d10f      	bne.n	8001116 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d809      	bhi.n	8001110 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010fc:	2200      	movs	r2, #0
 80010fe:	6879      	ldr	r1, [r7, #4]
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f000 f937 	bl	8001376 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001108:	4a0a      	ldr	r2, [pc, #40]	; (8001134 <HAL_InitTick+0x74>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	e007      	b.n	8001120 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	73fb      	strb	r3, [r7, #15]
 8001114:	e004      	b.n	8001120 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	73fb      	strb	r3, [r7, #15]
 800111a:	e001      	b.n	8001120 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000008 	.word	0x20000008
 8001130:	20000000 	.word	0x20000000
 8001134:	20000004 	.word	0x20000004

08001138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800113c:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_IncTick+0x20>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	461a      	mov	r2, r3
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <HAL_IncTick+0x24>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4413      	add	r3, r2
 8001148:	4a04      	ldr	r2, [pc, #16]	; (800115c <HAL_IncTick+0x24>)
 800114a:	6013      	str	r3, [r2, #0]
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	20000008 	.word	0x20000008
 800115c:	2005f600 	.word	0x2005f600

08001160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return uwTick;
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <HAL_GetTick+0x14>)
 8001166:	681b      	ldr	r3, [r3, #0]
}
 8001168:	4618      	mov	r0, r3
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	2005f600 	.word	0x2005f600

08001178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001180:	f7ff ffee 	bl	8001160 <HAL_GetTick>
 8001184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001190:	d005      	beq.n	800119e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <HAL_Delay+0x44>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	461a      	mov	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800119e:	bf00      	nop
 80011a0:	f7ff ffde 	bl	8001160 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d8f7      	bhi.n	80011a0 <HAL_Delay+0x28>
  {
  }
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000008 	.word	0x20000008

080011c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <__NVIC_SetPriorityGrouping+0x44>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d6:	68ba      	ldr	r2, [r7, #8]
 80011d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011dc:	4013      	ands	r3, r2
 80011de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011f2:	4a04      	ldr	r2, [pc, #16]	; (8001204 <__NVIC_SetPriorityGrouping+0x44>)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	60d3      	str	r3, [r2, #12]
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800120c:	4b04      	ldr	r3, [pc, #16]	; (8001220 <__NVIC_GetPriorityGrouping+0x18>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	0a1b      	lsrs	r3, r3, #8
 8001212:	f003 0307 	and.w	r3, r3, #7
}
 8001216:	4618      	mov	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	2b00      	cmp	r3, #0
 8001234:	db0b      	blt.n	800124e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	f003 021f 	and.w	r2, r3, #31
 800123c:	4907      	ldr	r1, [pc, #28]	; (800125c <__NVIC_EnableIRQ+0x38>)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	2001      	movs	r0, #1
 8001246:	fa00 f202 	lsl.w	r2, r0, r2
 800124a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000e100 	.word	0xe000e100

08001260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	db0a      	blt.n	800128a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	b2da      	uxtb	r2, r3
 8001278:	490c      	ldr	r1, [pc, #48]	; (80012ac <__NVIC_SetPriority+0x4c>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	0112      	lsls	r2, r2, #4
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	440b      	add	r3, r1
 8001284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001288:	e00a      	b.n	80012a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4908      	ldr	r1, [pc, #32]	; (80012b0 <__NVIC_SetPriority+0x50>)
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	3b04      	subs	r3, #4
 8001298:	0112      	lsls	r2, r2, #4
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	440b      	add	r3, r1
 800129e:	761a      	strb	r2, [r3, #24]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000e100 	.word	0xe000e100
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b089      	sub	sp, #36	; 0x24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	f1c3 0307 	rsb	r3, r3, #7
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	bf28      	it	cs
 80012d2:	2304      	movcs	r3, #4
 80012d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3304      	adds	r3, #4
 80012da:	2b06      	cmp	r3, #6
 80012dc:	d902      	bls.n	80012e4 <NVIC_EncodePriority+0x30>
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3b03      	subs	r3, #3
 80012e2:	e000      	b.n	80012e6 <NVIC_EncodePriority+0x32>
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43da      	mvns	r2, r3
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	401a      	ands	r2, r3
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	fa01 f303 	lsl.w	r3, r1, r3
 8001306:	43d9      	mvns	r1, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	4313      	orrs	r3, r2
         );
}
 800130e:	4618      	mov	r0, r3
 8001310:	3724      	adds	r7, #36	; 0x24
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3b01      	subs	r3, #1
 8001328:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800132c:	d301      	bcc.n	8001332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800132e:	2301      	movs	r3, #1
 8001330:	e00f      	b.n	8001352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001332:	4a0a      	ldr	r2, [pc, #40]	; (800135c <SysTick_Config+0x40>)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3b01      	subs	r3, #1
 8001338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800133a:	210f      	movs	r1, #15
 800133c:	f04f 30ff 	mov.w	r0, #4294967295
 8001340:	f7ff ff8e 	bl	8001260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <SysTick_Config+0x40>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <SysTick_Config+0x40>)
 800134c:	2207      	movs	r2, #7
 800134e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	e000e010 	.word	0xe000e010

08001360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff29 	bl	80011c0 <__NVIC_SetPriorityGrouping>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001388:	f7ff ff3e 	bl	8001208 <__NVIC_GetPriorityGrouping>
 800138c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	68b9      	ldr	r1, [r7, #8]
 8001392:	6978      	ldr	r0, [r7, #20]
 8001394:	f7ff ff8e 	bl	80012b4 <NVIC_EncodePriority>
 8001398:	4602      	mov	r2, r0
 800139a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff5d 	bl	8001260 <__NVIC_SetPriority>
}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff31 	bl	8001224 <__NVIC_EnableIRQ>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff ffa2 	bl	800131c <SysTick_Config>
 80013d8:	4603      	mov	r3, r0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e014      	b.n	800141e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	791b      	ldrb	r3, [r3, #4]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d105      	bne.n	800140a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff fb43 	bl	8000a90 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2202      	movs	r2, #2
 800140e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001436:	2300      	movs	r3, #0
 8001438:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	795b      	ldrb	r3, [r3, #5]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d101      	bne.n	8001446 <HAL_DAC_Start_DMA+0x1e>
 8001442:	2302      	movs	r3, #2
 8001444:	e0ab      	b.n	800159e <HAL_DAC_Start_DMA+0x176>
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2201      	movs	r2, #1
 800144a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2202      	movs	r2, #2
 8001450:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d12f      	bne.n	80014b8 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	4a52      	ldr	r2, [pc, #328]	; (80015a8 <HAL_DAC_Start_DMA+0x180>)
 800145e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	4a51      	ldr	r2, [pc, #324]	; (80015ac <HAL_DAC_Start_DMA+0x184>)
 8001466:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	4a50      	ldr	r2, [pc, #320]	; (80015b0 <HAL_DAC_Start_DMA+0x188>)
 800146e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800147e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	2b08      	cmp	r3, #8
 8001484:	d013      	beq.n	80014ae <HAL_DAC_Start_DMA+0x86>
 8001486:	6a3b      	ldr	r3, [r7, #32]
 8001488:	2b08      	cmp	r3, #8
 800148a:	d845      	bhi.n	8001518 <HAL_DAC_Start_DMA+0xf0>
 800148c:	6a3b      	ldr	r3, [r7, #32]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <HAL_DAC_Start_DMA+0x72>
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	2b04      	cmp	r3, #4
 8001496:	d005      	beq.n	80014a4 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001498:	e03e      	b.n	8001518 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3308      	adds	r3, #8
 80014a0:	613b      	str	r3, [r7, #16]
        break;
 80014a2:	e03c      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	330c      	adds	r3, #12
 80014aa:	613b      	str	r3, [r7, #16]
        break;
 80014ac:	e037      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	3310      	adds	r3, #16
 80014b4:	613b      	str	r3, [r7, #16]
        break;
 80014b6:	e032      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	4a3d      	ldr	r2, [pc, #244]	; (80015b4 <HAL_DAC_Start_DMA+0x18c>)
 80014be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4a3c      	ldr	r2, [pc, #240]	; (80015b8 <HAL_DAC_Start_DMA+0x190>)
 80014c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	4a3b      	ldr	r2, [pc, #236]	; (80015bc <HAL_DAC_Start_DMA+0x194>)
 80014ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014de:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	2b08      	cmp	r3, #8
 80014e4:	d013      	beq.n	800150e <HAL_DAC_Start_DMA+0xe6>
 80014e6:	6a3b      	ldr	r3, [r7, #32]
 80014e8:	2b08      	cmp	r3, #8
 80014ea:	d817      	bhi.n	800151c <HAL_DAC_Start_DMA+0xf4>
 80014ec:	6a3b      	ldr	r3, [r7, #32]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_DAC_Start_DMA+0xd2>
 80014f2:	6a3b      	ldr	r3, [r7, #32]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d005      	beq.n	8001504 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80014f8:	e010      	b.n	800151c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3314      	adds	r3, #20
 8001500:	613b      	str	r3, [r7, #16]
        break;
 8001502:	e00c      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	3318      	adds	r3, #24
 800150a:	613b      	str	r3, [r7, #16]
        break;
 800150c:	e007      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	331c      	adds	r3, #28
 8001514:	613b      	str	r3, [r7, #16]
        break;
 8001516:	e002      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        break;
 8001518:	bf00      	nop
 800151a:	e000      	b.n	800151e <HAL_DAC_Start_DMA+0xf6>
        break;
 800151c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d111      	bne.n	8001548 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001532:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6898      	ldr	r0, [r3, #8]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	f000 fed5 	bl	80022ec <HAL_DMA_Start_IT>
 8001542:	4603      	mov	r3, r0
 8001544:	75fb      	strb	r3, [r7, #23]
 8001546:	e010      	b.n	800156a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001556:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	68d8      	ldr	r0, [r3, #12]
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	f000 fec3 	bl	80022ec <HAL_DMA_Start_IT>
 8001566:	4603      	mov	r3, r0
 8001568:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001570:	7dfb      	ldrb	r3, [r7, #23]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10c      	bne.n	8001590 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6819      	ldr	r1, [r3, #0]
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f003 0310 	and.w	r3, r3, #16
 8001582:	2201      	movs	r2, #1
 8001584:	409a      	lsls	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	e005      	b.n	800159c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	f043 0204 	orr.w	r2, r3, #4
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800159c:	7dfb      	ldrb	r3, [r7, #23]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	08001921 	.word	0x08001921
 80015ac:	08001943 	.word	0x08001943
 80015b0:	0800195f 	.word	0x0800195f
 80015b4:	080019c9 	.word	0x080019c9
 80015b8:	080019eb 	.word	0x080019eb
 80015bc:	08001a07 	.word	0x08001a07

080015c0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6819      	ldr	r1, [r3, #0]
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43da      	mvns	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	400a      	ands	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6819      	ldr	r1, [r3, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	2201      	movs	r2, #1
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43da      	mvns	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	400a      	ands	r2, r1
 8001602:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10d      	bne.n	8001626 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fee7 	bl	80023e2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	e00c      	b.n	8001640 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 fed9 	bl	80023e2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800163e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
	...

08001688 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	795b      	ldrb	r3, [r3, #5]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <HAL_DAC_ConfigChannel+0x1c>
 80016a0:	2302      	movs	r3, #2
 80016a2:	e137      	b.n	8001914 <HAL_DAC_ConfigChannel+0x28c>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2201      	movs	r2, #1
 80016a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2202      	movs	r2, #2
 80016ae:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	f040 8081 	bne.w	80017bc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80016ba:	f7ff fd51 	bl	8001160 <HAL_GetTick>
 80016be:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d140      	bne.n	8001748 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80016c6:	e018      	b.n	80016fa <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80016c8:	f7ff fd4a 	bl	8001160 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d911      	bls.n	80016fa <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d00a      	beq.n	80016fa <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	f043 0208 	orr.w	r2, r3, #8
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2203      	movs	r2, #3
 80016f4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e10c      	b.n	8001914 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001700:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1df      	bne.n	80016c8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001708:	2001      	movs	r0, #1
 800170a:	f7ff fd35 	bl	8001178 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	69d2      	ldr	r2, [r2, #28]
 8001716:	641a      	str	r2, [r3, #64]	; 0x40
 8001718:	e023      	b.n	8001762 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800171a:	f7ff fd21 	bl	8001160 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b01      	cmp	r3, #1
 8001726:	d90f      	bls.n	8001748 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800172e:	2b00      	cmp	r3, #0
 8001730:	da0a      	bge.n	8001748 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	f043 0208 	orr.w	r2, r3, #8
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2203      	movs	r2, #3
 8001742:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e0e5      	b.n	8001914 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800174e:	2b00      	cmp	r3, #0
 8001750:	dbe3      	blt.n	800171a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001752:	2001      	movs	r0, #1
 8001754:	f7ff fd10 	bl	8001178 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	69d2      	ldr	r2, [r2, #28]
 8001760:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001772:	fa01 f303 	lsl.w	r3, r1, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	ea02 0103 	and.w	r1, r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	6a1a      	ldr	r2, [r3, #32]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	409a      	lsls	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	430a      	orrs	r2, r1
 800178e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f003 0310 	and.w	r3, r3, #16
 800179c:	21ff      	movs	r1, #255	; 0xff
 800179e:	fa01 f303 	lsl.w	r3, r1, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	ea02 0103 	and.w	r1, r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f003 0310 	and.w	r3, r3, #16
 80017b2:	409a      	lsls	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d11d      	bne.n	8001800 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ca:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f003 0310 	and.w	r3, r3, #16
 80017d2:	221f      	movs	r2, #31
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69fa      	ldr	r2, [r7, #28]
 80017dc:	4013      	ands	r3, r2
 80017de:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f003 0310 	and.w	r3, r3, #16
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	69fa      	ldr	r2, [r7, #28]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	69fa      	ldr	r2, [r7, #28]
 80017fe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001806:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	2207      	movs	r2, #7
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	69fa      	ldr	r2, [r7, #28]
 8001818:	4013      	ands	r3, r2
 800181a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	685a      	ldr	r2, [r3, #4]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	431a      	orrs	r2, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	4313      	orrs	r3, r2
 800182c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f003 0310 	and.w	r3, r3, #16
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	69fa      	ldr	r2, [r7, #28]
 800183c:	4313      	orrs	r3, r2
 800183e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	6819      	ldr	r1, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f003 0310 	and.w	r3, r3, #16
 8001854:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43da      	mvns	r2, r3
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	400a      	ands	r2, r1
 8001864:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f003 0310 	and.w	r3, r3, #16
 8001874:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43db      	mvns	r3, r3
 800187e:	69fa      	ldr	r2, [r7, #28]
 8001880:	4013      	ands	r3, r2
 8001882:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f003 0310 	and.w	r3, r3, #16
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	4313      	orrs	r3, r2
 800189a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018a4:	d104      	bne.n	80018b0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018ac:	61fb      	str	r3, [r7, #28]
 80018ae:	e018      	b.n	80018e2 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d104      	bne.n	80018c2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	e00f      	b.n	80018e2 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80018c2:	f001 ff9f 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 80018c6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	4a14      	ldr	r2, [pc, #80]	; (800191c <HAL_DAC_ConfigChannel+0x294>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d904      	bls.n	80018da <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018d6:	61fb      	str	r3, [r7, #28]
 80018d8:	e003      	b.n	80018e2 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80018e0:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6819      	ldr	r1, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	22c0      	movs	r2, #192	; 0xc0
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43da      	mvns	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	400a      	ands	r2, r1
 8001904:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2201      	movs	r2, #1
 800190a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2200      	movs	r2, #0
 8001910:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	04c4b400 	.word	0x04c4b400

08001920 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f7ff fe8b 	bl	800164a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2201      	movs	r2, #1
 8001938:	711a      	strb	r2, [r3, #4]
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b084      	sub	sp, #16
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800194e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f7ff fe84 	bl	800165e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001956:	bf00      	nop
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b084      	sub	sp, #16
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	f043 0204 	orr.w	r2, r3, #4
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001978:	68f8      	ldr	r0, [r7, #12]
 800197a:	f7ff fe7a 	bl	8001672 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2201      	movs	r2, #1
 8001982:	711a      	strb	r2, [r3, #4]
}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff ffd8 	bl	800198c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2201      	movs	r2, #1
 80019e0:	711a      	strb	r2, [r3, #4]
}
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b084      	sub	sp, #16
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f7ff ffd1 	bl	80019a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b084      	sub	sp, #16
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a12:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	f043 0204 	orr.w	r2, r3, #4
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f7ff ffc7 	bl	80019b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	711a      	strb	r2, [r3, #4]
}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e0ac      	b.n	8001ba0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 fab6 	bl	8001fbc <DFSDM_GetChannelFromInstance>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4a55      	ldr	r2, [pc, #340]	; (8001ba8 <HAL_DFSDM_ChannelInit+0x174>)
 8001a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e09f      	b.n	8001ba0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff f92f 	bl	8000cc4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001a66:	4b51      	ldr	r3, [pc, #324]	; (8001bac <HAL_DFSDM_ChannelInit+0x178>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	4a4f      	ldr	r2, [pc, #316]	; (8001bac <HAL_DFSDM_ChannelInit+0x178>)
 8001a6e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001a70:	4b4e      	ldr	r3, [pc, #312]	; (8001bac <HAL_DFSDM_ChannelInit+0x178>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d125      	bne.n	8001ac4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001a78:	4b4d      	ldr	r3, [pc, #308]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a4c      	ldr	r2, [pc, #304]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001a82:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001a84:	4b4a      	ldr	r3, [pc, #296]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	4948      	ldr	r1, [pc, #288]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001a92:	4b47      	ldr	r3, [pc, #284]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a46      	ldr	r2, [pc, #280]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001a98:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001a9c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	791b      	ldrb	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d108      	bne.n	8001ab8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001aa6:	4b42      	ldr	r3, [pc, #264]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	041b      	lsls	r3, r3, #16
 8001ab2:	493f      	ldr	r1, [pc, #252]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001ab8:	4b3d      	ldr	r3, [pc, #244]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a3c      	ldr	r2, [pc, #240]	; (8001bb0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001abe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ac2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001ad2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6819      	ldr	r1, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001ae2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001ae8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 020f 	bic.w	r2, r2, #15
 8001b00:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6819      	ldr	r1, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001b10:	431a      	orrs	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001b28:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6899      	ldr	r1, [r3, #8]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f002 0207 	and.w	r2, r2, #7
 8001b54:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b60:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b80:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 fa14 	bl	8001fbc <DFSDM_GetChannelFromInstance>
 8001b94:	4602      	mov	r2, r0
 8001b96:	4904      	ldr	r1, [pc, #16]	; (8001ba8 <HAL_DFSDM_ChannelInit+0x174>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	2005f608 	.word	0x2005f608
 8001bac:	2005f604 	.word	0x2005f604
 8001bb0:	40016000 	.word	0x40016000

08001bb4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e0ca      	b.n	8001d5c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a66      	ldr	r2, [pc, #408]	; (8001d64 <HAL_DFSDM_FilterInit+0x1b0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d109      	bne.n	8001be4 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d003      	beq.n	8001be0 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e0bb      	b.n	8001d5c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7fe ffb5 	bl	8000b6c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001c10:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	7a1b      	ldrb	r3, [r3, #8]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d108      	bne.n	8001c2c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	e007      	b.n	8001c3c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001c3a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7a5b      	ldrb	r3, [r3, #9]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d108      	bne.n	8001c56 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	e007      	b.n	8001c66 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001c74:	f023 0308 	bic.w	r3, r3, #8
 8001c78:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d108      	bne.n	8001c94 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6819      	ldr	r1, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	695a      	ldr	r2, [r3, #20]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	430a      	orrs	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	7c1b      	ldrb	r3, [r3, #16]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d108      	bne.n	8001cae <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f042 0210 	orr.w	r2, r2, #16
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	e007      	b.n	8001cbe <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f022 0210 	bic.w	r2, r2, #16
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	7c5b      	ldrb	r3, [r3, #17]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d108      	bne.n	8001cd8 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f042 0220 	orr.w	r2, r2, #32
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	e007      	b.n	8001ce8 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 0220 	bic.w	r2, r2, #32
 8001ce6:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8001cf6:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8001cfa:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6959      	ldr	r1, [r3, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001d0e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001d16:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699a      	ldr	r2, [r3, #24]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	7c1a      	ldrb	r2, [r3, #16]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f042 0201 	orr.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40016100 	.word	0x40016100

08001d68 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d02e      	beq.n	8001de0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001d88:	2bff      	cmp	r3, #255	; 0xff
 8001d8a:	d029      	beq.n	8001de0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	6812      	ldr	r2, [r2, #0]
 8001d96:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d9e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d10d      	bne.n	8001dc2 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001db4:	431a      	orrs	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	e00a      	b.n	8001dd8 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6819      	ldr	r1, [r3, #0]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	631a      	str	r2, [r3, #48]	; 0x30
 8001dde:	e001      	b.n	8001de4 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8001de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	75fb      	strb	r3, [r7, #23]
 8001e14:	e064      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001e24:	d002      	beq.n	8001e2c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	75fb      	strb	r3, [r7, #23]
 8001e2a:	e059      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d10e      	bne.n	8001e52 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d10a      	bne.n	8001e52 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d105      	bne.n	8001e52 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d002      	beq.n	8001e52 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	75fb      	strb	r3, [r7, #23]
 8001e50:	e046      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10b      	bne.n	8001e72 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d107      	bne.n	8001e72 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e66:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d102      	bne.n	8001e72 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	75fb      	strb	r3, [r7, #23]
 8001e70:	e036      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d004      	beq.n	8001e86 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d12a      	bne.n	8001edc <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8a:	4a18      	ldr	r2, [pc, #96]	; (8001eec <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001e8c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e92:	4a17      	ldr	r2, [pc, #92]	; (8001ef0 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001e94:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9a:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001e9c:	2b20      	cmp	r3, #32
 8001e9e:	d101      	bne.n	8001ea4 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8001ea0:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8001ea2:	e000      	b.n	8001ea6 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001ea4:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eaa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	331c      	adds	r3, #28
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	68ba      	ldr	r2, [r7, #8]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f000 fa16 	bl	80022ec <HAL_DMA_Start_IT>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d006      	beq.n	8001ed4 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	22ff      	movs	r2, #255	; 0xff
 8001eca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001ed2:	e005      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 f8bd 	bl	8002054 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001eda:	e001      	b.n	8001ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	08001f7d 	.word	0x08001f7d
 8001ef0:	08001f99 	.word	0x08001f99
 8001ef4:	08001f61 	.word	0x08001f61

08001ef8 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d007      	beq.n	8001f1e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001f14:	2b04      	cmp	r3, #4
 8001f16:	d002      	beq.n	8001f1e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	73fb      	strb	r3, [r7, #15]
 8001f1c:	e007      	b.n	8001f2e <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 fa5d 	bl	80023e2 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f8e9 	bl	8002100 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6c:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f7ff ffe2 	bl	8001f38 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7fe fcf2 	bl	8000974 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8001f90:	bf00      	nop
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2203      	movs	r2, #3
 8001faa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f7ff ffcd 	bl	8001f4c <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8001fb2:	bf00      	nop
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a1c      	ldr	r2, [pc, #112]	; (8002038 <DFSDM_GetChannelFromInstance+0x7c>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d102      	bne.n	8001fd2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e02b      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a19      	ldr	r2, [pc, #100]	; (800203c <DFSDM_GetChannelFromInstance+0x80>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d102      	bne.n	8001fe0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	e024      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a17      	ldr	r2, [pc, #92]	; (8002040 <DFSDM_GetChannelFromInstance+0x84>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d102      	bne.n	8001fee <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001fe8:	2302      	movs	r3, #2
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	e01d      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a14      	ldr	r2, [pc, #80]	; (8002044 <DFSDM_GetChannelFromInstance+0x88>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d102      	bne.n	8001ffc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	e016      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a12      	ldr	r2, [pc, #72]	; (8002048 <DFSDM_GetChannelFromInstance+0x8c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d102      	bne.n	800200a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002004:	2305      	movs	r3, #5
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	e00f      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a0f      	ldr	r2, [pc, #60]	; (800204c <DFSDM_GetChannelFromInstance+0x90>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d102      	bne.n	8002018 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002012:	2306      	movs	r3, #6
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	e008      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <DFSDM_GetChannelFromInstance+0x94>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d102      	bne.n	8002026 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002020:	2307      	movs	r3, #7
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	e001      	b.n	800202a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002026:	2303      	movs	r3, #3
 8002028:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800202a:	68fb      	ldr	r3, [r7, #12]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40016000 	.word	0x40016000
 800203c:	40016020 	.word	0x40016020
 8002040:	40016040 	.word	0x40016040
 8002044:	40016080 	.word	0x40016080
 8002048:	400160a0 	.word	0x400160a0
 800204c:	400160c0 	.word	0x400160c0
 8002050:	400160e0 	.word	0x400160e0

08002054 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002060:	2b00      	cmp	r3, #0
 8002062:	d108      	bne.n	8002076 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	e033      	b.n	80020de <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0201 	bic.w	r2, r2, #1
 8002084:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002094:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0201 	orr.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d116      	bne.n	80020de <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d107      	bne.n	80020c8 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 0202 	orr.w	r2, r2, #2
 80020c6:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d102      	bne.n	80020d8 <DFSDM_RegConvStart+0x84>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	e000      	b.n	80020da <DFSDM_RegConvStart+0x86>
 80020d8:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <DFSDM_RegConvStart+0x98>
 80020e8:	2202      	movs	r2, #2
 80020ea:	e000      	b.n	80020ee <DFSDM_RegConvStart+0x9a>
 80020ec:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800211c:	2b01      	cmp	r3, #1
 800211e:	d107      	bne.n	8002130 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800212e:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002146:	2b04      	cmp	r3, #4
 8002148:	d116      	bne.n	8002178 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214e:	2b00      	cmp	r3, #0
 8002150:	d107      	bne.n	8002162 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f042 0202 	orr.w	r2, r2, #2
 8002160:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002168:	2b01      	cmp	r3, #1
 800216a:	d102      	bne.n	8002172 <DFSDM_RegConvStop+0x72>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002170:	e000      	b.n	8002174 <DFSDM_RegConvStop+0x74>
 8002172:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 800217e:	2b02      	cmp	r3, #2
 8002180:	d101      	bne.n	8002186 <DFSDM_RegConvStop+0x86>
 8002182:	2201      	movs	r2, #1
 8002184:	e000      	b.n	8002188 <DFSDM_RegConvStop+0x88>
 8002186:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
	...

0800219c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e08d      	b.n	80022ca <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b47      	ldr	r3, [pc, #284]	; (80022d4 <HAL_DMA_Init+0x138>)
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d80f      	bhi.n	80021da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4b45      	ldr	r3, [pc, #276]	; (80022d8 <HAL_DMA_Init+0x13c>)
 80021c2:	4413      	add	r3, r2
 80021c4:	4a45      	ldr	r2, [pc, #276]	; (80022dc <HAL_DMA_Init+0x140>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	009a      	lsls	r2, r3, #2
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a42      	ldr	r2, [pc, #264]	; (80022e0 <HAL_DMA_Init+0x144>)
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40
 80021d8:	e00e      	b.n	80021f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	461a      	mov	r2, r3
 80021e0:	4b40      	ldr	r3, [pc, #256]	; (80022e4 <HAL_DMA_Init+0x148>)
 80021e2:	4413      	add	r3, r2
 80021e4:	4a3d      	ldr	r2, [pc, #244]	; (80022dc <HAL_DMA_Init+0x140>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	009a      	lsls	r2, r3, #2
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a3c      	ldr	r2, [pc, #240]	; (80022e8 <HAL_DMA_Init+0x14c>)
 80021f6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800220e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002212:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800221c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002228:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002234:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a1b      	ldr	r3, [r3, #32]
 800223a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 fa12 	bl	8002674 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002258:	d102      	bne.n	8002260 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002274:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d010      	beq.n	80022a0 <HAL_DMA_Init+0x104>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b04      	cmp	r3, #4
 8002284:	d80c      	bhi.n	80022a0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 fa32 	bl	80026f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	e008      	b.n	80022b2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40020407 	.word	0x40020407
 80022d8:	bffdfff8 	.word	0xbffdfff8
 80022dc:	cccccccd 	.word	0xcccccccd
 80022e0:	40020000 	.word	0x40020000
 80022e4:	bffdfbf8 	.word	0xbffdfbf8
 80022e8:	40020400 	.word	0x40020400

080022ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002304:	2b01      	cmp	r3, #1
 8002306:	d101      	bne.n	800230c <HAL_DMA_Start_IT+0x20>
 8002308:	2302      	movs	r3, #2
 800230a:	e066      	b.n	80023da <HAL_DMA_Start_IT+0xee>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b01      	cmp	r3, #1
 800231e:	d155      	bne.n	80023cc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0201 	bic.w	r2, r2, #1
 800233c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	68b9      	ldr	r1, [r7, #8]
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 f957 	bl	80025f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	2b00      	cmp	r3, #0
 8002350:	d008      	beq.n	8002364 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f042 020e 	orr.w	r2, r2, #14
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	e00f      	b.n	8002384 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0204 	bic.w	r2, r2, #4
 8002372:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 020a 	orr.w	r2, r2, #10
 8002382:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d007      	beq.n	80023a2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800239c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023a0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d007      	beq.n	80023ba <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023b8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	e005      	b.n	80023d8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80023d4:	2302      	movs	r3, #2
 80023d6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b085      	sub	sp, #20
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ea:	2300      	movs	r3, #0
 80023ec:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d008      	beq.n	800240c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2204      	movs	r2, #4
 80023fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e040      	b.n	800248e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 020e 	bic.w	r2, r2, #14
 800241a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002426:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800242a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	f003 021c 	and.w	r2, r3, #28
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	2101      	movs	r1, #1
 800244a:	fa01 f202 	lsl.w	r2, r1, r2
 800244e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002458:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00c      	beq.n	800247c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800246c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002470:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800247a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800248c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b6:	f003 031c 	and.w	r3, r3, #28
 80024ba:	2204      	movs	r2, #4
 80024bc:	409a      	lsls	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d026      	beq.n	8002514 <HAL_DMA_IRQHandler+0x7a>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d021      	beq.n	8002514 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0320 	and.w	r3, r3, #32
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d107      	bne.n	80024ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0204 	bic.w	r2, r2, #4
 80024ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f003 021c 	and.w	r2, r3, #28
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	2104      	movs	r1, #4
 80024fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002500:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	2b00      	cmp	r3, #0
 8002508:	d071      	beq.n	80025ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002512:	e06c      	b.n	80025ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002518:	f003 031c 	and.w	r3, r3, #28
 800251c:	2202      	movs	r2, #2
 800251e:	409a      	lsls	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d02e      	beq.n	8002586 <HAL_DMA_IRQHandler+0xec>
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d029      	beq.n	8002586 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0320 	and.w	r3, r3, #32
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 020a 	bic.w	r2, r2, #10
 800254e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255c:	f003 021c 	and.w	r2, r3, #28
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	2102      	movs	r1, #2
 8002566:	fa01 f202 	lsl.w	r2, r1, r2
 800256a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002578:	2b00      	cmp	r3, #0
 800257a:	d038      	beq.n	80025ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002584:	e033      	b.n	80025ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258a:	f003 031c 	and.w	r3, r3, #28
 800258e:	2208      	movs	r2, #8
 8002590:	409a      	lsls	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4013      	ands	r3, r2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d02a      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d025      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 020e 	bic.w	r2, r2, #14
 80025b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b8:	f003 021c 	and.w	r2, r3, #28
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	2101      	movs	r1, #1
 80025c2:	fa01 f202 	lsl.w	r2, r1, r2
 80025c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d004      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025ee:	bf00      	nop
 80025f0:	bf00      	nop
}
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
 8002604:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800260e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002614:	2b00      	cmp	r3, #0
 8002616:	d004      	beq.n	8002622 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002620:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	f003 021c 	and.w	r2, r3, #28
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	2101      	movs	r1, #1
 8002630:	fa01 f202 	lsl.w	r2, r1, r2
 8002634:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b10      	cmp	r3, #16
 8002644:	d108      	bne.n	8002658 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002656:	e007      	b.n	8002668 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	60da      	str	r2, [r3, #12]
}
 8002668:	bf00      	nop
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	461a      	mov	r2, r3
 8002682:	4b17      	ldr	r3, [pc, #92]	; (80026e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002684:	429a      	cmp	r2, r3
 8002686:	d80a      	bhi.n	800269e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002694:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6493      	str	r3, [r2, #72]	; 0x48
 800269c:	e007      	b.n	80026ae <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	009a      	lsls	r2, r3, #2
 80026a6:	4b0f      	ldr	r3, [pc, #60]	; (80026e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80026a8:	4413      	add	r3, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	3b08      	subs	r3, #8
 80026b6:	4a0c      	ldr	r2, [pc, #48]	; (80026e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80026b8:	fba2 2303 	umull	r2, r3, r2, r3
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80026c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	2201      	movs	r2, #1
 80026ce:	409a      	lsls	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80026d4:	bf00      	nop
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	40020407 	.word	0x40020407
 80026e4:	4002081c 	.word	0x4002081c
 80026e8:	cccccccd 	.word	0xcccccccd
 80026ec:	40020880 	.word	0x40020880

080026f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a08      	ldr	r2, [pc, #32]	; (8002734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002712:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3b01      	subs	r3, #1
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2201      	movs	r2, #1
 800271e:	409a      	lsls	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	1000823f 	.word	0x1000823f
 8002734:	40020940 	.word	0x40020940

08002738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002742:	2300      	movs	r3, #0
 8002744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002746:	e166      	b.n	8002a16 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	4013      	ands	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8158 	beq.w	8002a10 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d005      	beq.n	8002778 <HAL_GPIO_Init+0x40>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d130      	bne.n	80027da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4313      	orrs	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027ae:	2201      	movs	r2, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f003 0201 	and.w	r2, r3, #1
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d017      	beq.n	8002816 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d123      	bne.n	800286a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691a      	ldr	r2, [r3, #16]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	6939      	ldr	r1, [r7, #16]
 8002866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2203      	movs	r2, #3
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0203 	and.w	r2, r3, #3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80b2 	beq.w	8002a10 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ac:	4b61      	ldr	r3, [pc, #388]	; (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b0:	4a60      	ldr	r2, [pc, #384]	; (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	6613      	str	r3, [r2, #96]	; 0x60
 80028b8:	4b5e      	ldr	r3, [pc, #376]	; (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028c4:	4a5c      	ldr	r2, [pc, #368]	; (8002a38 <HAL_GPIO_Init+0x300>)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	220f      	movs	r2, #15
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028ee:	d02b      	beq.n	8002948 <HAL_GPIO_Init+0x210>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a52      	ldr	r2, [pc, #328]	; (8002a3c <HAL_GPIO_Init+0x304>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d025      	beq.n	8002944 <HAL_GPIO_Init+0x20c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a51      	ldr	r2, [pc, #324]	; (8002a40 <HAL_GPIO_Init+0x308>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d01f      	beq.n	8002940 <HAL_GPIO_Init+0x208>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a50      	ldr	r2, [pc, #320]	; (8002a44 <HAL_GPIO_Init+0x30c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d019      	beq.n	800293c <HAL_GPIO_Init+0x204>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a4f      	ldr	r2, [pc, #316]	; (8002a48 <HAL_GPIO_Init+0x310>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d013      	beq.n	8002938 <HAL_GPIO_Init+0x200>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a4e      	ldr	r2, [pc, #312]	; (8002a4c <HAL_GPIO_Init+0x314>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d00d      	beq.n	8002934 <HAL_GPIO_Init+0x1fc>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a4d      	ldr	r2, [pc, #308]	; (8002a50 <HAL_GPIO_Init+0x318>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d007      	beq.n	8002930 <HAL_GPIO_Init+0x1f8>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a4c      	ldr	r2, [pc, #304]	; (8002a54 <HAL_GPIO_Init+0x31c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d101      	bne.n	800292c <HAL_GPIO_Init+0x1f4>
 8002928:	2307      	movs	r3, #7
 800292a:	e00e      	b.n	800294a <HAL_GPIO_Init+0x212>
 800292c:	2308      	movs	r3, #8
 800292e:	e00c      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002930:	2306      	movs	r3, #6
 8002932:	e00a      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002934:	2305      	movs	r3, #5
 8002936:	e008      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002938:	2304      	movs	r3, #4
 800293a:	e006      	b.n	800294a <HAL_GPIO_Init+0x212>
 800293c:	2303      	movs	r3, #3
 800293e:	e004      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002940:	2302      	movs	r3, #2
 8002942:	e002      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002948:	2300      	movs	r3, #0
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	f002 0203 	and.w	r2, r2, #3
 8002950:	0092      	lsls	r2, r2, #2
 8002952:	4093      	lsls	r3, r2
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800295a:	4937      	ldr	r1, [pc, #220]	; (8002a38 <HAL_GPIO_Init+0x300>)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002968:	4b3b      	ldr	r3, [pc, #236]	; (8002a58 <HAL_GPIO_Init+0x320>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43db      	mvns	r3, r3
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800298c:	4a32      	ldr	r2, [pc, #200]	; (8002a58 <HAL_GPIO_Init+0x320>)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002992:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <HAL_GPIO_Init+0x320>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029b6:	4a28      	ldr	r2, [pc, #160]	; (8002a58 <HAL_GPIO_Init+0x320>)
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029bc:	4b26      	ldr	r3, [pc, #152]	; (8002a58 <HAL_GPIO_Init+0x320>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	43db      	mvns	r3, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4313      	orrs	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029e0:	4a1d      	ldr	r2, [pc, #116]	; (8002a58 <HAL_GPIO_Init+0x320>)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <HAL_GPIO_Init+0x320>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4013      	ands	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a0a:	4a13      	ldr	r2, [pc, #76]	; (8002a58 <HAL_GPIO_Init+0x320>)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	3301      	adds	r3, #1
 8002a14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f47f ae91 	bne.w	8002748 <HAL_GPIO_Init+0x10>
  }
}
 8002a26:	bf00      	nop
 8002a28:	bf00      	nop
 8002a2a:	371c      	adds	r7, #28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	48000400 	.word	0x48000400
 8002a40:	48000800 	.word	0x48000800
 8002a44:	48000c00 	.word	0x48000c00
 8002a48:	48001000 	.word	0x48001000
 8002a4c:	48001400 	.word	0x48001400
 8002a50:	48001800 	.word	0x48001800
 8002a54:	48001c00 	.word	0x48001c00
 8002a58:	40010400 	.word	0x40010400

08002a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	807b      	strh	r3, [r7, #2]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a6c:	787b      	ldrb	r3, [r7, #1]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a72:	887a      	ldrh	r2, [r7, #2]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a78:	e002      	b.n	8002a80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a7a:	887a      	ldrh	r2, [r7, #2]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a98:	695a      	ldr	r2, [r3, #20]
 8002a9a:	88fb      	ldrh	r3, [r7, #6]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aa2:	4a05      	ldr	r2, [pc, #20]	; (8002ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002aa8:	88fb      	ldrh	r3, [r7, #6]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fd ff20 	bl	80008f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40010400 	.word	0x40010400

08002abc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ac0:	4b0d      	ldr	r3, [pc, #52]	; (8002af8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002acc:	d102      	bne.n	8002ad4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ad2:	e00b      	b.n	8002aec <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ae2:	d102      	bne.n	8002aea <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002ae4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae8:	e000      	b.n	8002aec <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002aea:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40007000 	.word	0x40007000

08002afc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d141      	bne.n	8002b8e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b0a:	4b4b      	ldr	r3, [pc, #300]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b16:	d131      	bne.n	8002b7c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b18:	4b47      	ldr	r3, [pc, #284]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b1e:	4a46      	ldr	r2, [pc, #280]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b28:	4b43      	ldr	r3, [pc, #268]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b30:	4a41      	ldr	r2, [pc, #260]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002b38:	4b40      	ldr	r3, [pc, #256]	; (8002c3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2232      	movs	r2, #50	; 0x32
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	4a3f      	ldr	r2, [pc, #252]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b44:	fba2 2303 	umull	r2, r3, r2, r3
 8002b48:	0c9b      	lsrs	r3, r3, #18
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b4e:	e002      	b.n	8002b56 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3b01      	subs	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b56:	4b38      	ldr	r3, [pc, #224]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b62:	d102      	bne.n	8002b6a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f2      	bne.n	8002b50 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b6a:	4b33      	ldr	r3, [pc, #204]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b76:	d158      	bne.n	8002c2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e057      	b.n	8002c2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b7c:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b82:	4a2d      	ldr	r2, [pc, #180]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002b8c:	e04d      	b.n	8002c2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b94:	d141      	bne.n	8002c1a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b96:	4b28      	ldr	r3, [pc, #160]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba2:	d131      	bne.n	8002c08 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ba4:	4b24      	ldr	r3, [pc, #144]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002baa:	4a23      	ldr	r2, [pc, #140]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bb4:	4b20      	ldr	r3, [pc, #128]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bbc:	4a1e      	ldr	r2, [pc, #120]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002bc4:	4b1d      	ldr	r3, [pc, #116]	; (8002c3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2232      	movs	r2, #50	; 0x32
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	4a1c      	ldr	r2, [pc, #112]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd4:	0c9b      	lsrs	r3, r3, #18
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bda:	e002      	b.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002be2:	4b15      	ldr	r3, [pc, #84]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bee:	d102      	bne.n	8002bf6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f2      	bne.n	8002bdc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c02:	d112      	bne.n	8002c2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e011      	b.n	8002c2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002c18:	e007      	b.n	8002c2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c1a:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c22:	4a05      	ldr	r2, [pc, #20]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c28:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	40007000 	.word	0x40007000
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	431bde83 	.word	0x431bde83

08002c44 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d102      	bne.n	8002c58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	f000 bc08 	b.w	8003468 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c58:	4b96      	ldr	r3, [pc, #600]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 030c 	and.w	r3, r3, #12
 8002c60:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c62:	4b94      	ldr	r3, [pc, #592]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0310 	and.w	r3, r3, #16
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80e4 	beq.w	8002e42 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d007      	beq.n	8002c90 <HAL_RCC_OscConfig+0x4c>
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	2b0c      	cmp	r3, #12
 8002c84:	f040 808b 	bne.w	8002d9e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	f040 8087 	bne.w	8002d9e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c90:	4b88      	ldr	r3, [pc, #544]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x64>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e3df      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a1a      	ldr	r2, [r3, #32]
 8002cac:	4b81      	ldr	r3, [pc, #516]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x7e>
 8002cb8:	4b7e      	ldr	r3, [pc, #504]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc0:	e005      	b.n	8002cce <HAL_RCC_OscConfig+0x8a>
 8002cc2:	4b7c      	ldr	r3, [pc, #496]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002cc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d223      	bcs.n	8002d1a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 fda0 	bl	800381c <RCC_SetFlashLatencyFromMSIRange>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e3c0      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ce6:	4b73      	ldr	r3, [pc, #460]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a72      	ldr	r2, [pc, #456]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002cec:	f043 0308 	orr.w	r3, r3, #8
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	4b70      	ldr	r3, [pc, #448]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	496d      	ldr	r1, [pc, #436]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d04:	4b6b      	ldr	r3, [pc, #428]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	021b      	lsls	r3, r3, #8
 8002d12:	4968      	ldr	r1, [pc, #416]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
 8002d18:	e025      	b.n	8002d66 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d1a:	4b66      	ldr	r3, [pc, #408]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a65      	ldr	r2, [pc, #404]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d20:	f043 0308 	orr.w	r3, r3, #8
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	4b63      	ldr	r3, [pc, #396]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	4960      	ldr	r1, [pc, #384]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d38:	4b5e      	ldr	r3, [pc, #376]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	495b      	ldr	r1, [pc, #364]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 fd60 	bl	800381c <RCC_SetFlashLatencyFromMSIRange>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e380      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d66:	f000 fcc1 	bl	80036ec <HAL_RCC_GetSysClockFreq>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	4b51      	ldr	r3, [pc, #324]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	4950      	ldr	r1, [pc, #320]	; (8002eb8 <HAL_RCC_OscConfig+0x274>)
 8002d78:	5ccb      	ldrb	r3, [r1, r3]
 8002d7a:	f003 031f 	and.w	r3, r3, #31
 8002d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d82:	4a4e      	ldr	r2, [pc, #312]	; (8002ebc <HAL_RCC_OscConfig+0x278>)
 8002d84:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d86:	4b4e      	ldr	r3, [pc, #312]	; (8002ec0 <HAL_RCC_OscConfig+0x27c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fe f998 	bl	80010c0 <HAL_InitTick>
 8002d90:	4603      	mov	r3, r0
 8002d92:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d052      	beq.n	8002e40 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d9a:	7bfb      	ldrb	r3, [r7, #15]
 8002d9c:	e364      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d032      	beq.n	8002e0c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002da6:	4b43      	ldr	r3, [pc, #268]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a42      	ldr	r2, [pc, #264]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002db2:	f7fe f9d5 	bl	8001160 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dba:	f7fe f9d1 	bl	8001160 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e34d      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dcc:	4b39      	ldr	r3, [pc, #228]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f0      	beq.n	8002dba <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dd8:	4b36      	ldr	r3, [pc, #216]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a35      	ldr	r2, [pc, #212]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002dde:	f043 0308 	orr.w	r3, r3, #8
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	4b33      	ldr	r3, [pc, #204]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	4930      	ldr	r1, [pc, #192]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002df6:	4b2f      	ldr	r3, [pc, #188]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	021b      	lsls	r3, r3, #8
 8002e04:	492b      	ldr	r1, [pc, #172]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
 8002e0a:	e01a      	b.n	8002e42 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e0c:	4b29      	ldr	r3, [pc, #164]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a28      	ldr	r2, [pc, #160]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e12:	f023 0301 	bic.w	r3, r3, #1
 8002e16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e18:	f7fe f9a2 	bl	8001160 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e20:	f7fe f99e 	bl	8001160 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e31a      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e32:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1f0      	bne.n	8002e20 <HAL_RCC_OscConfig+0x1dc>
 8002e3e:	e000      	b.n	8002e42 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d073      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_OscConfig+0x21c>
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	d10e      	bne.n	8002e78 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2b03      	cmp	r3, #3
 8002e5e:	d10b      	bne.n	8002e78 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e60:	4b14      	ldr	r3, [pc, #80]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d063      	beq.n	8002f34 <HAL_RCC_OscConfig+0x2f0>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d15f      	bne.n	8002f34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e2f7      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e80:	d106      	bne.n	8002e90 <HAL_RCC_OscConfig+0x24c>
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a0b      	ldr	r2, [pc, #44]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	e025      	b.n	8002edc <HAL_RCC_OscConfig+0x298>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e98:	d114      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x280>
 8002e9a:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a05      	ldr	r2, [pc, #20]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002ea0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a02      	ldr	r2, [pc, #8]	; (8002eb4 <HAL_RCC_OscConfig+0x270>)
 8002eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	e013      	b.n	8002edc <HAL_RCC_OscConfig+0x298>
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	08005dc0 	.word	0x08005dc0
 8002ebc:	20000000 	.word	0x20000000
 8002ec0:	20000004 	.word	0x20000004
 8002ec4:	4ba0      	ldr	r3, [pc, #640]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a9f      	ldr	r2, [pc, #636]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002eca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	4b9d      	ldr	r3, [pc, #628]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a9c      	ldr	r2, [pc, #624]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d013      	beq.n	8002f0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee4:	f7fe f93c 	bl	8001160 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eec:	f7fe f938 	bl	8001160 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b64      	cmp	r3, #100	; 0x64
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e2b4      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002efe:	4b92      	ldr	r3, [pc, #584]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0f0      	beq.n	8002eec <HAL_RCC_OscConfig+0x2a8>
 8002f0a:	e014      	b.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe f928 	bl	8001160 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f14:	f7fe f924 	bl	8001160 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b64      	cmp	r3, #100	; 0x64
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e2a0      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f26:	4b88      	ldr	r3, [pc, #544]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f0      	bne.n	8002f14 <HAL_RCC_OscConfig+0x2d0>
 8002f32:	e000      	b.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d060      	beq.n	8003004 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d005      	beq.n	8002f54 <HAL_RCC_OscConfig+0x310>
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	2b0c      	cmp	r3, #12
 8002f4c:	d119      	bne.n	8002f82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d116      	bne.n	8002f82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f54:	4b7c      	ldr	r3, [pc, #496]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_OscConfig+0x328>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e27d      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6c:	4b76      	ldr	r3, [pc, #472]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	4973      	ldr	r1, [pc, #460]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f80:	e040      	b.n	8003004 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d023      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f8a:	4b6f      	ldr	r3, [pc, #444]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a6e      	ldr	r2, [pc, #440]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f96:	f7fe f8e3 	bl	8001160 <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f9e:	f7fe f8df 	bl	8001160 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e25b      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb0:	4b65      	ldr	r3, [pc, #404]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbc:	4b62      	ldr	r3, [pc, #392]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	061b      	lsls	r3, r3, #24
 8002fca:	495f      	ldr	r1, [pc, #380]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	604b      	str	r3, [r1, #4]
 8002fd0:	e018      	b.n	8003004 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd2:	4b5d      	ldr	r3, [pc, #372]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a5c      	ldr	r2, [pc, #368]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002fd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fde:	f7fe f8bf 	bl	8001160 <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fe4:	e008      	b.n	8002ff8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe6:	f7fe f8bb 	bl	8001160 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e237      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff8:	4b53      	ldr	r3, [pc, #332]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f0      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d03c      	beq.n	800308a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d01c      	beq.n	8003052 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003018:	4b4b      	ldr	r3, [pc, #300]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800301a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800301e:	4a4a      	ldr	r2, [pc, #296]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe f89a 	bl	8001160 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003030:	f7fe f896 	bl	8001160 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e212      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003042:	4b41      	ldr	r3, [pc, #260]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003044:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0ef      	beq.n	8003030 <HAL_RCC_OscConfig+0x3ec>
 8003050:	e01b      	b.n	800308a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003052:	4b3d      	ldr	r3, [pc, #244]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003054:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003058:	4a3b      	ldr	r2, [pc, #236]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800305a:	f023 0301 	bic.w	r3, r3, #1
 800305e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003062:	f7fe f87d 	bl	8001160 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306a:	f7fe f879 	bl	8001160 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e1f5      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800307c:	4b32      	ldr	r3, [pc, #200]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800307e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1ef      	bne.n	800306a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	f000 80a6 	beq.w	80031e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003098:	2300      	movs	r3, #0
 800309a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800309c:	4b2a      	ldr	r3, [pc, #168]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800309e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10d      	bne.n	80030c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a8:	4b27      	ldr	r3, [pc, #156]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ac:	4a26      	ldr	r2, [pc, #152]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 80030ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030b2:	6593      	str	r3, [r2, #88]	; 0x58
 80030b4:	4b24      	ldr	r3, [pc, #144]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 80030b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030c0:	2301      	movs	r3, #1
 80030c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030c4:	4b21      	ldr	r3, [pc, #132]	; (800314c <HAL_RCC_OscConfig+0x508>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d118      	bne.n	8003102 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030d0:	4b1e      	ldr	r3, [pc, #120]	; (800314c <HAL_RCC_OscConfig+0x508>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1d      	ldr	r2, [pc, #116]	; (800314c <HAL_RCC_OscConfig+0x508>)
 80030d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030dc:	f7fe f840 	bl	8001160 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e4:	f7fe f83c 	bl	8001160 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e1b8      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030f6:	4b15      	ldr	r3, [pc, #84]	; (800314c <HAL_RCC_OscConfig+0x508>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d108      	bne.n	800311c <HAL_RCC_OscConfig+0x4d8>
 800310a:	4b0f      	ldr	r3, [pc, #60]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800310c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003110:	4a0d      	ldr	r2, [pc, #52]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800311a:	e029      	b.n	8003170 <HAL_RCC_OscConfig+0x52c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b05      	cmp	r3, #5
 8003122:	d115      	bne.n	8003150 <HAL_RCC_OscConfig+0x50c>
 8003124:	4b08      	ldr	r3, [pc, #32]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	4a07      	ldr	r2, [pc, #28]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800312c:	f043 0304 	orr.w	r3, r3, #4
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313a:	4a03      	ldr	r2, [pc, #12]	; (8003148 <HAL_RCC_OscConfig+0x504>)
 800313c:	f043 0301 	orr.w	r3, r3, #1
 8003140:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003144:	e014      	b.n	8003170 <HAL_RCC_OscConfig+0x52c>
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	40007000 	.word	0x40007000
 8003150:	4b9d      	ldr	r3, [pc, #628]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003156:	4a9c      	ldr	r2, [pc, #624]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003158:	f023 0301 	bic.w	r3, r3, #1
 800315c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003160:	4b99      	ldr	r3, [pc, #612]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003166:	4a98      	ldr	r2, [pc, #608]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003168:	f023 0304 	bic.w	r3, r3, #4
 800316c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d016      	beq.n	80031a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003178:	f7fd fff2 	bl	8001160 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800317e:	e00a      	b.n	8003196 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003180:	f7fd ffee 	bl	8001160 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	; 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e168      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003196:	4b8c      	ldr	r3, [pc, #560]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0ed      	beq.n	8003180 <HAL_RCC_OscConfig+0x53c>
 80031a4:	e015      	b.n	80031d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a6:	f7fd ffdb 	bl	8001160 <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031ac:	e00a      	b.n	80031c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ae:	f7fd ffd7 	bl	8001160 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031bc:	4293      	cmp	r3, r2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e151      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031c4:	4b80      	ldr	r3, [pc, #512]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80031c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1ed      	bne.n	80031ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031d2:	7ffb      	ldrb	r3, [r7, #31]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d105      	bne.n	80031e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d8:	4b7b      	ldr	r3, [pc, #492]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80031da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031dc:	4a7a      	ldr	r2, [pc, #488]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80031de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d03c      	beq.n	800326a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d01c      	beq.n	8003232 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031f8:	4b73      	ldr	r3, [pc, #460]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80031fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031fe:	4a72      	ldr	r2, [pc, #456]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003208:	f7fd ffaa 	bl	8001160 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003210:	f7fd ffa6 	bl	8001160 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e122      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003222:	4b69      	ldr	r3, [pc, #420]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003224:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d0ef      	beq.n	8003210 <HAL_RCC_OscConfig+0x5cc>
 8003230:	e01b      	b.n	800326a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003232:	4b65      	ldr	r3, [pc, #404]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003234:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003238:	4a63      	ldr	r2, [pc, #396]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003242:	f7fd ff8d 	bl	8001160 <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800324a:	f7fd ff89 	bl	8001160 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b02      	cmp	r3, #2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e105      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800325c:	4b5a      	ldr	r3, [pc, #360]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 800325e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1ef      	bne.n	800324a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	2b00      	cmp	r3, #0
 8003270:	f000 80f9 	beq.w	8003466 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003278:	2b02      	cmp	r3, #2
 800327a:	f040 80cf 	bne.w	800341c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800327e:	4b52      	ldr	r3, [pc, #328]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	f003 0203 	and.w	r2, r3, #3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	429a      	cmp	r2, r3
 8003290:	d12c      	bne.n	80032ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329c:	3b01      	subs	r3, #1
 800329e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d123      	bne.n	80032ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d11b      	bne.n	80032ec <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032be:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d113      	bne.n	80032ec <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ce:	085b      	lsrs	r3, r3, #1
 80032d0:	3b01      	subs	r3, #1
 80032d2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d109      	bne.n	80032ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	085b      	lsrs	r3, r3, #1
 80032e4:	3b01      	subs	r3, #1
 80032e6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d071      	beq.n	80033d0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	2b0c      	cmp	r3, #12
 80032f0:	d068      	beq.n	80033c4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032f2:	4b35      	ldr	r3, [pc, #212]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d105      	bne.n	800330a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80032fe:	4b32      	ldr	r3, [pc, #200]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e0ac      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800330e:	4b2e      	ldr	r3, [pc, #184]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a2d      	ldr	r2, [pc, #180]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003318:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800331a:	f7fd ff21 	bl	8001160 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7fd ff1d 	bl	8001160 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e099      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003334:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1f0      	bne.n	8003322 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003340:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	4b21      	ldr	r3, [pc, #132]	; (80033cc <HAL_RCC_OscConfig+0x788>)
 8003346:	4013      	ands	r3, r2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003350:	3a01      	subs	r2, #1
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800335a:	0212      	lsls	r2, r2, #8
 800335c:	4311      	orrs	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003362:	0852      	lsrs	r2, r2, #1
 8003364:	3a01      	subs	r2, #1
 8003366:	0552      	lsls	r2, r2, #21
 8003368:	4311      	orrs	r1, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800336e:	0852      	lsrs	r2, r2, #1
 8003370:	3a01      	subs	r2, #1
 8003372:	0652      	lsls	r2, r2, #25
 8003374:	4311      	orrs	r1, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800337a:	06d2      	lsls	r2, r2, #27
 800337c:	430a      	orrs	r2, r1
 800337e:	4912      	ldr	r1, [pc, #72]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003380:	4313      	orrs	r3, r2
 8003382:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003384:	4b10      	ldr	r3, [pc, #64]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a0f      	ldr	r2, [pc, #60]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 800338a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800338e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003390:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	4a0c      	ldr	r2, [pc, #48]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 8003396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800339a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800339c:	f7fd fee0 	bl	8001160 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fd fedc 	bl	8001160 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e058      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b6:	4b04      	ldr	r3, [pc, #16]	; (80033c8 <HAL_RCC_OscConfig+0x784>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033c2:	e050      	b.n	8003466 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e04f      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
 80033c8:	40021000 	.word	0x40021000
 80033cc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d0:	4b27      	ldr	r3, [pc, #156]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d144      	bne.n	8003466 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033dc:	4b24      	ldr	r3, [pc, #144]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a23      	ldr	r2, [pc, #140]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 80033e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033e8:	4b21      	ldr	r3, [pc, #132]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a20      	ldr	r2, [pc, #128]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033f4:	f7fd feb4 	bl	8001160 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7fd feb0 	bl	8001160 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e02c      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800340e:	4b18      	ldr	r3, [pc, #96]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x7b8>
 800341a:	e024      	b.n	8003466 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	2b0c      	cmp	r3, #12
 8003420:	d01f      	beq.n	8003462 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4b13      	ldr	r3, [pc, #76]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a12      	ldr	r2, [pc, #72]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 8003428:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800342c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342e:	f7fd fe97 	bl	8001160 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003434:	e008      	b.n	8003448 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003436:	f7fd fe93 	bl	8001160 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d901      	bls.n	8003448 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e00f      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003448:	4b09      	ldr	r3, [pc, #36]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1f0      	bne.n	8003436 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	4905      	ldr	r1, [pc, #20]	; (8003470 <HAL_RCC_OscConfig+0x82c>)
 800345a:	4b06      	ldr	r3, [pc, #24]	; (8003474 <HAL_RCC_OscConfig+0x830>)
 800345c:	4013      	ands	r3, r2
 800345e:	60cb      	str	r3, [r1, #12]
 8003460:	e001      	b.n	8003466 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3720      	adds	r7, #32
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40021000 	.word	0x40021000
 8003474:	feeefffc 	.word	0xfeeefffc

08003478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e11d      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003490:	4b90      	ldr	r3, [pc, #576]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 030f 	and.w	r3, r3, #15
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d910      	bls.n	80034c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349e:	4b8d      	ldr	r3, [pc, #564]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f023 020f 	bic.w	r2, r3, #15
 80034a6:	498b      	ldr	r1, [pc, #556]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b89      	ldr	r3, [pc, #548]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e105      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d010      	beq.n	80034ee <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	4b81      	ldr	r3, [pc, #516]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034d8:	429a      	cmp	r2, r3
 80034da:	d908      	bls.n	80034ee <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034dc:	4b7e      	ldr	r3, [pc, #504]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	497b      	ldr	r1, [pc, #492]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d079      	beq.n	80035ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d11e      	bne.n	8003540 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003502:	4b75      	ldr	r3, [pc, #468]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e0dc      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003512:	f000 f9dd 	bl	80038d0 <RCC_GetSysClockFreqFromPLLSource>
 8003516:	4603      	mov	r3, r0
 8003518:	4a70      	ldr	r2, [pc, #448]	; (80036dc <HAL_RCC_ClockConfig+0x264>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d946      	bls.n	80035ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800351e:	4b6e      	ldr	r3, [pc, #440]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d140      	bne.n	80035ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800352a:	4b6b      	ldr	r3, [pc, #428]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003532:	4a69      	ldr	r2, [pc, #420]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003538:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	e035      	b.n	80035ac <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b02      	cmp	r3, #2
 8003546:	d107      	bne.n	8003558 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003548:	4b63      	ldr	r3, [pc, #396]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d115      	bne.n	8003580 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0b9      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d107      	bne.n	8003570 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003560:	4b5d      	ldr	r3, [pc, #372]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d109      	bne.n	8003580 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e0ad      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003570:	4b59      	ldr	r3, [pc, #356]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0a5      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003580:	f000 f8b4 	bl	80036ec <HAL_RCC_GetSysClockFreq>
 8003584:	4603      	mov	r3, r0
 8003586:	4a55      	ldr	r2, [pc, #340]	; (80036dc <HAL_RCC_ClockConfig+0x264>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d90f      	bls.n	80035ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800358c:	4b52      	ldr	r3, [pc, #328]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d109      	bne.n	80035ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003598:	4b4f      	ldr	r3, [pc, #316]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035a0:	4a4d      	ldr	r2, [pc, #308]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035a6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80035a8:	2380      	movs	r3, #128	; 0x80
 80035aa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035ac:	4b4a      	ldr	r3, [pc, #296]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f023 0203 	bic.w	r2, r3, #3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4947      	ldr	r1, [pc, #284]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035be:	f7fd fdcf 	bl	8001160 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c4:	e00a      	b.n	80035dc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c6:	f7fd fdcb 	bl	8001160 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e077      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035dc:	4b3e      	ldr	r3, [pc, #248]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 020c 	and.w	r2, r3, #12
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d1eb      	bne.n	80035c6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	2b80      	cmp	r3, #128	; 0x80
 80035f2:	d105      	bne.n	8003600 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035f4:	4b38      	ldr	r3, [pc, #224]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4a37      	ldr	r2, [pc, #220]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80035fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035fe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d010      	beq.n	800362e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	4b31      	ldr	r3, [pc, #196]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003618:	429a      	cmp	r2, r3
 800361a:	d208      	bcs.n	800362e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800361c:	4b2e      	ldr	r3, [pc, #184]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	492b      	ldr	r1, [pc, #172]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800362e:	4b29      	ldr	r3, [pc, #164]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 030f 	and.w	r3, r3, #15
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	429a      	cmp	r2, r3
 800363a:	d210      	bcs.n	800365e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363c:	4b25      	ldr	r3, [pc, #148]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f023 020f 	bic.w	r2, r3, #15
 8003644:	4923      	ldr	r1, [pc, #140]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	4313      	orrs	r3, r2
 800364a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800364c:	4b21      	ldr	r3, [pc, #132]	; (80036d4 <HAL_RCC_ClockConfig+0x25c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 030f 	and.w	r3, r3, #15
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	429a      	cmp	r2, r3
 8003658:	d001      	beq.n	800365e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e036      	b.n	80036cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0304 	and.w	r3, r3, #4
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	4918      	ldr	r1, [pc, #96]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003678:	4313      	orrs	r3, r2
 800367a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b00      	cmp	r3, #0
 8003686:	d009      	beq.n	800369c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003688:	4b13      	ldr	r3, [pc, #76]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4910      	ldr	r1, [pc, #64]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 8003698:	4313      	orrs	r3, r2
 800369a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800369c:	f000 f826 	bl	80036ec <HAL_RCC_GetSysClockFreq>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b0d      	ldr	r3, [pc, #52]	; (80036d8 <HAL_RCC_ClockConfig+0x260>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	091b      	lsrs	r3, r3, #4
 80036a8:	f003 030f 	and.w	r3, r3, #15
 80036ac:	490c      	ldr	r1, [pc, #48]	; (80036e0 <HAL_RCC_ClockConfig+0x268>)
 80036ae:	5ccb      	ldrb	r3, [r1, r3]
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
 80036b8:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <HAL_RCC_ClockConfig+0x26c>)
 80036ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <HAL_RCC_ClockConfig+0x270>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fd fcfd 	bl	80010c0 <HAL_InitTick>
 80036c6:	4603      	mov	r3, r0
 80036c8:	73fb      	strb	r3, [r7, #15]

  return status;
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40022000 	.word	0x40022000
 80036d8:	40021000 	.word	0x40021000
 80036dc:	04c4b400 	.word	0x04c4b400
 80036e0:	08005dc0 	.word	0x08005dc0
 80036e4:	20000000 	.word	0x20000000
 80036e8:	20000004 	.word	0x20000004

080036ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b089      	sub	sp, #36	; 0x24
 80036f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61fb      	str	r3, [r7, #28]
 80036f6:	2300      	movs	r3, #0
 80036f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036fa:	4b3e      	ldr	r3, [pc, #248]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 030c 	and.w	r3, r3, #12
 8003702:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003704:	4b3b      	ldr	r3, [pc, #236]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f003 0303 	and.w	r3, r3, #3
 800370c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_RCC_GetSysClockFreq+0x34>
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b0c      	cmp	r3, #12
 8003718:	d121      	bne.n	800375e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d11e      	bne.n	800375e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003720:	4b34      	ldr	r3, [pc, #208]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d107      	bne.n	800373c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800372c:	4b31      	ldr	r3, [pc, #196]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800372e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003732:	0a1b      	lsrs	r3, r3, #8
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	61fb      	str	r3, [r7, #28]
 800373a:	e005      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800373c:	4b2d      	ldr	r3, [pc, #180]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003748:	4a2b      	ldr	r2, [pc, #172]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003750:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10d      	bne.n	8003774 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800375c:	e00a      	b.n	8003774 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	2b04      	cmp	r3, #4
 8003762:	d102      	bne.n	800376a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003764:	4b25      	ldr	r3, [pc, #148]	; (80037fc <HAL_RCC_GetSysClockFreq+0x110>)
 8003766:	61bb      	str	r3, [r7, #24]
 8003768:	e004      	b.n	8003774 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d101      	bne.n	8003774 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003770:	4b23      	ldr	r3, [pc, #140]	; (8003800 <HAL_RCC_GetSysClockFreq+0x114>)
 8003772:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	2b0c      	cmp	r3, #12
 8003778:	d134      	bne.n	80037e4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800377a:	4b1e      	ldr	r3, [pc, #120]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f003 0303 	and.w	r3, r3, #3
 8003782:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2b02      	cmp	r3, #2
 8003788:	d003      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0xa6>
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b03      	cmp	r3, #3
 800378e:	d003      	beq.n	8003798 <HAL_RCC_GetSysClockFreq+0xac>
 8003790:	e005      	b.n	800379e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003792:	4b1a      	ldr	r3, [pc, #104]	; (80037fc <HAL_RCC_GetSysClockFreq+0x110>)
 8003794:	617b      	str	r3, [r7, #20]
      break;
 8003796:	e005      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003798:	4b19      	ldr	r3, [pc, #100]	; (8003800 <HAL_RCC_GetSysClockFreq+0x114>)
 800379a:	617b      	str	r3, [r7, #20]
      break;
 800379c:	e002      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	617b      	str	r3, [r7, #20]
      break;
 80037a2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037a4:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	3301      	adds	r3, #1
 80037b0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037b2:	4b10      	ldr	r3, [pc, #64]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	0a1b      	lsrs	r3, r3, #8
 80037b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	fb03 f202 	mul.w	r2, r3, r2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037ca:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	0e5b      	lsrs	r3, r3, #25
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	3301      	adds	r3, #1
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037e4:	69bb      	ldr	r3, [r7, #24]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3724      	adds	r7, #36	; 0x24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40021000 	.word	0x40021000
 80037f8:	08005dd0 	.word	0x08005dd0
 80037fc:	00f42400 	.word	0x00f42400
 8003800:	007a1200 	.word	0x007a1200

08003804 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_RCC_GetHCLKFreq+0x14>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000000 	.word	0x20000000

0800381c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003824:	2300      	movs	r3, #0
 8003826:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003828:	4b27      	ldr	r3, [pc, #156]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800382a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003834:	f7ff f942 	bl	8002abc <HAL_PWREx_GetVoltageRange>
 8003838:	6178      	str	r0, [r7, #20]
 800383a:	e014      	b.n	8003866 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800383c:	4b22      	ldr	r3, [pc, #136]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800383e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003840:	4a21      	ldr	r2, [pc, #132]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003846:	6593      	str	r3, [r2, #88]	; 0x58
 8003848:	4b1f      	ldr	r3, [pc, #124]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003854:	f7ff f932 	bl	8002abc <HAL_PWREx_GetVoltageRange>
 8003858:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800385a:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800385c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385e:	4a1a      	ldr	r2, [pc, #104]	; (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003860:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003864:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800386c:	d10b      	bne.n	8003886 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b80      	cmp	r3, #128	; 0x80
 8003872:	d913      	bls.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2ba0      	cmp	r3, #160	; 0xa0
 8003878:	d902      	bls.n	8003880 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800387a:	2302      	movs	r3, #2
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	e00d      	b.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003880:	2301      	movs	r3, #1
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	e00a      	b.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b7f      	cmp	r3, #127	; 0x7f
 800388a:	d902      	bls.n	8003892 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800388c:	2302      	movs	r3, #2
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	e004      	b.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b70      	cmp	r3, #112	; 0x70
 8003896:	d101      	bne.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003898:	2301      	movs	r3, #1
 800389a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 020f 	bic.w	r2, r3, #15
 80038a4:	4909      	ldr	r1, [pc, #36]	; (80038cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038ac:	4b07      	ldr	r3, [pc, #28]	; (80038cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d001      	beq.n	80038be <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e000      	b.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3718      	adds	r7, #24
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40021000 	.word	0x40021000
 80038cc:	40022000 	.word	0x40022000

080038d0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038d6:	4b2d      	ldr	r3, [pc, #180]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d00b      	beq.n	80038fe <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d825      	bhi.n	8003938 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d008      	beq.n	8003904 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d11f      	bne.n	8003938 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80038f8:	4b25      	ldr	r3, [pc, #148]	; (8003990 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80038fa:	613b      	str	r3, [r7, #16]
    break;
 80038fc:	e01f      	b.n	800393e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80038fe:	4b25      	ldr	r3, [pc, #148]	; (8003994 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003900:	613b      	str	r3, [r7, #16]
    break;
 8003902:	e01c      	b.n	800393e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003904:	4b21      	ldr	r3, [pc, #132]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	d107      	bne.n	8003920 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003910:	4b1e      	ldr	r3, [pc, #120]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003916:	0a1b      	lsrs	r3, r3, #8
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	e005      	b.n	800392c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003920:	4b1a      	ldr	r3, [pc, #104]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800392c:	4a1a      	ldr	r2, [pc, #104]	; (8003998 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003934:	613b      	str	r3, [r7, #16]
    break;
 8003936:	e002      	b.n	800393e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003938:	2300      	movs	r3, #0
 800393a:	613b      	str	r3, [r7, #16]
    break;
 800393c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800393e:	4b13      	ldr	r3, [pc, #76]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	091b      	lsrs	r3, r3, #4
 8003944:	f003 030f 	and.w	r3, r3, #15
 8003948:	3301      	adds	r3, #1
 800394a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800394c:	4b0f      	ldr	r3, [pc, #60]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	fb03 f202 	mul.w	r2, r3, r2
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003962:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003964:	4b09      	ldr	r3, [pc, #36]	; (800398c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	0e5b      	lsrs	r3, r3, #25
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	3301      	adds	r3, #1
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	fbb2 f3f3 	udiv	r3, r2, r3
 800397c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800397e:	683b      	ldr	r3, [r7, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	371c      	adds	r7, #28
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	40021000 	.word	0x40021000
 8003990:	00f42400 	.word	0x00f42400
 8003994:	007a1200 	.word	0x007a1200
 8003998:	08005dd0 	.word	0x08005dd0

0800399c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039a4:	2300      	movs	r3, #0
 80039a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039a8:	2300      	movs	r3, #0
 80039aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d040      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039bc:	2b80      	cmp	r3, #128	; 0x80
 80039be:	d02a      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039c0:	2b80      	cmp	r3, #128	; 0x80
 80039c2:	d825      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039c4:	2b60      	cmp	r3, #96	; 0x60
 80039c6:	d026      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039c8:	2b60      	cmp	r3, #96	; 0x60
 80039ca:	d821      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039cc:	2b40      	cmp	r3, #64	; 0x40
 80039ce:	d006      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x42>
 80039d0:	2b40      	cmp	r3, #64	; 0x40
 80039d2:	d81d      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d009      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x50>
 80039d8:	2b20      	cmp	r3, #32
 80039da:	d010      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x62>
 80039dc:	e018      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039de:	4b89      	ldr	r3, [pc, #548]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	4a88      	ldr	r2, [pc, #544]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039ea:	e015      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3304      	adds	r3, #4
 80039f0:	2100      	movs	r1, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fb02 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 80039f8:	4603      	mov	r3, r0
 80039fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039fc:	e00c      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3320      	adds	r3, #32
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fbed 	bl	80041e4 <RCCEx_PLLSAI2_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a0e:	e003      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	74fb      	strb	r3, [r7, #19]
      break;
 8003a14:	e000      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003a16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10b      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a1e:	4b79      	ldr	r3, [pc, #484]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a24:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a2c:	4975      	ldr	r1, [pc, #468]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003a34:	e001      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a36:	7cfb      	ldrb	r3, [r7, #19]
 8003a38:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d047      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4e:	d030      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a54:	d82a      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a5a:	d02a      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a60:	d824      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a66:	d008      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a6c:	d81e      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00a      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a76:	d010      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a78:	e018      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a7a:	4b62      	ldr	r3, [pc, #392]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	4a61      	ldr	r2, [pc, #388]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a84:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a86:	e015      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fab4 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a98:	e00c      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3320      	adds	r3, #32
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fb9f 	bl	80041e4 <RCCEx_PLLSAI2_Config>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003aaa:	e003      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	74fb      	strb	r3, [r7, #19]
      break;
 8003ab0:	e000      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003ab2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ab4:	7cfb      	ldrb	r3, [r7, #19]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10b      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aba:	4b52      	ldr	r3, [pc, #328]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003abc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ac0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac8:	494e      	ldr	r1, [pc, #312]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ad0:	e001      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad2:	7cfb      	ldrb	r3, [r7, #19]
 8003ad4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 809f 	beq.w	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ae8:	4b46      	ldr	r3, [pc, #280]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003af4:	2301      	movs	r3, #1
 8003af6:	e000      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003af8:	2300      	movs	r3, #0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003afe:	4b41      	ldr	r3, [pc, #260]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	4a40      	ldr	r2, [pc, #256]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b08:	6593      	str	r3, [r2, #88]	; 0x58
 8003b0a:	4b3e      	ldr	r3, [pc, #248]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b12:	60bb      	str	r3, [r7, #8]
 8003b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b16:	2301      	movs	r3, #1
 8003b18:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b1a:	4b3b      	ldr	r3, [pc, #236]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a3a      	ldr	r2, [pc, #232]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b26:	f7fd fb1b 	bl	8001160 <HAL_GetTick>
 8003b2a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b2c:	e009      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b2e:	f7fd fb17 	bl	8001160 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d902      	bls.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	74fb      	strb	r3, [r7, #19]
        break;
 8003b40:	e005      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b42:	4b31      	ldr	r3, [pc, #196]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ef      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d15b      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b54:	4b2b      	ldr	r3, [pc, #172]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b5e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d01f      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d019      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b72:	4b24      	ldr	r3, [pc, #144]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b7e:	4b21      	ldr	r3, [pc, #132]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b84:	4a1f      	ldr	r2, [pc, #124]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b94:	4a1b      	ldr	r2, [pc, #108]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b9e:	4a19      	ldr	r2, [pc, #100]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d016      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fd fad6 	bl	8001160 <HAL_GetTick>
 8003bb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb6:	e00b      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb8:	f7fd fad2 	bl	8001160 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d902      	bls.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	74fb      	strb	r3, [r7, #19]
            break;
 8003bce:	e006      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0ec      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003bde:	7cfb      	ldrb	r3, [r7, #19]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10c      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be4:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	4903      	ldr	r1, [pc, #12]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bfc:	e008      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	74bb      	strb	r3, [r7, #18]
 8003c02:	e005      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c0c:	7cfb      	ldrb	r3, [r7, #19]
 8003c0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c10:	7c7b      	ldrb	r3, [r7, #17]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c16:	4ba0      	ldr	r3, [pc, #640]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1a:	4a9f      	ldr	r2, [pc, #636]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c20:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c2e:	4b9a      	ldr	r3, [pc, #616]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c34:	f023 0203 	bic.w	r2, r3, #3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3c:	4996      	ldr	r1, [pc, #600]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c50:	4b91      	ldr	r3, [pc, #580]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c56:	f023 020c 	bic.w	r2, r3, #12
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5e:	498e      	ldr	r1, [pc, #568]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c72:	4b89      	ldr	r3, [pc, #548]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c78:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	4985      	ldr	r1, [pc, #532]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0308 	and.w	r3, r3, #8
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c94:	4b80      	ldr	r3, [pc, #512]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ca2:	497d      	ldr	r1, [pc, #500]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cb6:	4b78      	ldr	r3, [pc, #480]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc4:	4974      	ldr	r1, [pc, #464]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0320 	and.w	r3, r3, #32
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cd8:	4b6f      	ldr	r3, [pc, #444]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cde:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce6:	496c      	ldr	r1, [pc, #432]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cfa:	4b67      	ldr	r3, [pc, #412]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d08:	4963      	ldr	r1, [pc, #396]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d1c:	4b5e      	ldr	r3, [pc, #376]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d2a:	495b      	ldr	r1, [pc, #364]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d3e:	4b56      	ldr	r3, [pc, #344]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d44:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4c:	4952      	ldr	r1, [pc, #328]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d60:	4b4d      	ldr	r3, [pc, #308]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d66:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6e:	494a      	ldr	r1, [pc, #296]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d82:	4b45      	ldr	r3, [pc, #276]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d90:	4941      	ldr	r1, [pc, #260]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003da4:	4b3c      	ldr	r3, [pc, #240]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003daa:	f023 0203 	bic.w	r2, r3, #3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db2:	4939      	ldr	r1, [pc, #228]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d028      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dc6:	4b34      	ldr	r3, [pc, #208]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dcc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd4:	4930      	ldr	r1, [pc, #192]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003de0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003de4:	d106      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003de6:	4b2c      	ldr	r3, [pc, #176]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	4a2b      	ldr	r2, [pc, #172]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003df0:	60d3      	str	r3, [r2, #12]
 8003df2:	e011      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dfc:	d10c      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3304      	adds	r3, #4
 8003e02:	2101      	movs	r1, #1
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 f8f9 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003e14:	7cfb      	ldrb	r3, [r7, #19]
 8003e16:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d04d      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e2c:	d108      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003e2e:	4b1a      	ldr	r3, [pc, #104]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e34:	4a18      	ldr	r2, [pc, #96]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e3a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003e3e:	e012      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003e40:	4b15      	ldr	r3, [pc, #84]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e46:	4a14      	ldr	r2, [pc, #80]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e4c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003e50:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e56:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e5e:	490e      	ldr	r1, [pc, #56]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e6e:	d106      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e70:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	4a08      	ldr	r2, [pc, #32]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e7a:	60d3      	str	r3, [r2, #12]
 8003e7c:	e020      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e86:	d109      	bne.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e88:	4b03      	ldr	r3, [pc, #12]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	4a02      	ldr	r2, [pc, #8]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e92:	60d3      	str	r3, [r2, #12]
 8003e94:	e014      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003e96:	bf00      	nop
 8003e98:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ea0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	2101      	movs	r1, #1
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 f8a5 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003eb6:	7cfb      	ldrb	r3, [r7, #19]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003ebc:	7cfb      	ldrb	r3, [r7, #19]
 8003ebe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d028      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ecc:	4b4a      	ldr	r3, [pc, #296]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eda:	4947      	ldr	r1, [pc, #284]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ee6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003eea:	d106      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eec:	4b42      	ldr	r3, [pc, #264]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4a41      	ldr	r2, [pc, #260]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ef6:	60d3      	str	r3, [r2, #12]
 8003ef8:	e011      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003efe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f02:	d10c      	bne.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	2101      	movs	r1, #1
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 f876 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 8003f10:	4603      	mov	r3, r0
 8003f12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f14:	7cfb      	ldrb	r3, [r7, #19]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003f1a:	7cfb      	ldrb	r3, [r7, #19]
 8003f1c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d01e      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f2a:	4b33      	ldr	r3, [pc, #204]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f30:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f3a:	492f      	ldr	r1, [pc, #188]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f48:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f4c:	d10c      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3304      	adds	r3, #4
 8003f52:	2102      	movs	r1, #2
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 f851 	bl	8003ffc <RCCEx_PLLSAI1_Config>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f5e:	7cfb      	ldrb	r3, [r7, #19]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003f64:	7cfb      	ldrb	r3, [r7, #19]
 8003f66:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00b      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f74:	4b20      	ldr	r3, [pc, #128]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f7a:	f023 0204 	bic.w	r2, r3, #4
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f84:	491c      	ldr	r1, [pc, #112]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00b      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f98:	4b17      	ldr	r3, [pc, #92]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f9e:	f023 0218 	bic.w	r2, r3, #24
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa8:	4913      	ldr	r1, [pc, #76]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d017      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003fc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fcc:	490a      	ldr	r1, [pc, #40]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fde:	d105      	bne.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe0:	4b05      	ldr	r3, [pc, #20]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4a04      	ldr	r2, [pc, #16]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fe6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003fec:	7cbb      	ldrb	r3, [r7, #18]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40021000 	.word	0x40021000

08003ffc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800400a:	4b72      	ldr	r3, [pc, #456]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00e      	beq.n	8004034 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004016:	4b6f      	ldr	r3, [pc, #444]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f003 0203 	and.w	r2, r3, #3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	429a      	cmp	r2, r3
 8004024:	d103      	bne.n	800402e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
       ||
 800402a:	2b00      	cmp	r3, #0
 800402c:	d142      	bne.n	80040b4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
 8004032:	e03f      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b03      	cmp	r3, #3
 800403a:	d018      	beq.n	800406e <RCCEx_PLLSAI1_Config+0x72>
 800403c:	2b03      	cmp	r3, #3
 800403e:	d825      	bhi.n	800408c <RCCEx_PLLSAI1_Config+0x90>
 8004040:	2b01      	cmp	r3, #1
 8004042:	d002      	beq.n	800404a <RCCEx_PLLSAI1_Config+0x4e>
 8004044:	2b02      	cmp	r3, #2
 8004046:	d009      	beq.n	800405c <RCCEx_PLLSAI1_Config+0x60>
 8004048:	e020      	b.n	800408c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800404a:	4b62      	ldr	r3, [pc, #392]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d11d      	bne.n	8004092 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800405a:	e01a      	b.n	8004092 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800405c:	4b5d      	ldr	r3, [pc, #372]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004064:	2b00      	cmp	r3, #0
 8004066:	d116      	bne.n	8004096 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406c:	e013      	b.n	8004096 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800406e:	4b59      	ldr	r3, [pc, #356]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10f      	bne.n	800409a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800407a:	4b56      	ldr	r3, [pc, #344]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d109      	bne.n	800409a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800408a:	e006      	b.n	800409a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	73fb      	strb	r3, [r7, #15]
      break;
 8004090:	e004      	b.n	800409c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004092:	bf00      	nop
 8004094:	e002      	b.n	800409c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004096:	bf00      	nop
 8004098:	e000      	b.n	800409c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800409a:	bf00      	nop
    }

    if(status == HAL_OK)
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d108      	bne.n	80040b4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80040a2:	4b4c      	ldr	r3, [pc, #304]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f023 0203 	bic.w	r2, r3, #3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4949      	ldr	r1, [pc, #292]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f040 8086 	bne.w	80041c8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040bc:	4b45      	ldr	r3, [pc, #276]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a44      	ldr	r2, [pc, #272]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80040c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040c8:	f7fd f84a 	bl	8001160 <HAL_GetTick>
 80040cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040ce:	e009      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040d0:	f7fd f846 	bl	8001160 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d902      	bls.n	80040e4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	73fb      	strb	r3, [r7, #15]
        break;
 80040e2:	e005      	b.n	80040f0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040e4:	4b3b      	ldr	r3, [pc, #236]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1ef      	bne.n	80040d0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80040f0:	7bfb      	ldrb	r3, [r7, #15]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d168      	bne.n	80041c8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d113      	bne.n	8004124 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040fc:	4b35      	ldr	r3, [pc, #212]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	4b35      	ldr	r3, [pc, #212]	; (80041d8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004102:	4013      	ands	r3, r2
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6892      	ldr	r2, [r2, #8]
 8004108:	0211      	lsls	r1, r2, #8
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68d2      	ldr	r2, [r2, #12]
 800410e:	06d2      	lsls	r2, r2, #27
 8004110:	4311      	orrs	r1, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6852      	ldr	r2, [r2, #4]
 8004116:	3a01      	subs	r2, #1
 8004118:	0112      	lsls	r2, r2, #4
 800411a:	430a      	orrs	r2, r1
 800411c:	492d      	ldr	r1, [pc, #180]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800411e:	4313      	orrs	r3, r2
 8004120:	610b      	str	r3, [r1, #16]
 8004122:	e02d      	b.n	8004180 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d115      	bne.n	8004156 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800412a:	4b2a      	ldr	r3, [pc, #168]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004130:	4013      	ands	r3, r2
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6892      	ldr	r2, [r2, #8]
 8004136:	0211      	lsls	r1, r2, #8
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6912      	ldr	r2, [r2, #16]
 800413c:	0852      	lsrs	r2, r2, #1
 800413e:	3a01      	subs	r2, #1
 8004140:	0552      	lsls	r2, r2, #21
 8004142:	4311      	orrs	r1, r2
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	6852      	ldr	r2, [r2, #4]
 8004148:	3a01      	subs	r2, #1
 800414a:	0112      	lsls	r2, r2, #4
 800414c:	430a      	orrs	r2, r1
 800414e:	4921      	ldr	r1, [pc, #132]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004150:	4313      	orrs	r3, r2
 8004152:	610b      	str	r3, [r1, #16]
 8004154:	e014      	b.n	8004180 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004156:	4b1f      	ldr	r3, [pc, #124]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	4b21      	ldr	r3, [pc, #132]	; (80041e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800415c:	4013      	ands	r3, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6892      	ldr	r2, [r2, #8]
 8004162:	0211      	lsls	r1, r2, #8
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6952      	ldr	r2, [r2, #20]
 8004168:	0852      	lsrs	r2, r2, #1
 800416a:	3a01      	subs	r2, #1
 800416c:	0652      	lsls	r2, r2, #25
 800416e:	4311      	orrs	r1, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6852      	ldr	r2, [r2, #4]
 8004174:	3a01      	subs	r2, #1
 8004176:	0112      	lsls	r2, r2, #4
 8004178:	430a      	orrs	r2, r1
 800417a:	4916      	ldr	r1, [pc, #88]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800417c:	4313      	orrs	r3, r2
 800417e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004180:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a13      	ldr	r2, [pc, #76]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004186:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800418a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418c:	f7fc ffe8 	bl	8001160 <HAL_GetTick>
 8004190:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004192:	e009      	b.n	80041a8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004194:	f7fc ffe4 	bl	8001160 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d902      	bls.n	80041a8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	73fb      	strb	r3, [r7, #15]
          break;
 80041a6:	e005      	b.n	80041b4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041a8:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0ef      	beq.n	8004194 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d106      	bne.n	80041c8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041ba:	4b06      	ldr	r3, [pc, #24]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	4904      	ldr	r1, [pc, #16]	; (80041d4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	40021000 	.word	0x40021000
 80041d8:	07ff800f 	.word	0x07ff800f
 80041dc:	ff9f800f 	.word	0xff9f800f
 80041e0:	f9ff800f 	.word	0xf9ff800f

080041e4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041ee:	2300      	movs	r3, #0
 80041f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041f2:	4b72      	ldr	r3, [pc, #456]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00e      	beq.n	800421c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80041fe:	4b6f      	ldr	r3, [pc, #444]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f003 0203 	and.w	r2, r3, #3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d103      	bne.n	8004216 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
       ||
 8004212:	2b00      	cmp	r3, #0
 8004214:	d142      	bne.n	800429c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	73fb      	strb	r3, [r7, #15]
 800421a:	e03f      	b.n	800429c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b03      	cmp	r3, #3
 8004222:	d018      	beq.n	8004256 <RCCEx_PLLSAI2_Config+0x72>
 8004224:	2b03      	cmp	r3, #3
 8004226:	d825      	bhi.n	8004274 <RCCEx_PLLSAI2_Config+0x90>
 8004228:	2b01      	cmp	r3, #1
 800422a:	d002      	beq.n	8004232 <RCCEx_PLLSAI2_Config+0x4e>
 800422c:	2b02      	cmp	r3, #2
 800422e:	d009      	beq.n	8004244 <RCCEx_PLLSAI2_Config+0x60>
 8004230:	e020      	b.n	8004274 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004232:	4b62      	ldr	r3, [pc, #392]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d11d      	bne.n	800427a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004242:	e01a      	b.n	800427a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004244:	4b5d      	ldr	r3, [pc, #372]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800424c:	2b00      	cmp	r3, #0
 800424e:	d116      	bne.n	800427e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004254:	e013      	b.n	800427e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004256:	4b59      	ldr	r3, [pc, #356]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10f      	bne.n	8004282 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004262:	4b56      	ldr	r3, [pc, #344]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d109      	bne.n	8004282 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004272:	e006      	b.n	8004282 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      break;
 8004278:	e004      	b.n	8004284 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800427a:	bf00      	nop
 800427c:	e002      	b.n	8004284 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800427e:	bf00      	nop
 8004280:	e000      	b.n	8004284 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004282:	bf00      	nop
    }

    if(status == HAL_OK)
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d108      	bne.n	800429c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800428a:	4b4c      	ldr	r3, [pc, #304]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f023 0203 	bic.w	r2, r3, #3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4949      	ldr	r1, [pc, #292]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004298:	4313      	orrs	r3, r2
 800429a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f040 8086 	bne.w	80043b0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042a4:	4b45      	ldr	r3, [pc, #276]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a44      	ldr	r2, [pc, #272]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80042aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042b0:	f7fc ff56 	bl	8001160 <HAL_GetTick>
 80042b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042b6:	e009      	b.n	80042cc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042b8:	f7fc ff52 	bl	8001160 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d902      	bls.n	80042cc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	73fb      	strb	r3, [r7, #15]
        break;
 80042ca:	e005      	b.n	80042d8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042cc:	4b3b      	ldr	r3, [pc, #236]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1ef      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d168      	bne.n	80043b0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d113      	bne.n	800430c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042e4:	4b35      	ldr	r3, [pc, #212]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80042e6:	695a      	ldr	r2, [r3, #20]
 80042e8:	4b35      	ldr	r3, [pc, #212]	; (80043c0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80042ea:	4013      	ands	r3, r2
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	6892      	ldr	r2, [r2, #8]
 80042f0:	0211      	lsls	r1, r2, #8
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	68d2      	ldr	r2, [r2, #12]
 80042f6:	06d2      	lsls	r2, r2, #27
 80042f8:	4311      	orrs	r1, r2
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	6852      	ldr	r2, [r2, #4]
 80042fe:	3a01      	subs	r2, #1
 8004300:	0112      	lsls	r2, r2, #4
 8004302:	430a      	orrs	r2, r1
 8004304:	492d      	ldr	r1, [pc, #180]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004306:	4313      	orrs	r3, r2
 8004308:	614b      	str	r3, [r1, #20]
 800430a:	e02d      	b.n	8004368 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d115      	bne.n	800433e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004312:	4b2a      	ldr	r3, [pc, #168]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004314:	695a      	ldr	r2, [r3, #20]
 8004316:	4b2b      	ldr	r3, [pc, #172]	; (80043c4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004318:	4013      	ands	r3, r2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6892      	ldr	r2, [r2, #8]
 800431e:	0211      	lsls	r1, r2, #8
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6912      	ldr	r2, [r2, #16]
 8004324:	0852      	lsrs	r2, r2, #1
 8004326:	3a01      	subs	r2, #1
 8004328:	0552      	lsls	r2, r2, #21
 800432a:	4311      	orrs	r1, r2
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6852      	ldr	r2, [r2, #4]
 8004330:	3a01      	subs	r2, #1
 8004332:	0112      	lsls	r2, r2, #4
 8004334:	430a      	orrs	r2, r1
 8004336:	4921      	ldr	r1, [pc, #132]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004338:	4313      	orrs	r3, r2
 800433a:	614b      	str	r3, [r1, #20]
 800433c:	e014      	b.n	8004368 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800433e:	4b1f      	ldr	r3, [pc, #124]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004340:	695a      	ldr	r2, [r3, #20]
 8004342:	4b21      	ldr	r3, [pc, #132]	; (80043c8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004344:	4013      	ands	r3, r2
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6892      	ldr	r2, [r2, #8]
 800434a:	0211      	lsls	r1, r2, #8
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6952      	ldr	r2, [r2, #20]
 8004350:	0852      	lsrs	r2, r2, #1
 8004352:	3a01      	subs	r2, #1
 8004354:	0652      	lsls	r2, r2, #25
 8004356:	4311      	orrs	r1, r2
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6852      	ldr	r2, [r2, #4]
 800435c:	3a01      	subs	r2, #1
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	430a      	orrs	r2, r1
 8004362:	4916      	ldr	r1, [pc, #88]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004364:	4313      	orrs	r3, r2
 8004366:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004368:	4b14      	ldr	r3, [pc, #80]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a13      	ldr	r2, [pc, #76]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800436e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004372:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004374:	f7fc fef4 	bl	8001160 <HAL_GetTick>
 8004378:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800437a:	e009      	b.n	8004390 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800437c:	f7fc fef0 	bl	8001160 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d902      	bls.n	8004390 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	73fb      	strb	r3, [r7, #15]
          break;
 800438e:	e005      	b.n	800439c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ef      	beq.n	800437c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800439c:	7bfb      	ldrb	r3, [r7, #15]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80043a2:	4b06      	ldr	r3, [pc, #24]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80043a4:	695a      	ldr	r2, [r3, #20]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	4904      	ldr	r1, [pc, #16]	; (80043bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40021000 	.word	0x40021000
 80043c0:	07ff800f 	.word	0x07ff800f
 80043c4:	ff9f800f 	.word	0xff9f800f
 80043c8:	f9ff800f 	.word	0xf9ff800f

080043cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e049      	b.n	8004472 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fc fcd6 	bl	8000da4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3304      	adds	r3, #4
 8004408:	4619      	mov	r1, r3
 800440a:	4610      	mov	r0, r2
 800440c:	f000 faa0 	bl	8004950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3708      	adds	r7, #8
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	d001      	beq.n	8004494 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e047      	b.n	8004524 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a23      	ldr	r2, [pc, #140]	; (8004530 <HAL_TIM_Base_Start+0xb4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d01d      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ae:	d018      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a1f      	ldr	r2, [pc, #124]	; (8004534 <HAL_TIM_Base_Start+0xb8>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d013      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a1e      	ldr	r2, [pc, #120]	; (8004538 <HAL_TIM_Base_Start+0xbc>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d00e      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a1c      	ldr	r2, [pc, #112]	; (800453c <HAL_TIM_Base_Start+0xc0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d009      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a1b      	ldr	r2, [pc, #108]	; (8004540 <HAL_TIM_Base_Start+0xc4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d004      	beq.n	80044e2 <HAL_TIM_Base_Start+0x66>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a19      	ldr	r2, [pc, #100]	; (8004544 <HAL_TIM_Base_Start+0xc8>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d115      	bne.n	800450e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	4b17      	ldr	r3, [pc, #92]	; (8004548 <HAL_TIM_Base_Start+0xcc>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b06      	cmp	r3, #6
 80044f2:	d015      	beq.n	8004520 <HAL_TIM_Base_Start+0xa4>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044fa:	d011      	beq.n	8004520 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800450c:	e008      	b.n	8004520 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0201 	orr.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	e000      	b.n	8004522 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004520:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	40012c00 	.word	0x40012c00
 8004534:	40000400 	.word	0x40000400
 8004538:	40000800 	.word	0x40000800
 800453c:	40000c00 	.word	0x40000c00
 8004540:	40013400 	.word	0x40013400
 8004544:	40014000 	.word	0x40014000
 8004548:	00010007 	.word	0x00010007

0800454c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d020      	beq.n	80045b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01b      	beq.n	80045b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f06f 0202 	mvn.w	r2, #2
 8004580:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f9bc 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 800459c:	e005      	b.n	80045aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f9ae 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 f9bf 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d020      	beq.n	80045fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d01b      	beq.n	80045fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f06f 0204 	mvn.w	r2, #4
 80045cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2202      	movs	r2, #2
 80045d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f996 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 80045e8:	e005      	b.n	80045f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f988 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f999 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d020      	beq.n	8004648 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d01b      	beq.n	8004648 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f06f 0208 	mvn.w	r2, #8
 8004618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2204      	movs	r2, #4
 800461e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f970 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 8004634:	e005      	b.n	8004642 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f962 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f973 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0310 	and.w	r3, r3, #16
 800464e:	2b00      	cmp	r3, #0
 8004650:	d020      	beq.n	8004694 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0310 	and.w	r3, r3, #16
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01b      	beq.n	8004694 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f06f 0210 	mvn.w	r2, #16
 8004664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2208      	movs	r2, #8
 800466a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004676:	2b00      	cmp	r3, #0
 8004678:	d003      	beq.n	8004682 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f94a 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 8004680:	e005      	b.n	800468e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f93c 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f94d 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00c      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d007      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f06f 0201 	mvn.w	r2, #1
 80046b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f91a 	bl	80048ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d104      	bne.n	80046cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00c      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d007      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80046de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fb07 	bl	8004cf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00c      	beq.n	800470a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d007      	beq.n	800470a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 faff 	bl	8004d08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00c      	beq.n	800472e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	d007      	beq.n	800472e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 f907 	bl	800493c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f003 0320 	and.w	r3, r3, #32
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00c      	beq.n	8004752 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d007      	beq.n	8004752 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f06f 0220 	mvn.w	r2, #32
 800474a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 fac7 	bl	8004ce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_TIM_ConfigClockSource+0x1c>
 8004772:	2302      	movs	r3, #2
 8004774:	e0b6      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x18a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2202      	movs	r2, #2
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004794:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004798:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047a0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b2:	d03e      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0xd8>
 80047b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b8:	f200 8087 	bhi.w	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c0:	f000 8086 	beq.w	80048d0 <HAL_TIM_ConfigClockSource+0x176>
 80047c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c8:	d87f      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047ca:	2b70      	cmp	r3, #112	; 0x70
 80047cc:	d01a      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0xaa>
 80047ce:	2b70      	cmp	r3, #112	; 0x70
 80047d0:	d87b      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047d2:	2b60      	cmp	r3, #96	; 0x60
 80047d4:	d050      	beq.n	8004878 <HAL_TIM_ConfigClockSource+0x11e>
 80047d6:	2b60      	cmp	r3, #96	; 0x60
 80047d8:	d877      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047da:	2b50      	cmp	r3, #80	; 0x50
 80047dc:	d03c      	beq.n	8004858 <HAL_TIM_ConfigClockSource+0xfe>
 80047de:	2b50      	cmp	r3, #80	; 0x50
 80047e0:	d873      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047e2:	2b40      	cmp	r3, #64	; 0x40
 80047e4:	d058      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0x13e>
 80047e6:	2b40      	cmp	r3, #64	; 0x40
 80047e8:	d86f      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047ea:	2b30      	cmp	r3, #48	; 0x30
 80047ec:	d064      	beq.n	80048b8 <HAL_TIM_ConfigClockSource+0x15e>
 80047ee:	2b30      	cmp	r3, #48	; 0x30
 80047f0:	d86b      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047f2:	2b20      	cmp	r3, #32
 80047f4:	d060      	beq.n	80048b8 <HAL_TIM_ConfigClockSource+0x15e>
 80047f6:	2b20      	cmp	r3, #32
 80047f8:	d867      	bhi.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d05c      	beq.n	80048b8 <HAL_TIM_ConfigClockSource+0x15e>
 80047fe:	2b10      	cmp	r3, #16
 8004800:	d05a      	beq.n	80048b8 <HAL_TIM_ConfigClockSource+0x15e>
 8004802:	e062      	b.n	80048ca <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004814:	f000 f9bc 	bl	8004b90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004826:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	609a      	str	r2, [r3, #8]
      break;
 8004830:	e04f      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004842:	f000 f9a5 	bl	8004b90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004854:	609a      	str	r2, [r3, #8]
      break;
 8004856:	e03c      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004864:	461a      	mov	r2, r3
 8004866:	f000 f919 	bl	8004a9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2150      	movs	r1, #80	; 0x50
 8004870:	4618      	mov	r0, r3
 8004872:	f000 f972 	bl	8004b5a <TIM_ITRx_SetConfig>
      break;
 8004876:	e02c      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004884:	461a      	mov	r2, r3
 8004886:	f000 f938 	bl	8004afa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2160      	movs	r1, #96	; 0x60
 8004890:	4618      	mov	r0, r3
 8004892:	f000 f962 	bl	8004b5a <TIM_ITRx_SetConfig>
      break;
 8004896:	e01c      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a4:	461a      	mov	r2, r3
 80048a6:	f000 f8f9 	bl	8004a9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2140      	movs	r1, #64	; 0x40
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 f952 	bl	8004b5a <TIM_ITRx_SetConfig>
      break;
 80048b6:	e00c      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 f949 	bl	8004b5a <TIM_ITRx_SetConfig>
      break;
 80048c8:	e003      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	73fb      	strb	r3, [r7, #15]
      break;
 80048ce:	e000      	b.n	80048d2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80048d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004930:	bf00      	nop
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a46      	ldr	r2, [pc, #280]	; (8004a7c <TIM_Base_SetConfig+0x12c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d013      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800496e:	d00f      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a43      	ldr	r2, [pc, #268]	; (8004a80 <TIM_Base_SetConfig+0x130>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00b      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a42      	ldr	r2, [pc, #264]	; (8004a84 <TIM_Base_SetConfig+0x134>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d007      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a41      	ldr	r2, [pc, #260]	; (8004a88 <TIM_Base_SetConfig+0x138>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d003      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a40      	ldr	r2, [pc, #256]	; (8004a8c <TIM_Base_SetConfig+0x13c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d108      	bne.n	80049a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a35      	ldr	r2, [pc, #212]	; (8004a7c <TIM_Base_SetConfig+0x12c>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d01f      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b0:	d01b      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a32      	ldr	r2, [pc, #200]	; (8004a80 <TIM_Base_SetConfig+0x130>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d017      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a31      	ldr	r2, [pc, #196]	; (8004a84 <TIM_Base_SetConfig+0x134>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d013      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a30      	ldr	r2, [pc, #192]	; (8004a88 <TIM_Base_SetConfig+0x138>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00f      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a2f      	ldr	r2, [pc, #188]	; (8004a8c <TIM_Base_SetConfig+0x13c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00b      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a2e      	ldr	r2, [pc, #184]	; (8004a90 <TIM_Base_SetConfig+0x140>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d007      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2d      	ldr	r2, [pc, #180]	; (8004a94 <TIM_Base_SetConfig+0x144>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d003      	beq.n	80049ea <TIM_Base_SetConfig+0x9a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a2c      	ldr	r2, [pc, #176]	; (8004a98 <TIM_Base_SetConfig+0x148>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d108      	bne.n	80049fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a16      	ldr	r2, [pc, #88]	; (8004a7c <TIM_Base_SetConfig+0x12c>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d00f      	beq.n	8004a48 <TIM_Base_SetConfig+0xf8>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a18      	ldr	r2, [pc, #96]	; (8004a8c <TIM_Base_SetConfig+0x13c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00b      	beq.n	8004a48 <TIM_Base_SetConfig+0xf8>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a17      	ldr	r2, [pc, #92]	; (8004a90 <TIM_Base_SetConfig+0x140>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d007      	beq.n	8004a48 <TIM_Base_SetConfig+0xf8>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a16      	ldr	r2, [pc, #88]	; (8004a94 <TIM_Base_SetConfig+0x144>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d003      	beq.n	8004a48 <TIM_Base_SetConfig+0xf8>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a15      	ldr	r2, [pc, #84]	; (8004a98 <TIM_Base_SetConfig+0x148>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d103      	bne.n	8004a50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d105      	bne.n	8004a6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f023 0201 	bic.w	r2, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	611a      	str	r2, [r3, #16]
  }
}
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40012c00 	.word	0x40012c00
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40013400 	.word	0x40013400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800

08004a9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	f023 0201 	bic.w	r2, r3, #1
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f023 030a 	bic.w	r3, r3, #10
 8004ad8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	621a      	str	r2, [r3, #32]
}
 8004aee:	bf00      	nop
 8004af0:	371c      	adds	r7, #28
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b087      	sub	sp, #28
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	60f8      	str	r0, [r7, #12]
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
 8004b0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f023 0210 	bic.w	r2, r3, #16
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	031b      	lsls	r3, r3, #12
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	621a      	str	r2, [r3, #32]
}
 8004b4e:	bf00      	nop
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b085      	sub	sp, #20
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f043 0307 	orr.w	r3, r3, #7
 8004b7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	609a      	str	r2, [r3, #8]
}
 8004b84:	bf00      	nop
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004baa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	021a      	lsls	r2, r3, #8
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	609a      	str	r2, [r3, #8]
}
 8004bc4:	bf00      	nop
 8004bc6:	371c      	adds	r7, #28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e068      	b.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a2e      	ldr	r2, [pc, #184]	; (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d004      	beq.n	8004c1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a2d      	ldr	r2, [pc, #180]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d108      	bne.n	8004c2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a1e      	ldr	r2, [pc, #120]	; (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d01d      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c5a:	d018      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a1a      	ldr	r2, [pc, #104]	; (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00e      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d009      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a13      	ldr	r2, [pc, #76]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d004      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a14      	ldr	r2, [pc, #80]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10c      	bne.n	8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40012c00 	.word	0x40012c00
 8004ccc:	40013400 	.word	0x40013400
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40014000 	.word	0x40014000

08004ce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <arm_sin_f32>:
 8004d1c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004d9c <arm_sin_f32+0x80>
 8004d20:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004d24:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d2c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004d30:	d504      	bpl.n	8004d3c <arm_sin_f32+0x20>
 8004d32:	ee17 3a90 	vmov	r3, s15
 8004d36:	3b01      	subs	r3, #1
 8004d38:	ee07 3a90 	vmov	s15, r3
 8004d3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d40:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004da0 <arm_sin_f32+0x84>
 8004d44:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004d48:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004d4c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8004d50:	ee17 3a90 	vmov	r3, s15
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d5a:	d21a      	bcs.n	8004d92 <arm_sin_f32+0x76>
 8004d5c:	ee07 3a90 	vmov	s15, r3
 8004d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d64:	1c59      	adds	r1, r3, #1
 8004d66:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004d6a:	4a0e      	ldr	r2, [pc, #56]	; (8004da4 <arm_sin_f32+0x88>)
 8004d6c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004d70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004d74:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004d78:	ed93 7a00 	vldr	s14, [r3]
 8004d7c:	edd2 6a00 	vldr	s13, [r2]
 8004d80:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004d84:	ee20 0a26 	vmul.f32	s0, s0, s13
 8004d88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d8c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004d90:	4770      	bx	lr
 8004d92:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004d96:	2101      	movs	r1, #1
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e7e6      	b.n	8004d6a <arm_sin_f32+0x4e>
 8004d9c:	3e22f983 	.word	0x3e22f983
 8004da0:	44000000 	.word	0x44000000
 8004da4:	08005e00 	.word	0x08005e00

08004da8 <srand>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	4b10      	ldr	r3, [pc, #64]	; (8004dec <srand+0x44>)
 8004dac:	681d      	ldr	r5, [r3, #0]
 8004dae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004db0:	4604      	mov	r4, r0
 8004db2:	b9b3      	cbnz	r3, 8004de2 <srand+0x3a>
 8004db4:	2018      	movs	r0, #24
 8004db6:	f000 fa3b 	bl	8005230 <malloc>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	6328      	str	r0, [r5, #48]	; 0x30
 8004dbe:	b920      	cbnz	r0, 8004dca <srand+0x22>
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	; (8004df0 <srand+0x48>)
 8004dc2:	480c      	ldr	r0, [pc, #48]	; (8004df4 <srand+0x4c>)
 8004dc4:	2146      	movs	r1, #70	; 0x46
 8004dc6:	f000 f9c9 	bl	800515c <__assert_func>
 8004dca:	490b      	ldr	r1, [pc, #44]	; (8004df8 <srand+0x50>)
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	; (8004dfc <srand+0x54>)
 8004dce:	e9c0 1300 	strd	r1, r3, [r0]
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <srand+0x58>)
 8004dd4:	6083      	str	r3, [r0, #8]
 8004dd6:	230b      	movs	r3, #11
 8004dd8:	8183      	strh	r3, [r0, #12]
 8004dda:	2100      	movs	r1, #0
 8004ddc:	2001      	movs	r0, #1
 8004dde:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004de2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004de4:	2200      	movs	r2, #0
 8004de6:	611c      	str	r4, [r3, #16]
 8004de8:	615a      	str	r2, [r3, #20]
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	20000064 	.word	0x20000064
 8004df0:	08006604 	.word	0x08006604
 8004df4:	0800661b 	.word	0x0800661b
 8004df8:	abcd330e 	.word	0xabcd330e
 8004dfc:	e66d1234 	.word	0xe66d1234
 8004e00:	0005deec 	.word	0x0005deec

08004e04 <rand>:
 8004e04:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <rand+0x5c>)
 8004e06:	b510      	push	{r4, lr}
 8004e08:	681c      	ldr	r4, [r3, #0]
 8004e0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004e0c:	b9b3      	cbnz	r3, 8004e3c <rand+0x38>
 8004e0e:	2018      	movs	r0, #24
 8004e10:	f000 fa0e 	bl	8005230 <malloc>
 8004e14:	4602      	mov	r2, r0
 8004e16:	6320      	str	r0, [r4, #48]	; 0x30
 8004e18:	b920      	cbnz	r0, 8004e24 <rand+0x20>
 8004e1a:	4b12      	ldr	r3, [pc, #72]	; (8004e64 <rand+0x60>)
 8004e1c:	4812      	ldr	r0, [pc, #72]	; (8004e68 <rand+0x64>)
 8004e1e:	2152      	movs	r1, #82	; 0x52
 8004e20:	f000 f99c 	bl	800515c <__assert_func>
 8004e24:	4911      	ldr	r1, [pc, #68]	; (8004e6c <rand+0x68>)
 8004e26:	4b12      	ldr	r3, [pc, #72]	; (8004e70 <rand+0x6c>)
 8004e28:	e9c0 1300 	strd	r1, r3, [r0]
 8004e2c:	4b11      	ldr	r3, [pc, #68]	; (8004e74 <rand+0x70>)
 8004e2e:	6083      	str	r3, [r0, #8]
 8004e30:	230b      	movs	r3, #11
 8004e32:	8183      	strh	r3, [r0, #12]
 8004e34:	2100      	movs	r1, #0
 8004e36:	2001      	movs	r0, #1
 8004e38:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004e3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004e3e:	480e      	ldr	r0, [pc, #56]	; (8004e78 <rand+0x74>)
 8004e40:	690b      	ldr	r3, [r1, #16]
 8004e42:	694c      	ldr	r4, [r1, #20]
 8004e44:	4a0d      	ldr	r2, [pc, #52]	; (8004e7c <rand+0x78>)
 8004e46:	4358      	muls	r0, r3
 8004e48:	fb02 0004 	mla	r0, r2, r4, r0
 8004e4c:	fba3 3202 	umull	r3, r2, r3, r2
 8004e50:	3301      	adds	r3, #1
 8004e52:	eb40 0002 	adc.w	r0, r0, r2
 8004e56:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004e5a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004e5e:	bd10      	pop	{r4, pc}
 8004e60:	20000064 	.word	0x20000064
 8004e64:	08006604 	.word	0x08006604
 8004e68:	0800661b 	.word	0x0800661b
 8004e6c:	abcd330e 	.word	0xabcd330e
 8004e70:	e66d1234 	.word	0xe66d1234
 8004e74:	0005deec 	.word	0x0005deec
 8004e78:	5851f42d 	.word	0x5851f42d
 8004e7c:	4c957f2d 	.word	0x4c957f2d

08004e80 <std>:
 8004e80:	2300      	movs	r3, #0
 8004e82:	b510      	push	{r4, lr}
 8004e84:	4604      	mov	r4, r0
 8004e86:	e9c0 3300 	strd	r3, r3, [r0]
 8004e8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e8e:	6083      	str	r3, [r0, #8]
 8004e90:	8181      	strh	r1, [r0, #12]
 8004e92:	6643      	str	r3, [r0, #100]	; 0x64
 8004e94:	81c2      	strh	r2, [r0, #14]
 8004e96:	6183      	str	r3, [r0, #24]
 8004e98:	4619      	mov	r1, r3
 8004e9a:	2208      	movs	r2, #8
 8004e9c:	305c      	adds	r0, #92	; 0x5c
 8004e9e:	f000 f8e2 	bl	8005066 <memset>
 8004ea2:	4b05      	ldr	r3, [pc, #20]	; (8004eb8 <std+0x38>)
 8004ea4:	6263      	str	r3, [r4, #36]	; 0x24
 8004ea6:	4b05      	ldr	r3, [pc, #20]	; (8004ebc <std+0x3c>)
 8004ea8:	62a3      	str	r3, [r4, #40]	; 0x28
 8004eaa:	4b05      	ldr	r3, [pc, #20]	; (8004ec0 <std+0x40>)
 8004eac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004eae:	4b05      	ldr	r3, [pc, #20]	; (8004ec4 <std+0x44>)
 8004eb0:	6224      	str	r4, [r4, #32]
 8004eb2:	6323      	str	r3, [r4, #48]	; 0x30
 8004eb4:	bd10      	pop	{r4, pc}
 8004eb6:	bf00      	nop
 8004eb8:	08004fe1 	.word	0x08004fe1
 8004ebc:	08005003 	.word	0x08005003
 8004ec0:	0800503b 	.word	0x0800503b
 8004ec4:	0800505f 	.word	0x0800505f

08004ec8 <stdio_exit_handler>:
 8004ec8:	4a02      	ldr	r2, [pc, #8]	; (8004ed4 <stdio_exit_handler+0xc>)
 8004eca:	4903      	ldr	r1, [pc, #12]	; (8004ed8 <stdio_exit_handler+0x10>)
 8004ecc:	4803      	ldr	r0, [pc, #12]	; (8004edc <stdio_exit_handler+0x14>)
 8004ece:	f000 b869 	b.w	8004fa4 <_fwalk_sglue>
 8004ed2:	bf00      	nop
 8004ed4:	2000000c 	.word	0x2000000c
 8004ed8:	080054a5 	.word	0x080054a5
 8004edc:	20000018 	.word	0x20000018

08004ee0 <cleanup_stdio>:
 8004ee0:	6841      	ldr	r1, [r0, #4]
 8004ee2:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <cleanup_stdio+0x34>)
 8004ee4:	4299      	cmp	r1, r3
 8004ee6:	b510      	push	{r4, lr}
 8004ee8:	4604      	mov	r4, r0
 8004eea:	d001      	beq.n	8004ef0 <cleanup_stdio+0x10>
 8004eec:	f000 fada 	bl	80054a4 <_fflush_r>
 8004ef0:	68a1      	ldr	r1, [r4, #8]
 8004ef2:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <cleanup_stdio+0x38>)
 8004ef4:	4299      	cmp	r1, r3
 8004ef6:	d002      	beq.n	8004efe <cleanup_stdio+0x1e>
 8004ef8:	4620      	mov	r0, r4
 8004efa:	f000 fad3 	bl	80054a4 <_fflush_r>
 8004efe:	68e1      	ldr	r1, [r4, #12]
 8004f00:	4b06      	ldr	r3, [pc, #24]	; (8004f1c <cleanup_stdio+0x3c>)
 8004f02:	4299      	cmp	r1, r3
 8004f04:	d004      	beq.n	8004f10 <cleanup_stdio+0x30>
 8004f06:	4620      	mov	r0, r4
 8004f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f0c:	f000 baca 	b.w	80054a4 <_fflush_r>
 8004f10:	bd10      	pop	{r4, pc}
 8004f12:	bf00      	nop
 8004f14:	2005f628 	.word	0x2005f628
 8004f18:	2005f690 	.word	0x2005f690
 8004f1c:	2005f6f8 	.word	0x2005f6f8

08004f20 <global_stdio_init.part.0>:
 8004f20:	b510      	push	{r4, lr}
 8004f22:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <global_stdio_init.part.0+0x30>)
 8004f24:	4c0b      	ldr	r4, [pc, #44]	; (8004f54 <global_stdio_init.part.0+0x34>)
 8004f26:	4a0c      	ldr	r2, [pc, #48]	; (8004f58 <global_stdio_init.part.0+0x38>)
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2104      	movs	r1, #4
 8004f30:	f7ff ffa6 	bl	8004e80 <std>
 8004f34:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004f38:	2201      	movs	r2, #1
 8004f3a:	2109      	movs	r1, #9
 8004f3c:	f7ff ffa0 	bl	8004e80 <std>
 8004f40:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004f44:	2202      	movs	r2, #2
 8004f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f4a:	2112      	movs	r1, #18
 8004f4c:	f7ff bf98 	b.w	8004e80 <std>
 8004f50:	2005f760 	.word	0x2005f760
 8004f54:	2005f628 	.word	0x2005f628
 8004f58:	08004ec9 	.word	0x08004ec9

08004f5c <__sfp_lock_acquire>:
 8004f5c:	4801      	ldr	r0, [pc, #4]	; (8004f64 <__sfp_lock_acquire+0x8>)
 8004f5e:	f000 b8fb 	b.w	8005158 <__retarget_lock_acquire_recursive>
 8004f62:	bf00      	nop
 8004f64:	2005f769 	.word	0x2005f769

08004f68 <__sfp_lock_release>:
 8004f68:	4801      	ldr	r0, [pc, #4]	; (8004f70 <__sfp_lock_release+0x8>)
 8004f6a:	f000 b8f6 	b.w	800515a <__retarget_lock_release_recursive>
 8004f6e:	bf00      	nop
 8004f70:	2005f769 	.word	0x2005f769

08004f74 <__sinit>:
 8004f74:	b510      	push	{r4, lr}
 8004f76:	4604      	mov	r4, r0
 8004f78:	f7ff fff0 	bl	8004f5c <__sfp_lock_acquire>
 8004f7c:	6a23      	ldr	r3, [r4, #32]
 8004f7e:	b11b      	cbz	r3, 8004f88 <__sinit+0x14>
 8004f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f84:	f7ff bff0 	b.w	8004f68 <__sfp_lock_release>
 8004f88:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <__sinit+0x28>)
 8004f8a:	6223      	str	r3, [r4, #32]
 8004f8c:	4b04      	ldr	r3, [pc, #16]	; (8004fa0 <__sinit+0x2c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1f5      	bne.n	8004f80 <__sinit+0xc>
 8004f94:	f7ff ffc4 	bl	8004f20 <global_stdio_init.part.0>
 8004f98:	e7f2      	b.n	8004f80 <__sinit+0xc>
 8004f9a:	bf00      	nop
 8004f9c:	08004ee1 	.word	0x08004ee1
 8004fa0:	2005f760 	.word	0x2005f760

08004fa4 <_fwalk_sglue>:
 8004fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fa8:	4607      	mov	r7, r0
 8004faa:	4688      	mov	r8, r1
 8004fac:	4614      	mov	r4, r2
 8004fae:	2600      	movs	r6, #0
 8004fb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fb4:	f1b9 0901 	subs.w	r9, r9, #1
 8004fb8:	d505      	bpl.n	8004fc6 <_fwalk_sglue+0x22>
 8004fba:	6824      	ldr	r4, [r4, #0]
 8004fbc:	2c00      	cmp	r4, #0
 8004fbe:	d1f7      	bne.n	8004fb0 <_fwalk_sglue+0xc>
 8004fc0:	4630      	mov	r0, r6
 8004fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fc6:	89ab      	ldrh	r3, [r5, #12]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d907      	bls.n	8004fdc <_fwalk_sglue+0x38>
 8004fcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	d003      	beq.n	8004fdc <_fwalk_sglue+0x38>
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	47c0      	blx	r8
 8004fda:	4306      	orrs	r6, r0
 8004fdc:	3568      	adds	r5, #104	; 0x68
 8004fde:	e7e9      	b.n	8004fb4 <_fwalk_sglue+0x10>

08004fe0 <__sread>:
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe8:	f000 f868 	bl	80050bc <_read_r>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	bfab      	itete	ge
 8004ff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ff4:	181b      	addge	r3, r3, r0
 8004ff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ffa:	bfac      	ite	ge
 8004ffc:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ffe:	81a3      	strhlt	r3, [r4, #12]
 8005000:	bd10      	pop	{r4, pc}

08005002 <__swrite>:
 8005002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005006:	461f      	mov	r7, r3
 8005008:	898b      	ldrh	r3, [r1, #12]
 800500a:	05db      	lsls	r3, r3, #23
 800500c:	4605      	mov	r5, r0
 800500e:	460c      	mov	r4, r1
 8005010:	4616      	mov	r6, r2
 8005012:	d505      	bpl.n	8005020 <__swrite+0x1e>
 8005014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005018:	2302      	movs	r3, #2
 800501a:	2200      	movs	r2, #0
 800501c:	f000 f83c 	bl	8005098 <_lseek_r>
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800502a:	81a3      	strh	r3, [r4, #12]
 800502c:	4632      	mov	r2, r6
 800502e:	463b      	mov	r3, r7
 8005030:	4628      	mov	r0, r5
 8005032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005036:	f000 b853 	b.w	80050e0 <_write_r>

0800503a <__sseek>:
 800503a:	b510      	push	{r4, lr}
 800503c:	460c      	mov	r4, r1
 800503e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005042:	f000 f829 	bl	8005098 <_lseek_r>
 8005046:	1c43      	adds	r3, r0, #1
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	bf15      	itete	ne
 800504c:	6560      	strne	r0, [r4, #84]	; 0x54
 800504e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005056:	81a3      	strheq	r3, [r4, #12]
 8005058:	bf18      	it	ne
 800505a:	81a3      	strhne	r3, [r4, #12]
 800505c:	bd10      	pop	{r4, pc}

0800505e <__sclose>:
 800505e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005062:	f000 b809 	b.w	8005078 <_close_r>

08005066 <memset>:
 8005066:	4402      	add	r2, r0
 8005068:	4603      	mov	r3, r0
 800506a:	4293      	cmp	r3, r2
 800506c:	d100      	bne.n	8005070 <memset+0xa>
 800506e:	4770      	bx	lr
 8005070:	f803 1b01 	strb.w	r1, [r3], #1
 8005074:	e7f9      	b.n	800506a <memset+0x4>
	...

08005078 <_close_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4d06      	ldr	r5, [pc, #24]	; (8005094 <_close_r+0x1c>)
 800507c:	2300      	movs	r3, #0
 800507e:	4604      	mov	r4, r0
 8005080:	4608      	mov	r0, r1
 8005082:	602b      	str	r3, [r5, #0]
 8005084:	f7fb ff5d 	bl	8000f42 <_close>
 8005088:	1c43      	adds	r3, r0, #1
 800508a:	d102      	bne.n	8005092 <_close_r+0x1a>
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	b103      	cbz	r3, 8005092 <_close_r+0x1a>
 8005090:	6023      	str	r3, [r4, #0]
 8005092:	bd38      	pop	{r3, r4, r5, pc}
 8005094:	2005f764 	.word	0x2005f764

08005098 <_lseek_r>:
 8005098:	b538      	push	{r3, r4, r5, lr}
 800509a:	4d07      	ldr	r5, [pc, #28]	; (80050b8 <_lseek_r+0x20>)
 800509c:	4604      	mov	r4, r0
 800509e:	4608      	mov	r0, r1
 80050a0:	4611      	mov	r1, r2
 80050a2:	2200      	movs	r2, #0
 80050a4:	602a      	str	r2, [r5, #0]
 80050a6:	461a      	mov	r2, r3
 80050a8:	f7fb ff72 	bl	8000f90 <_lseek>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	d102      	bne.n	80050b6 <_lseek_r+0x1e>
 80050b0:	682b      	ldr	r3, [r5, #0]
 80050b2:	b103      	cbz	r3, 80050b6 <_lseek_r+0x1e>
 80050b4:	6023      	str	r3, [r4, #0]
 80050b6:	bd38      	pop	{r3, r4, r5, pc}
 80050b8:	2005f764 	.word	0x2005f764

080050bc <_read_r>:
 80050bc:	b538      	push	{r3, r4, r5, lr}
 80050be:	4d07      	ldr	r5, [pc, #28]	; (80050dc <_read_r+0x20>)
 80050c0:	4604      	mov	r4, r0
 80050c2:	4608      	mov	r0, r1
 80050c4:	4611      	mov	r1, r2
 80050c6:	2200      	movs	r2, #0
 80050c8:	602a      	str	r2, [r5, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	f7fb ff00 	bl	8000ed0 <_read>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	d102      	bne.n	80050da <_read_r+0x1e>
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	b103      	cbz	r3, 80050da <_read_r+0x1e>
 80050d8:	6023      	str	r3, [r4, #0]
 80050da:	bd38      	pop	{r3, r4, r5, pc}
 80050dc:	2005f764 	.word	0x2005f764

080050e0 <_write_r>:
 80050e0:	b538      	push	{r3, r4, r5, lr}
 80050e2:	4d07      	ldr	r5, [pc, #28]	; (8005100 <_write_r+0x20>)
 80050e4:	4604      	mov	r4, r0
 80050e6:	4608      	mov	r0, r1
 80050e8:	4611      	mov	r1, r2
 80050ea:	2200      	movs	r2, #0
 80050ec:	602a      	str	r2, [r5, #0]
 80050ee:	461a      	mov	r2, r3
 80050f0:	f7fb ff0b 	bl	8000f0a <_write>
 80050f4:	1c43      	adds	r3, r0, #1
 80050f6:	d102      	bne.n	80050fe <_write_r+0x1e>
 80050f8:	682b      	ldr	r3, [r5, #0]
 80050fa:	b103      	cbz	r3, 80050fe <_write_r+0x1e>
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	bd38      	pop	{r3, r4, r5, pc}
 8005100:	2005f764 	.word	0x2005f764

08005104 <__errno>:
 8005104:	4b01      	ldr	r3, [pc, #4]	; (800510c <__errno+0x8>)
 8005106:	6818      	ldr	r0, [r3, #0]
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	20000064 	.word	0x20000064

08005110 <__libc_init_array>:
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	4d0d      	ldr	r5, [pc, #52]	; (8005148 <__libc_init_array+0x38>)
 8005114:	4c0d      	ldr	r4, [pc, #52]	; (800514c <__libc_init_array+0x3c>)
 8005116:	1b64      	subs	r4, r4, r5
 8005118:	10a4      	asrs	r4, r4, #2
 800511a:	2600      	movs	r6, #0
 800511c:	42a6      	cmp	r6, r4
 800511e:	d109      	bne.n	8005134 <__libc_init_array+0x24>
 8005120:	4d0b      	ldr	r5, [pc, #44]	; (8005150 <__libc_init_array+0x40>)
 8005122:	4c0c      	ldr	r4, [pc, #48]	; (8005154 <__libc_init_array+0x44>)
 8005124:	f000 fe40 	bl	8005da8 <_init>
 8005128:	1b64      	subs	r4, r4, r5
 800512a:	10a4      	asrs	r4, r4, #2
 800512c:	2600      	movs	r6, #0
 800512e:	42a6      	cmp	r6, r4
 8005130:	d105      	bne.n	800513e <__libc_init_array+0x2e>
 8005132:	bd70      	pop	{r4, r5, r6, pc}
 8005134:	f855 3b04 	ldr.w	r3, [r5], #4
 8005138:	4798      	blx	r3
 800513a:	3601      	adds	r6, #1
 800513c:	e7ee      	b.n	800511c <__libc_init_array+0xc>
 800513e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005142:	4798      	blx	r3
 8005144:	3601      	adds	r6, #1
 8005146:	e7f2      	b.n	800512e <__libc_init_array+0x1e>
 8005148:	080066e4 	.word	0x080066e4
 800514c:	080066e4 	.word	0x080066e4
 8005150:	080066e4 	.word	0x080066e4
 8005154:	080066e8 	.word	0x080066e8

08005158 <__retarget_lock_acquire_recursive>:
 8005158:	4770      	bx	lr

0800515a <__retarget_lock_release_recursive>:
 800515a:	4770      	bx	lr

0800515c <__assert_func>:
 800515c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800515e:	4614      	mov	r4, r2
 8005160:	461a      	mov	r2, r3
 8005162:	4b09      	ldr	r3, [pc, #36]	; (8005188 <__assert_func+0x2c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4605      	mov	r5, r0
 8005168:	68d8      	ldr	r0, [r3, #12]
 800516a:	b14c      	cbz	r4, 8005180 <__assert_func+0x24>
 800516c:	4b07      	ldr	r3, [pc, #28]	; (800518c <__assert_func+0x30>)
 800516e:	9100      	str	r1, [sp, #0]
 8005170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005174:	4906      	ldr	r1, [pc, #24]	; (8005190 <__assert_func+0x34>)
 8005176:	462b      	mov	r3, r5
 8005178:	f000 f9bc 	bl	80054f4 <fiprintf>
 800517c:	f000 f9dc 	bl	8005538 <abort>
 8005180:	4b04      	ldr	r3, [pc, #16]	; (8005194 <__assert_func+0x38>)
 8005182:	461c      	mov	r4, r3
 8005184:	e7f3      	b.n	800516e <__assert_func+0x12>
 8005186:	bf00      	nop
 8005188:	20000064 	.word	0x20000064
 800518c:	08006673 	.word	0x08006673
 8005190:	08006680 	.word	0x08006680
 8005194:	080066ae 	.word	0x080066ae

08005198 <_free_r>:
 8005198:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800519a:	2900      	cmp	r1, #0
 800519c:	d044      	beq.n	8005228 <_free_r+0x90>
 800519e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051a2:	9001      	str	r0, [sp, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f1a1 0404 	sub.w	r4, r1, #4
 80051aa:	bfb8      	it	lt
 80051ac:	18e4      	addlt	r4, r4, r3
 80051ae:	f000 f8e7 	bl	8005380 <__malloc_lock>
 80051b2:	4a1e      	ldr	r2, [pc, #120]	; (800522c <_free_r+0x94>)
 80051b4:	9801      	ldr	r0, [sp, #4]
 80051b6:	6813      	ldr	r3, [r2, #0]
 80051b8:	b933      	cbnz	r3, 80051c8 <_free_r+0x30>
 80051ba:	6063      	str	r3, [r4, #4]
 80051bc:	6014      	str	r4, [r2, #0]
 80051be:	b003      	add	sp, #12
 80051c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051c4:	f000 b8e2 	b.w	800538c <__malloc_unlock>
 80051c8:	42a3      	cmp	r3, r4
 80051ca:	d908      	bls.n	80051de <_free_r+0x46>
 80051cc:	6825      	ldr	r5, [r4, #0]
 80051ce:	1961      	adds	r1, r4, r5
 80051d0:	428b      	cmp	r3, r1
 80051d2:	bf01      	itttt	eq
 80051d4:	6819      	ldreq	r1, [r3, #0]
 80051d6:	685b      	ldreq	r3, [r3, #4]
 80051d8:	1949      	addeq	r1, r1, r5
 80051da:	6021      	streq	r1, [r4, #0]
 80051dc:	e7ed      	b.n	80051ba <_free_r+0x22>
 80051de:	461a      	mov	r2, r3
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	b10b      	cbz	r3, 80051e8 <_free_r+0x50>
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	d9fa      	bls.n	80051de <_free_r+0x46>
 80051e8:	6811      	ldr	r1, [r2, #0]
 80051ea:	1855      	adds	r5, r2, r1
 80051ec:	42a5      	cmp	r5, r4
 80051ee:	d10b      	bne.n	8005208 <_free_r+0x70>
 80051f0:	6824      	ldr	r4, [r4, #0]
 80051f2:	4421      	add	r1, r4
 80051f4:	1854      	adds	r4, r2, r1
 80051f6:	42a3      	cmp	r3, r4
 80051f8:	6011      	str	r1, [r2, #0]
 80051fa:	d1e0      	bne.n	80051be <_free_r+0x26>
 80051fc:	681c      	ldr	r4, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	6053      	str	r3, [r2, #4]
 8005202:	440c      	add	r4, r1
 8005204:	6014      	str	r4, [r2, #0]
 8005206:	e7da      	b.n	80051be <_free_r+0x26>
 8005208:	d902      	bls.n	8005210 <_free_r+0x78>
 800520a:	230c      	movs	r3, #12
 800520c:	6003      	str	r3, [r0, #0]
 800520e:	e7d6      	b.n	80051be <_free_r+0x26>
 8005210:	6825      	ldr	r5, [r4, #0]
 8005212:	1961      	adds	r1, r4, r5
 8005214:	428b      	cmp	r3, r1
 8005216:	bf04      	itt	eq
 8005218:	6819      	ldreq	r1, [r3, #0]
 800521a:	685b      	ldreq	r3, [r3, #4]
 800521c:	6063      	str	r3, [r4, #4]
 800521e:	bf04      	itt	eq
 8005220:	1949      	addeq	r1, r1, r5
 8005222:	6021      	streq	r1, [r4, #0]
 8005224:	6054      	str	r4, [r2, #4]
 8005226:	e7ca      	b.n	80051be <_free_r+0x26>
 8005228:	b003      	add	sp, #12
 800522a:	bd30      	pop	{r4, r5, pc}
 800522c:	2005f76c 	.word	0x2005f76c

08005230 <malloc>:
 8005230:	4b02      	ldr	r3, [pc, #8]	; (800523c <malloc+0xc>)
 8005232:	4601      	mov	r1, r0
 8005234:	6818      	ldr	r0, [r3, #0]
 8005236:	f000 b823 	b.w	8005280 <_malloc_r>
 800523a:	bf00      	nop
 800523c:	20000064 	.word	0x20000064

08005240 <sbrk_aligned>:
 8005240:	b570      	push	{r4, r5, r6, lr}
 8005242:	4e0e      	ldr	r6, [pc, #56]	; (800527c <sbrk_aligned+0x3c>)
 8005244:	460c      	mov	r4, r1
 8005246:	6831      	ldr	r1, [r6, #0]
 8005248:	4605      	mov	r5, r0
 800524a:	b911      	cbnz	r1, 8005252 <sbrk_aligned+0x12>
 800524c:	f000 f964 	bl	8005518 <_sbrk_r>
 8005250:	6030      	str	r0, [r6, #0]
 8005252:	4621      	mov	r1, r4
 8005254:	4628      	mov	r0, r5
 8005256:	f000 f95f 	bl	8005518 <_sbrk_r>
 800525a:	1c43      	adds	r3, r0, #1
 800525c:	d00a      	beq.n	8005274 <sbrk_aligned+0x34>
 800525e:	1cc4      	adds	r4, r0, #3
 8005260:	f024 0403 	bic.w	r4, r4, #3
 8005264:	42a0      	cmp	r0, r4
 8005266:	d007      	beq.n	8005278 <sbrk_aligned+0x38>
 8005268:	1a21      	subs	r1, r4, r0
 800526a:	4628      	mov	r0, r5
 800526c:	f000 f954 	bl	8005518 <_sbrk_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d101      	bne.n	8005278 <sbrk_aligned+0x38>
 8005274:	f04f 34ff 	mov.w	r4, #4294967295
 8005278:	4620      	mov	r0, r4
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	2005f770 	.word	0x2005f770

08005280 <_malloc_r>:
 8005280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005284:	1ccd      	adds	r5, r1, #3
 8005286:	f025 0503 	bic.w	r5, r5, #3
 800528a:	3508      	adds	r5, #8
 800528c:	2d0c      	cmp	r5, #12
 800528e:	bf38      	it	cc
 8005290:	250c      	movcc	r5, #12
 8005292:	2d00      	cmp	r5, #0
 8005294:	4607      	mov	r7, r0
 8005296:	db01      	blt.n	800529c <_malloc_r+0x1c>
 8005298:	42a9      	cmp	r1, r5
 800529a:	d905      	bls.n	80052a8 <_malloc_r+0x28>
 800529c:	230c      	movs	r3, #12
 800529e:	603b      	str	r3, [r7, #0]
 80052a0:	2600      	movs	r6, #0
 80052a2:	4630      	mov	r0, r6
 80052a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800537c <_malloc_r+0xfc>
 80052ac:	f000 f868 	bl	8005380 <__malloc_lock>
 80052b0:	f8d8 3000 	ldr.w	r3, [r8]
 80052b4:	461c      	mov	r4, r3
 80052b6:	bb5c      	cbnz	r4, 8005310 <_malloc_r+0x90>
 80052b8:	4629      	mov	r1, r5
 80052ba:	4638      	mov	r0, r7
 80052bc:	f7ff ffc0 	bl	8005240 <sbrk_aligned>
 80052c0:	1c43      	adds	r3, r0, #1
 80052c2:	4604      	mov	r4, r0
 80052c4:	d155      	bne.n	8005372 <_malloc_r+0xf2>
 80052c6:	f8d8 4000 	ldr.w	r4, [r8]
 80052ca:	4626      	mov	r6, r4
 80052cc:	2e00      	cmp	r6, #0
 80052ce:	d145      	bne.n	800535c <_malloc_r+0xdc>
 80052d0:	2c00      	cmp	r4, #0
 80052d2:	d048      	beq.n	8005366 <_malloc_r+0xe6>
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	4631      	mov	r1, r6
 80052d8:	4638      	mov	r0, r7
 80052da:	eb04 0903 	add.w	r9, r4, r3
 80052de:	f000 f91b 	bl	8005518 <_sbrk_r>
 80052e2:	4581      	cmp	r9, r0
 80052e4:	d13f      	bne.n	8005366 <_malloc_r+0xe6>
 80052e6:	6821      	ldr	r1, [r4, #0]
 80052e8:	1a6d      	subs	r5, r5, r1
 80052ea:	4629      	mov	r1, r5
 80052ec:	4638      	mov	r0, r7
 80052ee:	f7ff ffa7 	bl	8005240 <sbrk_aligned>
 80052f2:	3001      	adds	r0, #1
 80052f4:	d037      	beq.n	8005366 <_malloc_r+0xe6>
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	442b      	add	r3, r5
 80052fa:	6023      	str	r3, [r4, #0]
 80052fc:	f8d8 3000 	ldr.w	r3, [r8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d038      	beq.n	8005376 <_malloc_r+0xf6>
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	42a2      	cmp	r2, r4
 8005308:	d12b      	bne.n	8005362 <_malloc_r+0xe2>
 800530a:	2200      	movs	r2, #0
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	e00f      	b.n	8005330 <_malloc_r+0xb0>
 8005310:	6822      	ldr	r2, [r4, #0]
 8005312:	1b52      	subs	r2, r2, r5
 8005314:	d41f      	bmi.n	8005356 <_malloc_r+0xd6>
 8005316:	2a0b      	cmp	r2, #11
 8005318:	d917      	bls.n	800534a <_malloc_r+0xca>
 800531a:	1961      	adds	r1, r4, r5
 800531c:	42a3      	cmp	r3, r4
 800531e:	6025      	str	r5, [r4, #0]
 8005320:	bf18      	it	ne
 8005322:	6059      	strne	r1, [r3, #4]
 8005324:	6863      	ldr	r3, [r4, #4]
 8005326:	bf08      	it	eq
 8005328:	f8c8 1000 	streq.w	r1, [r8]
 800532c:	5162      	str	r2, [r4, r5]
 800532e:	604b      	str	r3, [r1, #4]
 8005330:	4638      	mov	r0, r7
 8005332:	f104 060b 	add.w	r6, r4, #11
 8005336:	f000 f829 	bl	800538c <__malloc_unlock>
 800533a:	f026 0607 	bic.w	r6, r6, #7
 800533e:	1d23      	adds	r3, r4, #4
 8005340:	1af2      	subs	r2, r6, r3
 8005342:	d0ae      	beq.n	80052a2 <_malloc_r+0x22>
 8005344:	1b9b      	subs	r3, r3, r6
 8005346:	50a3      	str	r3, [r4, r2]
 8005348:	e7ab      	b.n	80052a2 <_malloc_r+0x22>
 800534a:	42a3      	cmp	r3, r4
 800534c:	6862      	ldr	r2, [r4, #4]
 800534e:	d1dd      	bne.n	800530c <_malloc_r+0x8c>
 8005350:	f8c8 2000 	str.w	r2, [r8]
 8005354:	e7ec      	b.n	8005330 <_malloc_r+0xb0>
 8005356:	4623      	mov	r3, r4
 8005358:	6864      	ldr	r4, [r4, #4]
 800535a:	e7ac      	b.n	80052b6 <_malloc_r+0x36>
 800535c:	4634      	mov	r4, r6
 800535e:	6876      	ldr	r6, [r6, #4]
 8005360:	e7b4      	b.n	80052cc <_malloc_r+0x4c>
 8005362:	4613      	mov	r3, r2
 8005364:	e7cc      	b.n	8005300 <_malloc_r+0x80>
 8005366:	230c      	movs	r3, #12
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	4638      	mov	r0, r7
 800536c:	f000 f80e 	bl	800538c <__malloc_unlock>
 8005370:	e797      	b.n	80052a2 <_malloc_r+0x22>
 8005372:	6025      	str	r5, [r4, #0]
 8005374:	e7dc      	b.n	8005330 <_malloc_r+0xb0>
 8005376:	605b      	str	r3, [r3, #4]
 8005378:	deff      	udf	#255	; 0xff
 800537a:	bf00      	nop
 800537c:	2005f76c 	.word	0x2005f76c

08005380 <__malloc_lock>:
 8005380:	4801      	ldr	r0, [pc, #4]	; (8005388 <__malloc_lock+0x8>)
 8005382:	f7ff bee9 	b.w	8005158 <__retarget_lock_acquire_recursive>
 8005386:	bf00      	nop
 8005388:	2005f768 	.word	0x2005f768

0800538c <__malloc_unlock>:
 800538c:	4801      	ldr	r0, [pc, #4]	; (8005394 <__malloc_unlock+0x8>)
 800538e:	f7ff bee4 	b.w	800515a <__retarget_lock_release_recursive>
 8005392:	bf00      	nop
 8005394:	2005f768 	.word	0x2005f768

08005398 <__sflush_r>:
 8005398:	898a      	ldrh	r2, [r1, #12]
 800539a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800539e:	4605      	mov	r5, r0
 80053a0:	0710      	lsls	r0, r2, #28
 80053a2:	460c      	mov	r4, r1
 80053a4:	d458      	bmi.n	8005458 <__sflush_r+0xc0>
 80053a6:	684b      	ldr	r3, [r1, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	dc05      	bgt.n	80053b8 <__sflush_r+0x20>
 80053ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	dc02      	bgt.n	80053b8 <__sflush_r+0x20>
 80053b2:	2000      	movs	r0, #0
 80053b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053ba:	2e00      	cmp	r6, #0
 80053bc:	d0f9      	beq.n	80053b2 <__sflush_r+0x1a>
 80053be:	2300      	movs	r3, #0
 80053c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80053c4:	682f      	ldr	r7, [r5, #0]
 80053c6:	6a21      	ldr	r1, [r4, #32]
 80053c8:	602b      	str	r3, [r5, #0]
 80053ca:	d032      	beq.n	8005432 <__sflush_r+0x9a>
 80053cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80053ce:	89a3      	ldrh	r3, [r4, #12]
 80053d0:	075a      	lsls	r2, r3, #29
 80053d2:	d505      	bpl.n	80053e0 <__sflush_r+0x48>
 80053d4:	6863      	ldr	r3, [r4, #4]
 80053d6:	1ac0      	subs	r0, r0, r3
 80053d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80053da:	b10b      	cbz	r3, 80053e0 <__sflush_r+0x48>
 80053dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053de:	1ac0      	subs	r0, r0, r3
 80053e0:	2300      	movs	r3, #0
 80053e2:	4602      	mov	r2, r0
 80053e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053e6:	6a21      	ldr	r1, [r4, #32]
 80053e8:	4628      	mov	r0, r5
 80053ea:	47b0      	blx	r6
 80053ec:	1c43      	adds	r3, r0, #1
 80053ee:	89a3      	ldrh	r3, [r4, #12]
 80053f0:	d106      	bne.n	8005400 <__sflush_r+0x68>
 80053f2:	6829      	ldr	r1, [r5, #0]
 80053f4:	291d      	cmp	r1, #29
 80053f6:	d82b      	bhi.n	8005450 <__sflush_r+0xb8>
 80053f8:	4a29      	ldr	r2, [pc, #164]	; (80054a0 <__sflush_r+0x108>)
 80053fa:	410a      	asrs	r2, r1
 80053fc:	07d6      	lsls	r6, r2, #31
 80053fe:	d427      	bmi.n	8005450 <__sflush_r+0xb8>
 8005400:	2200      	movs	r2, #0
 8005402:	6062      	str	r2, [r4, #4]
 8005404:	04d9      	lsls	r1, r3, #19
 8005406:	6922      	ldr	r2, [r4, #16]
 8005408:	6022      	str	r2, [r4, #0]
 800540a:	d504      	bpl.n	8005416 <__sflush_r+0x7e>
 800540c:	1c42      	adds	r2, r0, #1
 800540e:	d101      	bne.n	8005414 <__sflush_r+0x7c>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b903      	cbnz	r3, 8005416 <__sflush_r+0x7e>
 8005414:	6560      	str	r0, [r4, #84]	; 0x54
 8005416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005418:	602f      	str	r7, [r5, #0]
 800541a:	2900      	cmp	r1, #0
 800541c:	d0c9      	beq.n	80053b2 <__sflush_r+0x1a>
 800541e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005422:	4299      	cmp	r1, r3
 8005424:	d002      	beq.n	800542c <__sflush_r+0x94>
 8005426:	4628      	mov	r0, r5
 8005428:	f7ff feb6 	bl	8005198 <_free_r>
 800542c:	2000      	movs	r0, #0
 800542e:	6360      	str	r0, [r4, #52]	; 0x34
 8005430:	e7c0      	b.n	80053b4 <__sflush_r+0x1c>
 8005432:	2301      	movs	r3, #1
 8005434:	4628      	mov	r0, r5
 8005436:	47b0      	blx	r6
 8005438:	1c41      	adds	r1, r0, #1
 800543a:	d1c8      	bne.n	80053ce <__sflush_r+0x36>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d0c5      	beq.n	80053ce <__sflush_r+0x36>
 8005442:	2b1d      	cmp	r3, #29
 8005444:	d001      	beq.n	800544a <__sflush_r+0xb2>
 8005446:	2b16      	cmp	r3, #22
 8005448:	d101      	bne.n	800544e <__sflush_r+0xb6>
 800544a:	602f      	str	r7, [r5, #0]
 800544c:	e7b1      	b.n	80053b2 <__sflush_r+0x1a>
 800544e:	89a3      	ldrh	r3, [r4, #12]
 8005450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005454:	81a3      	strh	r3, [r4, #12]
 8005456:	e7ad      	b.n	80053b4 <__sflush_r+0x1c>
 8005458:	690f      	ldr	r7, [r1, #16]
 800545a:	2f00      	cmp	r7, #0
 800545c:	d0a9      	beq.n	80053b2 <__sflush_r+0x1a>
 800545e:	0793      	lsls	r3, r2, #30
 8005460:	680e      	ldr	r6, [r1, #0]
 8005462:	bf08      	it	eq
 8005464:	694b      	ldreq	r3, [r1, #20]
 8005466:	600f      	str	r7, [r1, #0]
 8005468:	bf18      	it	ne
 800546a:	2300      	movne	r3, #0
 800546c:	eba6 0807 	sub.w	r8, r6, r7
 8005470:	608b      	str	r3, [r1, #8]
 8005472:	f1b8 0f00 	cmp.w	r8, #0
 8005476:	dd9c      	ble.n	80053b2 <__sflush_r+0x1a>
 8005478:	6a21      	ldr	r1, [r4, #32]
 800547a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800547c:	4643      	mov	r3, r8
 800547e:	463a      	mov	r2, r7
 8005480:	4628      	mov	r0, r5
 8005482:	47b0      	blx	r6
 8005484:	2800      	cmp	r0, #0
 8005486:	dc06      	bgt.n	8005496 <__sflush_r+0xfe>
 8005488:	89a3      	ldrh	r3, [r4, #12]
 800548a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800548e:	81a3      	strh	r3, [r4, #12]
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	e78e      	b.n	80053b4 <__sflush_r+0x1c>
 8005496:	4407      	add	r7, r0
 8005498:	eba8 0800 	sub.w	r8, r8, r0
 800549c:	e7e9      	b.n	8005472 <__sflush_r+0xda>
 800549e:	bf00      	nop
 80054a0:	dfbffffe 	.word	0xdfbffffe

080054a4 <_fflush_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	690b      	ldr	r3, [r1, #16]
 80054a8:	4605      	mov	r5, r0
 80054aa:	460c      	mov	r4, r1
 80054ac:	b913      	cbnz	r3, 80054b4 <_fflush_r+0x10>
 80054ae:	2500      	movs	r5, #0
 80054b0:	4628      	mov	r0, r5
 80054b2:	bd38      	pop	{r3, r4, r5, pc}
 80054b4:	b118      	cbz	r0, 80054be <_fflush_r+0x1a>
 80054b6:	6a03      	ldr	r3, [r0, #32]
 80054b8:	b90b      	cbnz	r3, 80054be <_fflush_r+0x1a>
 80054ba:	f7ff fd5b 	bl	8004f74 <__sinit>
 80054be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f3      	beq.n	80054ae <_fflush_r+0xa>
 80054c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80054c8:	07d0      	lsls	r0, r2, #31
 80054ca:	d404      	bmi.n	80054d6 <_fflush_r+0x32>
 80054cc:	0599      	lsls	r1, r3, #22
 80054ce:	d402      	bmi.n	80054d6 <_fflush_r+0x32>
 80054d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054d2:	f7ff fe41 	bl	8005158 <__retarget_lock_acquire_recursive>
 80054d6:	4628      	mov	r0, r5
 80054d8:	4621      	mov	r1, r4
 80054da:	f7ff ff5d 	bl	8005398 <__sflush_r>
 80054de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054e0:	07da      	lsls	r2, r3, #31
 80054e2:	4605      	mov	r5, r0
 80054e4:	d4e4      	bmi.n	80054b0 <_fflush_r+0xc>
 80054e6:	89a3      	ldrh	r3, [r4, #12]
 80054e8:	059b      	lsls	r3, r3, #22
 80054ea:	d4e1      	bmi.n	80054b0 <_fflush_r+0xc>
 80054ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054ee:	f7ff fe34 	bl	800515a <__retarget_lock_release_recursive>
 80054f2:	e7dd      	b.n	80054b0 <_fflush_r+0xc>

080054f4 <fiprintf>:
 80054f4:	b40e      	push	{r1, r2, r3}
 80054f6:	b503      	push	{r0, r1, lr}
 80054f8:	4601      	mov	r1, r0
 80054fa:	ab03      	add	r3, sp, #12
 80054fc:	4805      	ldr	r0, [pc, #20]	; (8005514 <fiprintf+0x20>)
 80054fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005502:	6800      	ldr	r0, [r0, #0]
 8005504:	9301      	str	r3, [sp, #4]
 8005506:	f000 f847 	bl	8005598 <_vfiprintf_r>
 800550a:	b002      	add	sp, #8
 800550c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005510:	b003      	add	sp, #12
 8005512:	4770      	bx	lr
 8005514:	20000064 	.word	0x20000064

08005518 <_sbrk_r>:
 8005518:	b538      	push	{r3, r4, r5, lr}
 800551a:	4d06      	ldr	r5, [pc, #24]	; (8005534 <_sbrk_r+0x1c>)
 800551c:	2300      	movs	r3, #0
 800551e:	4604      	mov	r4, r0
 8005520:	4608      	mov	r0, r1
 8005522:	602b      	str	r3, [r5, #0]
 8005524:	f7fb fd42 	bl	8000fac <_sbrk>
 8005528:	1c43      	adds	r3, r0, #1
 800552a:	d102      	bne.n	8005532 <_sbrk_r+0x1a>
 800552c:	682b      	ldr	r3, [r5, #0]
 800552e:	b103      	cbz	r3, 8005532 <_sbrk_r+0x1a>
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	bd38      	pop	{r3, r4, r5, pc}
 8005534:	2005f764 	.word	0x2005f764

08005538 <abort>:
 8005538:	b508      	push	{r3, lr}
 800553a:	2006      	movs	r0, #6
 800553c:	f000 fb94 	bl	8005c68 <raise>
 8005540:	2001      	movs	r0, #1
 8005542:	f7fb fcbb 	bl	8000ebc <_exit>

08005546 <__sfputc_r>:
 8005546:	6893      	ldr	r3, [r2, #8]
 8005548:	3b01      	subs	r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	b410      	push	{r4}
 800554e:	6093      	str	r3, [r2, #8]
 8005550:	da08      	bge.n	8005564 <__sfputc_r+0x1e>
 8005552:	6994      	ldr	r4, [r2, #24]
 8005554:	42a3      	cmp	r3, r4
 8005556:	db01      	blt.n	800555c <__sfputc_r+0x16>
 8005558:	290a      	cmp	r1, #10
 800555a:	d103      	bne.n	8005564 <__sfputc_r+0x1e>
 800555c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005560:	f000 bac4 	b.w	8005aec <__swbuf_r>
 8005564:	6813      	ldr	r3, [r2, #0]
 8005566:	1c58      	adds	r0, r3, #1
 8005568:	6010      	str	r0, [r2, #0]
 800556a:	7019      	strb	r1, [r3, #0]
 800556c:	4608      	mov	r0, r1
 800556e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005572:	4770      	bx	lr

08005574 <__sfputs_r>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	4606      	mov	r6, r0
 8005578:	460f      	mov	r7, r1
 800557a:	4614      	mov	r4, r2
 800557c:	18d5      	adds	r5, r2, r3
 800557e:	42ac      	cmp	r4, r5
 8005580:	d101      	bne.n	8005586 <__sfputs_r+0x12>
 8005582:	2000      	movs	r0, #0
 8005584:	e007      	b.n	8005596 <__sfputs_r+0x22>
 8005586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800558a:	463a      	mov	r2, r7
 800558c:	4630      	mov	r0, r6
 800558e:	f7ff ffda 	bl	8005546 <__sfputc_r>
 8005592:	1c43      	adds	r3, r0, #1
 8005594:	d1f3      	bne.n	800557e <__sfputs_r+0xa>
 8005596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005598 <_vfiprintf_r>:
 8005598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559c:	460d      	mov	r5, r1
 800559e:	b09d      	sub	sp, #116	; 0x74
 80055a0:	4614      	mov	r4, r2
 80055a2:	4698      	mov	r8, r3
 80055a4:	4606      	mov	r6, r0
 80055a6:	b118      	cbz	r0, 80055b0 <_vfiprintf_r+0x18>
 80055a8:	6a03      	ldr	r3, [r0, #32]
 80055aa:	b90b      	cbnz	r3, 80055b0 <_vfiprintf_r+0x18>
 80055ac:	f7ff fce2 	bl	8004f74 <__sinit>
 80055b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055b2:	07d9      	lsls	r1, r3, #31
 80055b4:	d405      	bmi.n	80055c2 <_vfiprintf_r+0x2a>
 80055b6:	89ab      	ldrh	r3, [r5, #12]
 80055b8:	059a      	lsls	r2, r3, #22
 80055ba:	d402      	bmi.n	80055c2 <_vfiprintf_r+0x2a>
 80055bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055be:	f7ff fdcb 	bl	8005158 <__retarget_lock_acquire_recursive>
 80055c2:	89ab      	ldrh	r3, [r5, #12]
 80055c4:	071b      	lsls	r3, r3, #28
 80055c6:	d501      	bpl.n	80055cc <_vfiprintf_r+0x34>
 80055c8:	692b      	ldr	r3, [r5, #16]
 80055ca:	b99b      	cbnz	r3, 80055f4 <_vfiprintf_r+0x5c>
 80055cc:	4629      	mov	r1, r5
 80055ce:	4630      	mov	r0, r6
 80055d0:	f000 faca 	bl	8005b68 <__swsetup_r>
 80055d4:	b170      	cbz	r0, 80055f4 <_vfiprintf_r+0x5c>
 80055d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055d8:	07dc      	lsls	r4, r3, #31
 80055da:	d504      	bpl.n	80055e6 <_vfiprintf_r+0x4e>
 80055dc:	f04f 30ff 	mov.w	r0, #4294967295
 80055e0:	b01d      	add	sp, #116	; 0x74
 80055e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055e6:	89ab      	ldrh	r3, [r5, #12]
 80055e8:	0598      	lsls	r0, r3, #22
 80055ea:	d4f7      	bmi.n	80055dc <_vfiprintf_r+0x44>
 80055ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055ee:	f7ff fdb4 	bl	800515a <__retarget_lock_release_recursive>
 80055f2:	e7f3      	b.n	80055dc <_vfiprintf_r+0x44>
 80055f4:	2300      	movs	r3, #0
 80055f6:	9309      	str	r3, [sp, #36]	; 0x24
 80055f8:	2320      	movs	r3, #32
 80055fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005602:	2330      	movs	r3, #48	; 0x30
 8005604:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80057b8 <_vfiprintf_r+0x220>
 8005608:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800560c:	f04f 0901 	mov.w	r9, #1
 8005610:	4623      	mov	r3, r4
 8005612:	469a      	mov	sl, r3
 8005614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005618:	b10a      	cbz	r2, 800561e <_vfiprintf_r+0x86>
 800561a:	2a25      	cmp	r2, #37	; 0x25
 800561c:	d1f9      	bne.n	8005612 <_vfiprintf_r+0x7a>
 800561e:	ebba 0b04 	subs.w	fp, sl, r4
 8005622:	d00b      	beq.n	800563c <_vfiprintf_r+0xa4>
 8005624:	465b      	mov	r3, fp
 8005626:	4622      	mov	r2, r4
 8005628:	4629      	mov	r1, r5
 800562a:	4630      	mov	r0, r6
 800562c:	f7ff ffa2 	bl	8005574 <__sfputs_r>
 8005630:	3001      	adds	r0, #1
 8005632:	f000 80a9 	beq.w	8005788 <_vfiprintf_r+0x1f0>
 8005636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005638:	445a      	add	r2, fp
 800563a:	9209      	str	r2, [sp, #36]	; 0x24
 800563c:	f89a 3000 	ldrb.w	r3, [sl]
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 80a1 	beq.w	8005788 <_vfiprintf_r+0x1f0>
 8005646:	2300      	movs	r3, #0
 8005648:	f04f 32ff 	mov.w	r2, #4294967295
 800564c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005650:	f10a 0a01 	add.w	sl, sl, #1
 8005654:	9304      	str	r3, [sp, #16]
 8005656:	9307      	str	r3, [sp, #28]
 8005658:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800565c:	931a      	str	r3, [sp, #104]	; 0x68
 800565e:	4654      	mov	r4, sl
 8005660:	2205      	movs	r2, #5
 8005662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005666:	4854      	ldr	r0, [pc, #336]	; (80057b8 <_vfiprintf_r+0x220>)
 8005668:	f7fa fdca 	bl	8000200 <memchr>
 800566c:	9a04      	ldr	r2, [sp, #16]
 800566e:	b9d8      	cbnz	r0, 80056a8 <_vfiprintf_r+0x110>
 8005670:	06d1      	lsls	r1, r2, #27
 8005672:	bf44      	itt	mi
 8005674:	2320      	movmi	r3, #32
 8005676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800567a:	0713      	lsls	r3, r2, #28
 800567c:	bf44      	itt	mi
 800567e:	232b      	movmi	r3, #43	; 0x2b
 8005680:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005684:	f89a 3000 	ldrb.w	r3, [sl]
 8005688:	2b2a      	cmp	r3, #42	; 0x2a
 800568a:	d015      	beq.n	80056b8 <_vfiprintf_r+0x120>
 800568c:	9a07      	ldr	r2, [sp, #28]
 800568e:	4654      	mov	r4, sl
 8005690:	2000      	movs	r0, #0
 8005692:	f04f 0c0a 	mov.w	ip, #10
 8005696:	4621      	mov	r1, r4
 8005698:	f811 3b01 	ldrb.w	r3, [r1], #1
 800569c:	3b30      	subs	r3, #48	; 0x30
 800569e:	2b09      	cmp	r3, #9
 80056a0:	d94d      	bls.n	800573e <_vfiprintf_r+0x1a6>
 80056a2:	b1b0      	cbz	r0, 80056d2 <_vfiprintf_r+0x13a>
 80056a4:	9207      	str	r2, [sp, #28]
 80056a6:	e014      	b.n	80056d2 <_vfiprintf_r+0x13a>
 80056a8:	eba0 0308 	sub.w	r3, r0, r8
 80056ac:	fa09 f303 	lsl.w	r3, r9, r3
 80056b0:	4313      	orrs	r3, r2
 80056b2:	9304      	str	r3, [sp, #16]
 80056b4:	46a2      	mov	sl, r4
 80056b6:	e7d2      	b.n	800565e <_vfiprintf_r+0xc6>
 80056b8:	9b03      	ldr	r3, [sp, #12]
 80056ba:	1d19      	adds	r1, r3, #4
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	9103      	str	r1, [sp, #12]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	bfbb      	ittet	lt
 80056c4:	425b      	neglt	r3, r3
 80056c6:	f042 0202 	orrlt.w	r2, r2, #2
 80056ca:	9307      	strge	r3, [sp, #28]
 80056cc:	9307      	strlt	r3, [sp, #28]
 80056ce:	bfb8      	it	lt
 80056d0:	9204      	strlt	r2, [sp, #16]
 80056d2:	7823      	ldrb	r3, [r4, #0]
 80056d4:	2b2e      	cmp	r3, #46	; 0x2e
 80056d6:	d10c      	bne.n	80056f2 <_vfiprintf_r+0x15a>
 80056d8:	7863      	ldrb	r3, [r4, #1]
 80056da:	2b2a      	cmp	r3, #42	; 0x2a
 80056dc:	d134      	bne.n	8005748 <_vfiprintf_r+0x1b0>
 80056de:	9b03      	ldr	r3, [sp, #12]
 80056e0:	1d1a      	adds	r2, r3, #4
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	9203      	str	r2, [sp, #12]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	bfb8      	it	lt
 80056ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80056ee:	3402      	adds	r4, #2
 80056f0:	9305      	str	r3, [sp, #20]
 80056f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80057c8 <_vfiprintf_r+0x230>
 80056f6:	7821      	ldrb	r1, [r4, #0]
 80056f8:	2203      	movs	r2, #3
 80056fa:	4650      	mov	r0, sl
 80056fc:	f7fa fd80 	bl	8000200 <memchr>
 8005700:	b138      	cbz	r0, 8005712 <_vfiprintf_r+0x17a>
 8005702:	9b04      	ldr	r3, [sp, #16]
 8005704:	eba0 000a 	sub.w	r0, r0, sl
 8005708:	2240      	movs	r2, #64	; 0x40
 800570a:	4082      	lsls	r2, r0
 800570c:	4313      	orrs	r3, r2
 800570e:	3401      	adds	r4, #1
 8005710:	9304      	str	r3, [sp, #16]
 8005712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005716:	4829      	ldr	r0, [pc, #164]	; (80057bc <_vfiprintf_r+0x224>)
 8005718:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800571c:	2206      	movs	r2, #6
 800571e:	f7fa fd6f 	bl	8000200 <memchr>
 8005722:	2800      	cmp	r0, #0
 8005724:	d03f      	beq.n	80057a6 <_vfiprintf_r+0x20e>
 8005726:	4b26      	ldr	r3, [pc, #152]	; (80057c0 <_vfiprintf_r+0x228>)
 8005728:	bb1b      	cbnz	r3, 8005772 <_vfiprintf_r+0x1da>
 800572a:	9b03      	ldr	r3, [sp, #12]
 800572c:	3307      	adds	r3, #7
 800572e:	f023 0307 	bic.w	r3, r3, #7
 8005732:	3308      	adds	r3, #8
 8005734:	9303      	str	r3, [sp, #12]
 8005736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005738:	443b      	add	r3, r7
 800573a:	9309      	str	r3, [sp, #36]	; 0x24
 800573c:	e768      	b.n	8005610 <_vfiprintf_r+0x78>
 800573e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005742:	460c      	mov	r4, r1
 8005744:	2001      	movs	r0, #1
 8005746:	e7a6      	b.n	8005696 <_vfiprintf_r+0xfe>
 8005748:	2300      	movs	r3, #0
 800574a:	3401      	adds	r4, #1
 800574c:	9305      	str	r3, [sp, #20]
 800574e:	4619      	mov	r1, r3
 8005750:	f04f 0c0a 	mov.w	ip, #10
 8005754:	4620      	mov	r0, r4
 8005756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800575a:	3a30      	subs	r2, #48	; 0x30
 800575c:	2a09      	cmp	r2, #9
 800575e:	d903      	bls.n	8005768 <_vfiprintf_r+0x1d0>
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0c6      	beq.n	80056f2 <_vfiprintf_r+0x15a>
 8005764:	9105      	str	r1, [sp, #20]
 8005766:	e7c4      	b.n	80056f2 <_vfiprintf_r+0x15a>
 8005768:	fb0c 2101 	mla	r1, ip, r1, r2
 800576c:	4604      	mov	r4, r0
 800576e:	2301      	movs	r3, #1
 8005770:	e7f0      	b.n	8005754 <_vfiprintf_r+0x1bc>
 8005772:	ab03      	add	r3, sp, #12
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	462a      	mov	r2, r5
 8005778:	4b12      	ldr	r3, [pc, #72]	; (80057c4 <_vfiprintf_r+0x22c>)
 800577a:	a904      	add	r1, sp, #16
 800577c:	4630      	mov	r0, r6
 800577e:	f3af 8000 	nop.w
 8005782:	4607      	mov	r7, r0
 8005784:	1c78      	adds	r0, r7, #1
 8005786:	d1d6      	bne.n	8005736 <_vfiprintf_r+0x19e>
 8005788:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800578a:	07d9      	lsls	r1, r3, #31
 800578c:	d405      	bmi.n	800579a <_vfiprintf_r+0x202>
 800578e:	89ab      	ldrh	r3, [r5, #12]
 8005790:	059a      	lsls	r2, r3, #22
 8005792:	d402      	bmi.n	800579a <_vfiprintf_r+0x202>
 8005794:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005796:	f7ff fce0 	bl	800515a <__retarget_lock_release_recursive>
 800579a:	89ab      	ldrh	r3, [r5, #12]
 800579c:	065b      	lsls	r3, r3, #25
 800579e:	f53f af1d 	bmi.w	80055dc <_vfiprintf_r+0x44>
 80057a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057a4:	e71c      	b.n	80055e0 <_vfiprintf_r+0x48>
 80057a6:	ab03      	add	r3, sp, #12
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	462a      	mov	r2, r5
 80057ac:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <_vfiprintf_r+0x22c>)
 80057ae:	a904      	add	r1, sp, #16
 80057b0:	4630      	mov	r0, r6
 80057b2:	f000 f879 	bl	80058a8 <_printf_i>
 80057b6:	e7e4      	b.n	8005782 <_vfiprintf_r+0x1ea>
 80057b8:	080066af 	.word	0x080066af
 80057bc:	080066b9 	.word	0x080066b9
 80057c0:	00000000 	.word	0x00000000
 80057c4:	08005575 	.word	0x08005575
 80057c8:	080066b5 	.word	0x080066b5

080057cc <_printf_common>:
 80057cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057d0:	4616      	mov	r6, r2
 80057d2:	4699      	mov	r9, r3
 80057d4:	688a      	ldr	r2, [r1, #8]
 80057d6:	690b      	ldr	r3, [r1, #16]
 80057d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057dc:	4293      	cmp	r3, r2
 80057de:	bfb8      	it	lt
 80057e0:	4613      	movlt	r3, r2
 80057e2:	6033      	str	r3, [r6, #0]
 80057e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057e8:	4607      	mov	r7, r0
 80057ea:	460c      	mov	r4, r1
 80057ec:	b10a      	cbz	r2, 80057f2 <_printf_common+0x26>
 80057ee:	3301      	adds	r3, #1
 80057f0:	6033      	str	r3, [r6, #0]
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	0699      	lsls	r1, r3, #26
 80057f6:	bf42      	ittt	mi
 80057f8:	6833      	ldrmi	r3, [r6, #0]
 80057fa:	3302      	addmi	r3, #2
 80057fc:	6033      	strmi	r3, [r6, #0]
 80057fe:	6825      	ldr	r5, [r4, #0]
 8005800:	f015 0506 	ands.w	r5, r5, #6
 8005804:	d106      	bne.n	8005814 <_printf_common+0x48>
 8005806:	f104 0a19 	add.w	sl, r4, #25
 800580a:	68e3      	ldr	r3, [r4, #12]
 800580c:	6832      	ldr	r2, [r6, #0]
 800580e:	1a9b      	subs	r3, r3, r2
 8005810:	42ab      	cmp	r3, r5
 8005812:	dc26      	bgt.n	8005862 <_printf_common+0x96>
 8005814:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005818:	1e13      	subs	r3, r2, #0
 800581a:	6822      	ldr	r2, [r4, #0]
 800581c:	bf18      	it	ne
 800581e:	2301      	movne	r3, #1
 8005820:	0692      	lsls	r2, r2, #26
 8005822:	d42b      	bmi.n	800587c <_printf_common+0xb0>
 8005824:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005828:	4649      	mov	r1, r9
 800582a:	4638      	mov	r0, r7
 800582c:	47c0      	blx	r8
 800582e:	3001      	adds	r0, #1
 8005830:	d01e      	beq.n	8005870 <_printf_common+0xa4>
 8005832:	6823      	ldr	r3, [r4, #0]
 8005834:	6922      	ldr	r2, [r4, #16]
 8005836:	f003 0306 	and.w	r3, r3, #6
 800583a:	2b04      	cmp	r3, #4
 800583c:	bf02      	ittt	eq
 800583e:	68e5      	ldreq	r5, [r4, #12]
 8005840:	6833      	ldreq	r3, [r6, #0]
 8005842:	1aed      	subeq	r5, r5, r3
 8005844:	68a3      	ldr	r3, [r4, #8]
 8005846:	bf0c      	ite	eq
 8005848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800584c:	2500      	movne	r5, #0
 800584e:	4293      	cmp	r3, r2
 8005850:	bfc4      	itt	gt
 8005852:	1a9b      	subgt	r3, r3, r2
 8005854:	18ed      	addgt	r5, r5, r3
 8005856:	2600      	movs	r6, #0
 8005858:	341a      	adds	r4, #26
 800585a:	42b5      	cmp	r5, r6
 800585c:	d11a      	bne.n	8005894 <_printf_common+0xc8>
 800585e:	2000      	movs	r0, #0
 8005860:	e008      	b.n	8005874 <_printf_common+0xa8>
 8005862:	2301      	movs	r3, #1
 8005864:	4652      	mov	r2, sl
 8005866:	4649      	mov	r1, r9
 8005868:	4638      	mov	r0, r7
 800586a:	47c0      	blx	r8
 800586c:	3001      	adds	r0, #1
 800586e:	d103      	bne.n	8005878 <_printf_common+0xac>
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005878:	3501      	adds	r5, #1
 800587a:	e7c6      	b.n	800580a <_printf_common+0x3e>
 800587c:	18e1      	adds	r1, r4, r3
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	2030      	movs	r0, #48	; 0x30
 8005882:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005886:	4422      	add	r2, r4
 8005888:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800588c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005890:	3302      	adds	r3, #2
 8005892:	e7c7      	b.n	8005824 <_printf_common+0x58>
 8005894:	2301      	movs	r3, #1
 8005896:	4622      	mov	r2, r4
 8005898:	4649      	mov	r1, r9
 800589a:	4638      	mov	r0, r7
 800589c:	47c0      	blx	r8
 800589e:	3001      	adds	r0, #1
 80058a0:	d0e6      	beq.n	8005870 <_printf_common+0xa4>
 80058a2:	3601      	adds	r6, #1
 80058a4:	e7d9      	b.n	800585a <_printf_common+0x8e>
	...

080058a8 <_printf_i>:
 80058a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058ac:	7e0f      	ldrb	r7, [r1, #24]
 80058ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058b0:	2f78      	cmp	r7, #120	; 0x78
 80058b2:	4691      	mov	r9, r2
 80058b4:	4680      	mov	r8, r0
 80058b6:	460c      	mov	r4, r1
 80058b8:	469a      	mov	sl, r3
 80058ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058be:	d807      	bhi.n	80058d0 <_printf_i+0x28>
 80058c0:	2f62      	cmp	r7, #98	; 0x62
 80058c2:	d80a      	bhi.n	80058da <_printf_i+0x32>
 80058c4:	2f00      	cmp	r7, #0
 80058c6:	f000 80d4 	beq.w	8005a72 <_printf_i+0x1ca>
 80058ca:	2f58      	cmp	r7, #88	; 0x58
 80058cc:	f000 80c0 	beq.w	8005a50 <_printf_i+0x1a8>
 80058d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058d8:	e03a      	b.n	8005950 <_printf_i+0xa8>
 80058da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058de:	2b15      	cmp	r3, #21
 80058e0:	d8f6      	bhi.n	80058d0 <_printf_i+0x28>
 80058e2:	a101      	add	r1, pc, #4	; (adr r1, 80058e8 <_printf_i+0x40>)
 80058e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058e8:	08005941 	.word	0x08005941
 80058ec:	08005955 	.word	0x08005955
 80058f0:	080058d1 	.word	0x080058d1
 80058f4:	080058d1 	.word	0x080058d1
 80058f8:	080058d1 	.word	0x080058d1
 80058fc:	080058d1 	.word	0x080058d1
 8005900:	08005955 	.word	0x08005955
 8005904:	080058d1 	.word	0x080058d1
 8005908:	080058d1 	.word	0x080058d1
 800590c:	080058d1 	.word	0x080058d1
 8005910:	080058d1 	.word	0x080058d1
 8005914:	08005a59 	.word	0x08005a59
 8005918:	08005981 	.word	0x08005981
 800591c:	08005a13 	.word	0x08005a13
 8005920:	080058d1 	.word	0x080058d1
 8005924:	080058d1 	.word	0x080058d1
 8005928:	08005a7b 	.word	0x08005a7b
 800592c:	080058d1 	.word	0x080058d1
 8005930:	08005981 	.word	0x08005981
 8005934:	080058d1 	.word	0x080058d1
 8005938:	080058d1 	.word	0x080058d1
 800593c:	08005a1b 	.word	0x08005a1b
 8005940:	682b      	ldr	r3, [r5, #0]
 8005942:	1d1a      	adds	r2, r3, #4
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	602a      	str	r2, [r5, #0]
 8005948:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800594c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005950:	2301      	movs	r3, #1
 8005952:	e09f      	b.n	8005a94 <_printf_i+0x1ec>
 8005954:	6820      	ldr	r0, [r4, #0]
 8005956:	682b      	ldr	r3, [r5, #0]
 8005958:	0607      	lsls	r7, r0, #24
 800595a:	f103 0104 	add.w	r1, r3, #4
 800595e:	6029      	str	r1, [r5, #0]
 8005960:	d501      	bpl.n	8005966 <_printf_i+0xbe>
 8005962:	681e      	ldr	r6, [r3, #0]
 8005964:	e003      	b.n	800596e <_printf_i+0xc6>
 8005966:	0646      	lsls	r6, r0, #25
 8005968:	d5fb      	bpl.n	8005962 <_printf_i+0xba>
 800596a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800596e:	2e00      	cmp	r6, #0
 8005970:	da03      	bge.n	800597a <_printf_i+0xd2>
 8005972:	232d      	movs	r3, #45	; 0x2d
 8005974:	4276      	negs	r6, r6
 8005976:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800597a:	485a      	ldr	r0, [pc, #360]	; (8005ae4 <_printf_i+0x23c>)
 800597c:	230a      	movs	r3, #10
 800597e:	e012      	b.n	80059a6 <_printf_i+0xfe>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	6820      	ldr	r0, [r4, #0]
 8005984:	1d19      	adds	r1, r3, #4
 8005986:	6029      	str	r1, [r5, #0]
 8005988:	0605      	lsls	r5, r0, #24
 800598a:	d501      	bpl.n	8005990 <_printf_i+0xe8>
 800598c:	681e      	ldr	r6, [r3, #0]
 800598e:	e002      	b.n	8005996 <_printf_i+0xee>
 8005990:	0641      	lsls	r1, r0, #25
 8005992:	d5fb      	bpl.n	800598c <_printf_i+0xe4>
 8005994:	881e      	ldrh	r6, [r3, #0]
 8005996:	4853      	ldr	r0, [pc, #332]	; (8005ae4 <_printf_i+0x23c>)
 8005998:	2f6f      	cmp	r7, #111	; 0x6f
 800599a:	bf0c      	ite	eq
 800599c:	2308      	moveq	r3, #8
 800599e:	230a      	movne	r3, #10
 80059a0:	2100      	movs	r1, #0
 80059a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059a6:	6865      	ldr	r5, [r4, #4]
 80059a8:	60a5      	str	r5, [r4, #8]
 80059aa:	2d00      	cmp	r5, #0
 80059ac:	bfa2      	ittt	ge
 80059ae:	6821      	ldrge	r1, [r4, #0]
 80059b0:	f021 0104 	bicge.w	r1, r1, #4
 80059b4:	6021      	strge	r1, [r4, #0]
 80059b6:	b90e      	cbnz	r6, 80059bc <_printf_i+0x114>
 80059b8:	2d00      	cmp	r5, #0
 80059ba:	d04b      	beq.n	8005a54 <_printf_i+0x1ac>
 80059bc:	4615      	mov	r5, r2
 80059be:	fbb6 f1f3 	udiv	r1, r6, r3
 80059c2:	fb03 6711 	mls	r7, r3, r1, r6
 80059c6:	5dc7      	ldrb	r7, [r0, r7]
 80059c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059cc:	4637      	mov	r7, r6
 80059ce:	42bb      	cmp	r3, r7
 80059d0:	460e      	mov	r6, r1
 80059d2:	d9f4      	bls.n	80059be <_printf_i+0x116>
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d10b      	bne.n	80059f0 <_printf_i+0x148>
 80059d8:	6823      	ldr	r3, [r4, #0]
 80059da:	07de      	lsls	r6, r3, #31
 80059dc:	d508      	bpl.n	80059f0 <_printf_i+0x148>
 80059de:	6923      	ldr	r3, [r4, #16]
 80059e0:	6861      	ldr	r1, [r4, #4]
 80059e2:	4299      	cmp	r1, r3
 80059e4:	bfde      	ittt	le
 80059e6:	2330      	movle	r3, #48	; 0x30
 80059e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059f0:	1b52      	subs	r2, r2, r5
 80059f2:	6122      	str	r2, [r4, #16]
 80059f4:	f8cd a000 	str.w	sl, [sp]
 80059f8:	464b      	mov	r3, r9
 80059fa:	aa03      	add	r2, sp, #12
 80059fc:	4621      	mov	r1, r4
 80059fe:	4640      	mov	r0, r8
 8005a00:	f7ff fee4 	bl	80057cc <_printf_common>
 8005a04:	3001      	adds	r0, #1
 8005a06:	d14a      	bne.n	8005a9e <_printf_i+0x1f6>
 8005a08:	f04f 30ff 	mov.w	r0, #4294967295
 8005a0c:	b004      	add	sp, #16
 8005a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	f043 0320 	orr.w	r3, r3, #32
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	4833      	ldr	r0, [pc, #204]	; (8005ae8 <_printf_i+0x240>)
 8005a1c:	2778      	movs	r7, #120	; 0x78
 8005a1e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	6829      	ldr	r1, [r5, #0]
 8005a26:	061f      	lsls	r7, r3, #24
 8005a28:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a2c:	d402      	bmi.n	8005a34 <_printf_i+0x18c>
 8005a2e:	065f      	lsls	r7, r3, #25
 8005a30:	bf48      	it	mi
 8005a32:	b2b6      	uxthmi	r6, r6
 8005a34:	07df      	lsls	r7, r3, #31
 8005a36:	bf48      	it	mi
 8005a38:	f043 0320 	orrmi.w	r3, r3, #32
 8005a3c:	6029      	str	r1, [r5, #0]
 8005a3e:	bf48      	it	mi
 8005a40:	6023      	strmi	r3, [r4, #0]
 8005a42:	b91e      	cbnz	r6, 8005a4c <_printf_i+0x1a4>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	f023 0320 	bic.w	r3, r3, #32
 8005a4a:	6023      	str	r3, [r4, #0]
 8005a4c:	2310      	movs	r3, #16
 8005a4e:	e7a7      	b.n	80059a0 <_printf_i+0xf8>
 8005a50:	4824      	ldr	r0, [pc, #144]	; (8005ae4 <_printf_i+0x23c>)
 8005a52:	e7e4      	b.n	8005a1e <_printf_i+0x176>
 8005a54:	4615      	mov	r5, r2
 8005a56:	e7bd      	b.n	80059d4 <_printf_i+0x12c>
 8005a58:	682b      	ldr	r3, [r5, #0]
 8005a5a:	6826      	ldr	r6, [r4, #0]
 8005a5c:	6961      	ldr	r1, [r4, #20]
 8005a5e:	1d18      	adds	r0, r3, #4
 8005a60:	6028      	str	r0, [r5, #0]
 8005a62:	0635      	lsls	r5, r6, #24
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	d501      	bpl.n	8005a6c <_printf_i+0x1c4>
 8005a68:	6019      	str	r1, [r3, #0]
 8005a6a:	e002      	b.n	8005a72 <_printf_i+0x1ca>
 8005a6c:	0670      	lsls	r0, r6, #25
 8005a6e:	d5fb      	bpl.n	8005a68 <_printf_i+0x1c0>
 8005a70:	8019      	strh	r1, [r3, #0]
 8005a72:	2300      	movs	r3, #0
 8005a74:	6123      	str	r3, [r4, #16]
 8005a76:	4615      	mov	r5, r2
 8005a78:	e7bc      	b.n	80059f4 <_printf_i+0x14c>
 8005a7a:	682b      	ldr	r3, [r5, #0]
 8005a7c:	1d1a      	adds	r2, r3, #4
 8005a7e:	602a      	str	r2, [r5, #0]
 8005a80:	681d      	ldr	r5, [r3, #0]
 8005a82:	6862      	ldr	r2, [r4, #4]
 8005a84:	2100      	movs	r1, #0
 8005a86:	4628      	mov	r0, r5
 8005a88:	f7fa fbba 	bl	8000200 <memchr>
 8005a8c:	b108      	cbz	r0, 8005a92 <_printf_i+0x1ea>
 8005a8e:	1b40      	subs	r0, r0, r5
 8005a90:	6060      	str	r0, [r4, #4]
 8005a92:	6863      	ldr	r3, [r4, #4]
 8005a94:	6123      	str	r3, [r4, #16]
 8005a96:	2300      	movs	r3, #0
 8005a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a9c:	e7aa      	b.n	80059f4 <_printf_i+0x14c>
 8005a9e:	6923      	ldr	r3, [r4, #16]
 8005aa0:	462a      	mov	r2, r5
 8005aa2:	4649      	mov	r1, r9
 8005aa4:	4640      	mov	r0, r8
 8005aa6:	47d0      	blx	sl
 8005aa8:	3001      	adds	r0, #1
 8005aaa:	d0ad      	beq.n	8005a08 <_printf_i+0x160>
 8005aac:	6823      	ldr	r3, [r4, #0]
 8005aae:	079b      	lsls	r3, r3, #30
 8005ab0:	d413      	bmi.n	8005ada <_printf_i+0x232>
 8005ab2:	68e0      	ldr	r0, [r4, #12]
 8005ab4:	9b03      	ldr	r3, [sp, #12]
 8005ab6:	4298      	cmp	r0, r3
 8005ab8:	bfb8      	it	lt
 8005aba:	4618      	movlt	r0, r3
 8005abc:	e7a6      	b.n	8005a0c <_printf_i+0x164>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	4649      	mov	r1, r9
 8005ac4:	4640      	mov	r0, r8
 8005ac6:	47d0      	blx	sl
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d09d      	beq.n	8005a08 <_printf_i+0x160>
 8005acc:	3501      	adds	r5, #1
 8005ace:	68e3      	ldr	r3, [r4, #12]
 8005ad0:	9903      	ldr	r1, [sp, #12]
 8005ad2:	1a5b      	subs	r3, r3, r1
 8005ad4:	42ab      	cmp	r3, r5
 8005ad6:	dcf2      	bgt.n	8005abe <_printf_i+0x216>
 8005ad8:	e7eb      	b.n	8005ab2 <_printf_i+0x20a>
 8005ada:	2500      	movs	r5, #0
 8005adc:	f104 0619 	add.w	r6, r4, #25
 8005ae0:	e7f5      	b.n	8005ace <_printf_i+0x226>
 8005ae2:	bf00      	nop
 8005ae4:	080066c0 	.word	0x080066c0
 8005ae8:	080066d1 	.word	0x080066d1

08005aec <__swbuf_r>:
 8005aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aee:	460e      	mov	r6, r1
 8005af0:	4614      	mov	r4, r2
 8005af2:	4605      	mov	r5, r0
 8005af4:	b118      	cbz	r0, 8005afe <__swbuf_r+0x12>
 8005af6:	6a03      	ldr	r3, [r0, #32]
 8005af8:	b90b      	cbnz	r3, 8005afe <__swbuf_r+0x12>
 8005afa:	f7ff fa3b 	bl	8004f74 <__sinit>
 8005afe:	69a3      	ldr	r3, [r4, #24]
 8005b00:	60a3      	str	r3, [r4, #8]
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	071a      	lsls	r2, r3, #28
 8005b06:	d525      	bpl.n	8005b54 <__swbuf_r+0x68>
 8005b08:	6923      	ldr	r3, [r4, #16]
 8005b0a:	b31b      	cbz	r3, 8005b54 <__swbuf_r+0x68>
 8005b0c:	6823      	ldr	r3, [r4, #0]
 8005b0e:	6922      	ldr	r2, [r4, #16]
 8005b10:	1a98      	subs	r0, r3, r2
 8005b12:	6963      	ldr	r3, [r4, #20]
 8005b14:	b2f6      	uxtb	r6, r6
 8005b16:	4283      	cmp	r3, r0
 8005b18:	4637      	mov	r7, r6
 8005b1a:	dc04      	bgt.n	8005b26 <__swbuf_r+0x3a>
 8005b1c:	4621      	mov	r1, r4
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f7ff fcc0 	bl	80054a4 <_fflush_r>
 8005b24:	b9e0      	cbnz	r0, 8005b60 <__swbuf_r+0x74>
 8005b26:	68a3      	ldr	r3, [r4, #8]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	60a3      	str	r3, [r4, #8]
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	6022      	str	r2, [r4, #0]
 8005b32:	701e      	strb	r6, [r3, #0]
 8005b34:	6962      	ldr	r2, [r4, #20]
 8005b36:	1c43      	adds	r3, r0, #1
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d004      	beq.n	8005b46 <__swbuf_r+0x5a>
 8005b3c:	89a3      	ldrh	r3, [r4, #12]
 8005b3e:	07db      	lsls	r3, r3, #31
 8005b40:	d506      	bpl.n	8005b50 <__swbuf_r+0x64>
 8005b42:	2e0a      	cmp	r6, #10
 8005b44:	d104      	bne.n	8005b50 <__swbuf_r+0x64>
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f7ff fcab 	bl	80054a4 <_fflush_r>
 8005b4e:	b938      	cbnz	r0, 8005b60 <__swbuf_r+0x74>
 8005b50:	4638      	mov	r0, r7
 8005b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b54:	4621      	mov	r1, r4
 8005b56:	4628      	mov	r0, r5
 8005b58:	f000 f806 	bl	8005b68 <__swsetup_r>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d0d5      	beq.n	8005b0c <__swbuf_r+0x20>
 8005b60:	f04f 37ff 	mov.w	r7, #4294967295
 8005b64:	e7f4      	b.n	8005b50 <__swbuf_r+0x64>
	...

08005b68 <__swsetup_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4b2a      	ldr	r3, [pc, #168]	; (8005c14 <__swsetup_r+0xac>)
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	460c      	mov	r4, r1
 8005b72:	b118      	cbz	r0, 8005b7c <__swsetup_r+0x14>
 8005b74:	6a03      	ldr	r3, [r0, #32]
 8005b76:	b90b      	cbnz	r3, 8005b7c <__swsetup_r+0x14>
 8005b78:	f7ff f9fc 	bl	8004f74 <__sinit>
 8005b7c:	89a3      	ldrh	r3, [r4, #12]
 8005b7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b82:	0718      	lsls	r0, r3, #28
 8005b84:	d422      	bmi.n	8005bcc <__swsetup_r+0x64>
 8005b86:	06d9      	lsls	r1, r3, #27
 8005b88:	d407      	bmi.n	8005b9a <__swsetup_r+0x32>
 8005b8a:	2309      	movs	r3, #9
 8005b8c:	602b      	str	r3, [r5, #0]
 8005b8e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b92:	81a3      	strh	r3, [r4, #12]
 8005b94:	f04f 30ff 	mov.w	r0, #4294967295
 8005b98:	e034      	b.n	8005c04 <__swsetup_r+0x9c>
 8005b9a:	0758      	lsls	r0, r3, #29
 8005b9c:	d512      	bpl.n	8005bc4 <__swsetup_r+0x5c>
 8005b9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ba0:	b141      	cbz	r1, 8005bb4 <__swsetup_r+0x4c>
 8005ba2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ba6:	4299      	cmp	r1, r3
 8005ba8:	d002      	beq.n	8005bb0 <__swsetup_r+0x48>
 8005baa:	4628      	mov	r0, r5
 8005bac:	f7ff faf4 	bl	8005198 <_free_r>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	6363      	str	r3, [r4, #52]	; 0x34
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bba:	81a3      	strh	r3, [r4, #12]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	6063      	str	r3, [r4, #4]
 8005bc0:	6923      	ldr	r3, [r4, #16]
 8005bc2:	6023      	str	r3, [r4, #0]
 8005bc4:	89a3      	ldrh	r3, [r4, #12]
 8005bc6:	f043 0308 	orr.w	r3, r3, #8
 8005bca:	81a3      	strh	r3, [r4, #12]
 8005bcc:	6923      	ldr	r3, [r4, #16]
 8005bce:	b94b      	cbnz	r3, 8005be4 <__swsetup_r+0x7c>
 8005bd0:	89a3      	ldrh	r3, [r4, #12]
 8005bd2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005bd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bda:	d003      	beq.n	8005be4 <__swsetup_r+0x7c>
 8005bdc:	4621      	mov	r1, r4
 8005bde:	4628      	mov	r0, r5
 8005be0:	f000 f884 	bl	8005cec <__smakebuf_r>
 8005be4:	89a0      	ldrh	r0, [r4, #12]
 8005be6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bea:	f010 0301 	ands.w	r3, r0, #1
 8005bee:	d00a      	beq.n	8005c06 <__swsetup_r+0x9e>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60a3      	str	r3, [r4, #8]
 8005bf4:	6963      	ldr	r3, [r4, #20]
 8005bf6:	425b      	negs	r3, r3
 8005bf8:	61a3      	str	r3, [r4, #24]
 8005bfa:	6923      	ldr	r3, [r4, #16]
 8005bfc:	b943      	cbnz	r3, 8005c10 <__swsetup_r+0xa8>
 8005bfe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c02:	d1c4      	bne.n	8005b8e <__swsetup_r+0x26>
 8005c04:	bd38      	pop	{r3, r4, r5, pc}
 8005c06:	0781      	lsls	r1, r0, #30
 8005c08:	bf58      	it	pl
 8005c0a:	6963      	ldrpl	r3, [r4, #20]
 8005c0c:	60a3      	str	r3, [r4, #8]
 8005c0e:	e7f4      	b.n	8005bfa <__swsetup_r+0x92>
 8005c10:	2000      	movs	r0, #0
 8005c12:	e7f7      	b.n	8005c04 <__swsetup_r+0x9c>
 8005c14:	20000064 	.word	0x20000064

08005c18 <_raise_r>:
 8005c18:	291f      	cmp	r1, #31
 8005c1a:	b538      	push	{r3, r4, r5, lr}
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	460d      	mov	r5, r1
 8005c20:	d904      	bls.n	8005c2c <_raise_r+0x14>
 8005c22:	2316      	movs	r3, #22
 8005c24:	6003      	str	r3, [r0, #0]
 8005c26:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005c2e:	b112      	cbz	r2, 8005c36 <_raise_r+0x1e>
 8005c30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005c34:	b94b      	cbnz	r3, 8005c4a <_raise_r+0x32>
 8005c36:	4620      	mov	r0, r4
 8005c38:	f000 f830 	bl	8005c9c <_getpid_r>
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4601      	mov	r1, r0
 8005c40:	4620      	mov	r0, r4
 8005c42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c46:	f000 b817 	b.w	8005c78 <_kill_r>
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d00a      	beq.n	8005c64 <_raise_r+0x4c>
 8005c4e:	1c59      	adds	r1, r3, #1
 8005c50:	d103      	bne.n	8005c5a <_raise_r+0x42>
 8005c52:	2316      	movs	r3, #22
 8005c54:	6003      	str	r3, [r0, #0]
 8005c56:	2001      	movs	r0, #1
 8005c58:	e7e7      	b.n	8005c2a <_raise_r+0x12>
 8005c5a:	2400      	movs	r4, #0
 8005c5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005c60:	4628      	mov	r0, r5
 8005c62:	4798      	blx	r3
 8005c64:	2000      	movs	r0, #0
 8005c66:	e7e0      	b.n	8005c2a <_raise_r+0x12>

08005c68 <raise>:
 8005c68:	4b02      	ldr	r3, [pc, #8]	; (8005c74 <raise+0xc>)
 8005c6a:	4601      	mov	r1, r0
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	f7ff bfd3 	b.w	8005c18 <_raise_r>
 8005c72:	bf00      	nop
 8005c74:	20000064 	.word	0x20000064

08005c78 <_kill_r>:
 8005c78:	b538      	push	{r3, r4, r5, lr}
 8005c7a:	4d07      	ldr	r5, [pc, #28]	; (8005c98 <_kill_r+0x20>)
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4604      	mov	r4, r0
 8005c80:	4608      	mov	r0, r1
 8005c82:	4611      	mov	r1, r2
 8005c84:	602b      	str	r3, [r5, #0]
 8005c86:	f7fb f909 	bl	8000e9c <_kill>
 8005c8a:	1c43      	adds	r3, r0, #1
 8005c8c:	d102      	bne.n	8005c94 <_kill_r+0x1c>
 8005c8e:	682b      	ldr	r3, [r5, #0]
 8005c90:	b103      	cbz	r3, 8005c94 <_kill_r+0x1c>
 8005c92:	6023      	str	r3, [r4, #0]
 8005c94:	bd38      	pop	{r3, r4, r5, pc}
 8005c96:	bf00      	nop
 8005c98:	2005f764 	.word	0x2005f764

08005c9c <_getpid_r>:
 8005c9c:	f7fb b8f6 	b.w	8000e8c <_getpid>

08005ca0 <__swhatbuf_r>:
 8005ca0:	b570      	push	{r4, r5, r6, lr}
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ca8:	2900      	cmp	r1, #0
 8005caa:	b096      	sub	sp, #88	; 0x58
 8005cac:	4615      	mov	r5, r2
 8005cae:	461e      	mov	r6, r3
 8005cb0:	da0d      	bge.n	8005cce <__swhatbuf_r+0x2e>
 8005cb2:	89a3      	ldrh	r3, [r4, #12]
 8005cb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005cb8:	f04f 0100 	mov.w	r1, #0
 8005cbc:	bf0c      	ite	eq
 8005cbe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005cc2:	2340      	movne	r3, #64	; 0x40
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	6031      	str	r1, [r6, #0]
 8005cc8:	602b      	str	r3, [r5, #0]
 8005cca:	b016      	add	sp, #88	; 0x58
 8005ccc:	bd70      	pop	{r4, r5, r6, pc}
 8005cce:	466a      	mov	r2, sp
 8005cd0:	f000 f848 	bl	8005d64 <_fstat_r>
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	dbec      	blt.n	8005cb2 <__swhatbuf_r+0x12>
 8005cd8:	9901      	ldr	r1, [sp, #4]
 8005cda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005cde:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005ce2:	4259      	negs	r1, r3
 8005ce4:	4159      	adcs	r1, r3
 8005ce6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cea:	e7eb      	b.n	8005cc4 <__swhatbuf_r+0x24>

08005cec <__smakebuf_r>:
 8005cec:	898b      	ldrh	r3, [r1, #12]
 8005cee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cf0:	079d      	lsls	r5, r3, #30
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	460c      	mov	r4, r1
 8005cf6:	d507      	bpl.n	8005d08 <__smakebuf_r+0x1c>
 8005cf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	6123      	str	r3, [r4, #16]
 8005d00:	2301      	movs	r3, #1
 8005d02:	6163      	str	r3, [r4, #20]
 8005d04:	b002      	add	sp, #8
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	ab01      	add	r3, sp, #4
 8005d0a:	466a      	mov	r2, sp
 8005d0c:	f7ff ffc8 	bl	8005ca0 <__swhatbuf_r>
 8005d10:	9900      	ldr	r1, [sp, #0]
 8005d12:	4605      	mov	r5, r0
 8005d14:	4630      	mov	r0, r6
 8005d16:	f7ff fab3 	bl	8005280 <_malloc_r>
 8005d1a:	b948      	cbnz	r0, 8005d30 <__smakebuf_r+0x44>
 8005d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d20:	059a      	lsls	r2, r3, #22
 8005d22:	d4ef      	bmi.n	8005d04 <__smakebuf_r+0x18>
 8005d24:	f023 0303 	bic.w	r3, r3, #3
 8005d28:	f043 0302 	orr.w	r3, r3, #2
 8005d2c:	81a3      	strh	r3, [r4, #12]
 8005d2e:	e7e3      	b.n	8005cf8 <__smakebuf_r+0xc>
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	6020      	str	r0, [r4, #0]
 8005d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	9b00      	ldr	r3, [sp, #0]
 8005d3c:	6163      	str	r3, [r4, #20]
 8005d3e:	9b01      	ldr	r3, [sp, #4]
 8005d40:	6120      	str	r0, [r4, #16]
 8005d42:	b15b      	cbz	r3, 8005d5c <__smakebuf_r+0x70>
 8005d44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d48:	4630      	mov	r0, r6
 8005d4a:	f000 f81d 	bl	8005d88 <_isatty_r>
 8005d4e:	b128      	cbz	r0, 8005d5c <__smakebuf_r+0x70>
 8005d50:	89a3      	ldrh	r3, [r4, #12]
 8005d52:	f023 0303 	bic.w	r3, r3, #3
 8005d56:	f043 0301 	orr.w	r3, r3, #1
 8005d5a:	81a3      	strh	r3, [r4, #12]
 8005d5c:	89a3      	ldrh	r3, [r4, #12]
 8005d5e:	431d      	orrs	r5, r3
 8005d60:	81a5      	strh	r5, [r4, #12]
 8005d62:	e7cf      	b.n	8005d04 <__smakebuf_r+0x18>

08005d64 <_fstat_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4d07      	ldr	r5, [pc, #28]	; (8005d84 <_fstat_r+0x20>)
 8005d68:	2300      	movs	r3, #0
 8005d6a:	4604      	mov	r4, r0
 8005d6c:	4608      	mov	r0, r1
 8005d6e:	4611      	mov	r1, r2
 8005d70:	602b      	str	r3, [r5, #0]
 8005d72:	f7fb f8f2 	bl	8000f5a <_fstat>
 8005d76:	1c43      	adds	r3, r0, #1
 8005d78:	d102      	bne.n	8005d80 <_fstat_r+0x1c>
 8005d7a:	682b      	ldr	r3, [r5, #0]
 8005d7c:	b103      	cbz	r3, 8005d80 <_fstat_r+0x1c>
 8005d7e:	6023      	str	r3, [r4, #0]
 8005d80:	bd38      	pop	{r3, r4, r5, pc}
 8005d82:	bf00      	nop
 8005d84:	2005f764 	.word	0x2005f764

08005d88 <_isatty_r>:
 8005d88:	b538      	push	{r3, r4, r5, lr}
 8005d8a:	4d06      	ldr	r5, [pc, #24]	; (8005da4 <_isatty_r+0x1c>)
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	4604      	mov	r4, r0
 8005d90:	4608      	mov	r0, r1
 8005d92:	602b      	str	r3, [r5, #0]
 8005d94:	f7fb f8f1 	bl	8000f7a <_isatty>
 8005d98:	1c43      	adds	r3, r0, #1
 8005d9a:	d102      	bne.n	8005da2 <_isatty_r+0x1a>
 8005d9c:	682b      	ldr	r3, [r5, #0]
 8005d9e:	b103      	cbz	r3, 8005da2 <_isatty_r+0x1a>
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	bd38      	pop	{r3, r4, r5, pc}
 8005da4:	2005f764 	.word	0x2005f764

08005da8 <_init>:
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005daa:	bf00      	nop
 8005dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dae:	bc08      	pop	{r3}
 8005db0:	469e      	mov	lr, r3
 8005db2:	4770      	bx	lr

08005db4 <_fini>:
 8005db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db6:	bf00      	nop
 8005db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dba:	bc08      	pop	{r3}
 8005dbc:	469e      	mov	lr, r3
 8005dbe:	4770      	bx	lr
