INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/new/Edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pshand/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
