# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/full_adder/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:09 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/full_adder/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# End time: 15:59:09 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.full_adder
# vsim work.full_adder 
# Start time: 15:59:13 on Apr 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(structural)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 800ps sim:/full_adder/x
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ps -endtime 800ps sim:/full_adder/y
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 800ps sim:/full_adder/cin
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 400ps Edit:/full_adder/x
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 400ps Edit:/full_adder/x
restart
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/full_adder/x
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/full_adder/y
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/full_adder/cin
add wave -position end  sim:/full_adder/r
add wave -position end  sim:/full_adder/cout
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/full_adder/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/full_adder/simulation/modelsim/wave.do -append
# End time: 16:05:11 on Apr 02,2020, Elapsed time: 0:05:58
# Errors: 0, Warnings: 0
