-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 11.0 (Build Build 208 07/03/2011)
-- Created on Wed Jan 04 14:26:14 2012

COMPONENT HealthyLogic
	PORT
	(
		I_AM_HEALTHY		:	 IN STD_LOGIC;
		TAKE_CONTROL		:	 IN STD_LOGIC;
		ESC1_WDI_CPLD		:	 IN STD_LOGIC;
		ESC2_WDI_CPLD		:	 IN STD_LOGIC;
		PEER_IN_CONTROL		:	 IN STD_LOGIC;
		IN_CONTROL		:	 IN STD_LOGIC;
		MPC_RESET_NOT		:	 IN STD_LOGIC;
		APP1_OPN_EN_NOT		:	 IN STD_LOGIC;
		APP2_OPN_EN_NOT		:	 IN STD_LOGIC;
		RST_OUT_NOT		:	 IN STD_LOGIC;
		HEALTHY		:	 OUT STD_LOGIC;
		HEALTHY_INV		:	 OUT STD_LOGIC;
		CONTROL		:	 OUT STD_LOGIC;
		CONTROL_INV		:	 OUT STD_LOGIC;
		READY_LED		:	 OUT STD_LOGIC;
		ACTIVE_LED		:	 OUT STD_LOGIC
	);
END COMPONENT;