============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 08 2023  05:26:31 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (751 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      57                  
     Required Time:=    1943                  
      Launch Clock:-       0                  
         Data Path:-    1192                  
             Slack:=     751                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
     57     684    70      1  1.2  NAND3X0_RVT rptr_empty/g517__6260/Y   
    136     820    54      3  2.7  XNOR2X1_RVT rptr_empty/g511__5477/Y   
    113     934    39      2  1.7  HADDX1_RVT  rptr_empty/g541__5115/SO  
    108    1042    38      1  0.7  XNOR2X1_RVT rptr_empty/g474__6417/Y   
     51    1093    66      1  0.7  NAND4X0_RVT rptr_empty/g471__2346/Y   
    100    1192    22      1  0.5  NOR4X1_RVT  rptr_empty/g470__2883/Y   
      0    1192     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 2: MET (756 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      55                  
     Required Time:=    1945                  
      Launch Clock:-       0                  
         Data Path:-    1189                  
             Slack:=     756                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     93     628    44      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y  
     66     693    32      1  1.0  HADDX1_RVT  wptr_full/g516__1881/C1 
    116     810    46      3  2.5  HADDX1_RVT  wptr_full/g549__6783/SO 
    115     924    34      2  1.7  HADDX1_RVT  wptr_full/g545__8428/SO 
    105    1029    37      1  0.6  XNOR2X1_RVT wptr_full/g482__9945/Y  
     60    1090    65      1  0.7  NAND4X0_RVT wptr_full/g473__8246/Y  
     99    1189    22      1  0.5  NOR4X1_RVT  wptr_full/g472__5122/Y  
      0    1189     -      1    -  DFFARX1_RVT wptr_full/wfull_reg/D   
#----------------------------------------------------------------------



Path 3: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (888 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (888 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: MET (888 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (888 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (888 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (888 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (888 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_0_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_1_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_2_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_3_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_4_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_5_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_6_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (888 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     -45                  
     Required Time:=    2045                  
      Launch Clock:-    1000                  
         Data Path:-     157                  
             Slack:=     888                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000     0      8    -  (arrival)    wdata_reg_7_/CLK           
    157    1157    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1157     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (986 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     986                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
     62     659    31      1  1.0  HADDX1_RVT  wptr_full/g511__6131/C1 
     62     721    31      1  1.0  HADDX1_RVT  wptr_full/g502__7098/C1 
    116     837    45      3  2.5  HADDX1_RVT  wptr_full/g541__6260/SO 
    114     951    34      3  1.7  HADDX1_RVT  wptr_full/g557__1705/SO 
      0     951     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_6_/D 
#----------------------------------------------------------------------



Path 68: MET (986 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     986                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
     62     659    31      1  1.0  HADDX1_RVT  wptr_full/g511__6131/C1 
     62     721    31      1  1.0  HADDX1_RVT  wptr_full/g502__7098/C1 
    116     837    45      3  2.5  HADDX1_RVT  wptr_full/g541__6260/SO 
    114     951    34      3  1.7  HADDX1_RVT  wptr_full/g555__2802/SO 
      0     951     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_7_/D 
#----------------------------------------------------------------------



Path 69: MET (987 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     987                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
     62     658    31      1  1.0  HADDX1_RVT  rptr_empty/g505__7410/C1  
     62     720    31      1  1.0  HADDX1_RVT  rptr_empty/g496__1666/C1  
    116     836    45      3  2.5  HADDX1_RVT  rptr_empty/g535__7098/SO  
    114     950    34      3  1.7  HADDX1_RVT  rptr_empty/g551__9945/SO  
      0     950     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D  
#------------------------------------------------------------------------



Path 70: MET (987 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     987                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
     62     658    31      1  1.0  HADDX1_RVT  rptr_empty/g505__7410/C1  
     62     720    31      1  1.0  HADDX1_RVT  rptr_empty/g496__1666/C1  
    116     836    45      3  2.5  HADDX1_RVT  rptr_empty/g535__7098/SO  
    114     950    34      3  1.7  HADDX1_RVT  rptr_empty/g549__9315/SO  
      0     950     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D  
#------------------------------------------------------------------------



Path 71: MET (1009 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      57                  
     Required Time:=    1943                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    1009                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
     57     684    70      1  1.2  NAND3X0_RVT rptr_empty/g517__6260/Y   
    136     820    54      3  2.7  XNOR2X1_RVT rptr_empty/g511__5477/Y   
    113     934    39      2  1.7  HADDX1_RVT  rptr_empty/g541__5115/SO  
      0     934     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#------------------------------------------------------------------------



Path 72: MET (1009 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      57                  
     Required Time:=    1943                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    1009                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     93     628    44      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y  
     57     685    70      1  1.2  NAND3X0_RVT wptr_full/g523__6161/Y  
    136     822    54      4  2.7  XNOR2X1_RVT wptr_full/g517__5115/Y  
    112     934    38      3  1.6  HADDX1_RVT  wptr_full/g547__5526/SO 
      0     934     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D 
#----------------------------------------------------------------------



Path 73: MET (1013 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     924                  
             Slack:=    1013                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     93     628    44      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y  
     66     693    32      1  1.0  HADDX1_RVT  wptr_full/g516__1881/C1 
    116     810    46      3  2.5  HADDX1_RVT  wptr_full/g549__6783/SO 
    115     924    34      2  1.7  HADDX1_RVT  wptr_full/g545__8428/SO 
      0     924     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_8_/D 
#----------------------------------------------------------------------



Path 74: MET (1014 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     923                  
             Slack:=    1014                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
     66     692    32      1  1.0  HADDX1_RVT  rptr_empty/g510__6417/C1  
    116     809    46      3  2.5  HADDX1_RVT  rptr_empty/g543__7482/SO  
    115     923    34      2  1.7  HADDX1_RVT  rptr_empty/g537__6131/SO  
      0     923     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D  
#------------------------------------------------------------------------



Path 75: MET (1051 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     886                  
             Slack:=    1051                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
     62     659    31      1  1.0  HADDX1_RVT  wptr_full/g511__6131/C1 
    113     772    45      3  2.5  HADDX1_RVT  wptr_full/g502__7098/SO 
    114     886    35      3  1.8  HADDX1_RVT  wptr_full/g543__4319/SO 
      0     886     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D 
#----------------------------------------------------------------------



Path 76: MET (1052 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=    1052                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
     62     658    31      1  1.0  HADDX1_RVT  rptr_empty/g505__7410/C1  
    113     771    45      3  2.5  HADDX1_RVT  rptr_empty/g496__1666/SO  
    114     885    35      3  1.8  HADDX1_RVT  rptr_empty/g539__1881/SO  
      0     885     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#------------------------------------------------------------------------



Path 77: MET (1103 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     837                  
             Slack:=    1103                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
     62     659    31      1  1.0  HADDX1_RVT  wptr_full/g511__6131/C1 
     62     721    31      1  1.0  HADDX1_RVT  wptr_full/g502__7098/C1 
    116     837    45      3  2.5  HADDX1_RVT  wptr_full/g541__6260/SO 
      0     837     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#----------------------------------------------------------------------



Path 78: MET (1104 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     836                  
             Slack:=    1104                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
     62     658    31      1  1.0  HADDX1_RVT  rptr_empty/g505__7410/C1  
     62     720    31      1  1.0  HADDX1_RVT  rptr_empty/g496__1666/C1  
    116     836    45      3  2.5  HADDX1_RVT  rptr_empty/g535__7098/SO  
      0     836     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D  
#------------------------------------------------------------------------



Path 79: MET (1109 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      69                  
     Required Time:=    1931                  
      Launch Clock:-       0                  
         Data Path:-     822                  
             Slack:=    1109                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q    
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y     
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y         
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y   
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1  
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1  
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y   
     93     628    44      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y   
     57     685    70      1  1.2  NAND3X0_RVT wptr_full/g523__6161/Y   
    136     822    54      4  2.7  XNOR2X1_RVT wptr_full/g517__5115/Y   
      0     822     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-----------------------------------------------------------------------



Path 80: MET (1110 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      69                  
     Required Time:=    1931                  
      Launch Clock:-       0                  
         Data Path:-     820                  
             Slack:=    1110                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
     57     684    70      1  1.2  NAND3X0_RVT rptr_empty/g517__6260/Y   
    136     820    54      3  2.7  XNOR2X1_RVT rptr_empty/g511__5477/Y   
      0     820     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#------------------------------------------------------------------------



Path 81: MET (1112 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     825                  
             Slack:=    1112                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
    113     710    45      3  2.5  HADDX1_RVT  wptr_full/g511__6131/SO 
    114     825    35      3  1.8  HADDX1_RVT  wptr_full/g551__3680/SO 
      0     825     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_4_/D 
#----------------------------------------------------------------------



Path 82: MET (1113 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     824                  
             Slack:=    1113                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
    113     709    45      3  2.5  HADDX1_RVT  rptr_empty/g505__7410/SO  
    114     824    35      3  1.8  HADDX1_RVT  rptr_empty/g545__4733/SO  
      0     824     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#------------------------------------------------------------------------



Path 83: MET (1127 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     808                  
             Slack:=    1127                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     65     457    32      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     78     535    35      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     95     630    47      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y  
     66     696    30      1  1.0  HADDX1_RVT  wptr_full/g516__1881/C1 
    112     808    41      3  2.5  HADDX1_RVT  wptr_full/g549__6783/SO 
      0     808     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#----------------------------------------------------------------------



Path 84: MET (1131 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      61                  
     Required Time:=    1939                  
      Launch Clock:-       0                  
         Data Path:-     809                  
             Slack:=    1131                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
     66     692    32      1  1.0  HADDX1_RVT  rptr_empty/g510__6417/C1  
    116     809    46      3  2.5  HADDX1_RVT  rptr_empty/g543__7482/SO  
      0     809     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#------------------------------------------------------------------------



Path 85: MET (1168 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     772                  
             Slack:=    1168                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     63     598    31      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
     62     659    31      1  1.0  HADDX1_RVT  wptr_full/g511__6131/C1 
    113     772    45      3  2.5  HADDX1_RVT  wptr_full/g502__7098/SO 
      0     772     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#----------------------------------------------------------------------



Path 86: MET (1169 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     771                  
             Slack:=    1169                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
     62     658    31      1  1.0  HADDX1_RVT  rptr_empty/g505__7410/C1  
    113     771    45      3  2.5  HADDX1_RVT  rptr_empty/g496__1666/SO  
      0     771     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#------------------------------------------------------------------------



Path 87: MET (1175 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     762                  
             Slack:=    1175                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     76     534    36      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
    114     648    45      3  2.5  HADDX1_RVT  wptr_full/g520__7482/SO 
    114     762    34      2  1.7  HADDX1_RVT  wptr_full/g533__6417/SO 
      0     762     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_3_/D 
#----------------------------------------------------------------------



Path 88: MET (1176 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     761                  
             Slack:=    1176                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
    114     647    45      3  2.5  HADDX1_RVT  rptr_empty/g514__2398/SO  
    114     761    34      2  1.7  HADDX1_RVT  rptr_empty/g529__1705/SO  
      0     761     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 89: MET (1185 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     750                  
             Slack:=    1185                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     65     457    32      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     78     535    35      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     95     630    47      2  1.6  AND4X1_RVT  wptr_full/g524__9315/Y  
    121     750    41      3  2.5  HADDX1_RVT  wptr_full/g516__1881/SO 
      0     750     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#----------------------------------------------------------------------



Path 90: MET (1186 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=    1186                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     63     522    31      1  1.0  HADDX1_RVT  wptr_full/g521__4733/C1 
    116     638    45      3  2.5  HADDX1_RVT  wptr_full/g537__2398/SO 
    114     752    34      2  1.7  HADDX1_RVT  wptr_full/g535__5477/SO 
      0     752     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D 
#----------------------------------------------------------------------



Path 91: MET (1187 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     750                  
             Slack:=    1187                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     63     520    31      1  1.0  HADDX1_RVT  rptr_empty/g515__5107/C1  
    116     637    45      3  2.5  HADDX1_RVT  rptr_empty/g531__5122/SO  
    114     750    34      2  1.7  HADDX1_RVT  rptr_empty/g527__2802/SO  
      0     750     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#------------------------------------------------------------------------



Path 92: MET (1197 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1197                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     93     627    44      2  1.6  AND4X1_RVT  rptr_empty/g518__4319/Y   
    116     743    45      3  2.5  HADDX1_RVT  rptr_empty/g510__6417/SO  
      0     743     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D  
#------------------------------------------------------------------------



Path 93: MET (1227 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     708                  
             Slack:=    1227                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     65     457    32      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     78     535    35      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
     61     596    28      1  1.0  HADDX1_RVT  wptr_full/g520__7482/C1 
    112     708    40      3  2.5  HADDX1_RVT  wptr_full/g511__6131/SO 
      0     708     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#----------------------------------------------------------------------



Path 94: MET (1231 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=    1231                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
     63     596    31      1  1.0  HADDX1_RVT  rptr_empty/g514__2398/C1  
    113     709    45      3  2.5  HADDX1_RVT  rptr_empty/g505__7410/SO  
      0     709     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 95: MET (1251 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=    1251                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
    114     572    45      3  2.5  HADDX1_RVT  wptr_full/g521__4733/SO 
    114     686    34      2  1.7  HADDX1_RVT  wptr_full/g539__5107/SO 
      0     686     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#----------------------------------------------------------------------



Path 96: MET (1252 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     685                  
             Slack:=    1252                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
    114     571    45      3  2.5  HADDX1_RVT  rptr_empty/g515__5107/SO  
    114     685    34      2  1.7  HADDX1_RVT  rptr_empty/g533__8246/SO  
      0     685     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 97: MET (1285 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     650                  
             Slack:=    1285                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     65     457    32      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     78     535    35      2  1.5  AND3X1_RVT  wptr_full/g526__9945/Y  
    115     650    40      3  2.5  HADDX1_RVT  wptr_full/g520__7482/SO 
      0     650     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#----------------------------------------------------------------------



Path 98: MET (1293 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     647                  
             Slack:=    1293                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     76     533    36      2  1.5  AND3X1_RVT  rptr_empty/g520__8428/Y   
    114     647    45      3  2.5  HADDX1_RVT  rptr_empty/g514__2398/SO  
      0     647     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 99: MET (1302 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     638                  
             Slack:=    1302                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     69     458    35      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
     63     522    31      1  1.0  HADDX1_RVT  wptr_full/g521__4733/C1 
    116     638    45      3  2.5  HADDX1_RVT  wptr_full/g537__2398/SO 
      0     638     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#----------------------------------------------------------------------



Path 100: MET (1303 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     637                  
             Slack:=    1303                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
     63     520    31      1  1.0  HADDX1_RVT  rptr_empty/g515__5107/C1  
    116     637    45      3  2.5  HADDX1_RVT  rptr_empty/g531__5122/SO  
      0     637     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 101: MET (1318 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     620                  
             Slack:=    1318                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    156     156    30      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     79     236    62      2 22.4  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     35     270    35      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     53     324    36      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     66     390    31      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
    116     506    45      3  2.5  HADDX1_RVT  wptr_full/g527__2883/SO 
    114     620    34      2  1.7  HADDX1_RVT  wptr_full/g553__1617/SO 
      0     620     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_0_/D 
#----------------------------------------------------------------------



Path 102: MET (1319 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      63                  
     Required Time:=    1937                  
      Launch Clock:-       0                  
         Data Path:-     619                  
             Slack:=    1319                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
    116     505    45      3  2.5  HADDX1_RVT  rptr_empty/g521__5526/SO  
    114     619    34      2  1.7  HADDX1_RVT  rptr_empty/g547__6161/SO  
      0     619     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 103: MET (1365 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     570                  
             Slack:=    1365                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
     65     457    32      2  1.5  HADDX1_RVT  wptr_full/g527__2883/C1 
    114     570    40      3  2.5  HADDX1_RVT  wptr_full/g521__4733/SO 
      0     570     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#----------------------------------------------------------------------



Path 104: MET (1369 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     571                  
             Slack:=    1369                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
     69     458    35      2  1.5  HADDX1_RVT  rptr_empty/g521__5526/C1  
    114     571    45      3  2.5  HADDX1_RVT  rptr_empty/g515__5107/SO  
      0     571     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 105: MET (1432 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      65                  
     Required Time:=    1935                  
      Launch Clock:-       0                  
         Data Path:-     504                  
             Slack:=    1432                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
     67     392    29      1  1.0  HADDX1_RVT  wptr_full/g528__2346/C1 
    112     504    40      3  2.5  HADDX1_RVT  wptr_full/g527__2883/SO 
      0     504     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#----------------------------------------------------------------------



Path 106: MET (1435 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     505                  
             Slack:=    1435                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
     66     389    31      1  1.0  HADDX1_RVT  rptr_empty/g522__6783/C1  
    116     505    45      3  2.5  HADDX1_RVT  rptr_empty/g521__5526/SO  
      0     505     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 107: MET (1502 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      62                  
     Required Time:=    1938                  
      Launch Clock:-       0                  
         Data Path:-     436                  
             Slack:=    1502                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    164     164    32      1  0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     80     244    63      2 22.3  NBUFFX4_RVT wptr_full/drc_bufs/Y    
     26     270    34      1  0.6  INVX0_RVT   wptr_full/g531/Y        
     55     325    41      1  1.0  AND2X1_RVT  wptr_full/g529__1666/Y  
    110     436    33      2  1.5  HADDX1_RVT  wptr_full/g528__2346/SO 
      0     436     -      2    -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#----------------------------------------------------------------------



Path 108: MET (1511 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      56                  
     Required Time:=    1944                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1511                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    159     159    30      1  0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80     239    63      2 22.6  NBUFFX4_RVT rptr_empty/drc_bufs/Y     
     31     270    34      1  0.6  INVX1_RVT   rptr_empty/g525/Y         
     53     322    36      1  1.0  AND2X1_RVT  rptr_empty/g523__3680/Y   
    110     433    37      2  1.5  HADDX1_RVT  rptr_empty/g522__6783/SO  
      0     433     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 109: MET (1585 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      98                  
     Required Time:=    1902                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    1585                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     265    56      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     24     289    31      1  0.5  INVX0_RVT    fifomem/g259/Y             
     29     318    39      1  0.0  NAND2X0_RVT  fifomem/g251__8246/Y       
      0     318     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (1585 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      98                  
     Required Time:=    1902                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    1585                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g250/Y            
     50     265    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     24     289    31      1  0.5  INVX0_RVT    fifomem/g242/Y            
     29     318    39      1  0.0  NAND2X0_RVT  fifomem/g234__2398/Y      
      0     318     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (1586 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      98                  
     Required Time:=    1902                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    1586                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     265    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     23     288    29      1  0.5  INVX0_RVT    fifomem/g262/Y             
     28     316    39      1  0.0  NAND2X0_RVT  fifomem/g257__4733/Y       
      0     316     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (1586 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      98                  
     Required Time:=    1902                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    1586                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g250/Y            
     50     265    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     23     288    29      1  0.5  INVX0_RVT    fifomem/g245/Y            
     28     316    39      1  0.0  NAND2X0_RVT  fifomem/g240__6783/Y      
      0     316     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (1589 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    1589                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    187     187    56      6  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     212    33      2  1.0  INVX1_RVT    fifomem/g266/Y             
     54     266    55      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     53     319    22      1  0.0  OR2X1_RVT    fifomem/g254__1881/Y       
      0     319     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (1589 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    1589                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    187     187    56      6  3.9  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     26     212    33      2  1.0  INVX1_RVT    fifomem/g249/Y            
     54     266    55      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     53     319    22      1  0.0  OR2X1_RVT    fifomem/g237__4319/Y      
      0     319     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (1589 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    1589                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     265    56      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     53     318    22      1  0.0  OR2X1_RVT    fifomem/g253__6131/Y       
      0     318     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (1589 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    1589                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g250/Y            
     50     265    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     53     318    22      1  0.0  OR2X1_RVT    fifomem/g236__6260/Y      
      0     318     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (1590 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      91                  
     Required Time:=    1909                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    1590                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    187     187    56      6  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     212    33      2  1.0  INVX1_RVT    fifomem/g266/Y             
     54     266    55      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     53     319    20      1  0.0  OR2X1_RVT    fifomem/g256__7482/Y       
      0     319     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (1590 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      91                  
     Required Time:=    1909                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    1590                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    187     187    56      6  3.9  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     26     212    33      2  1.0  INVX1_RVT    fifomem/g249/Y            
     54     266    55      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     53     319    20      1  0.0  OR2X1_RVT    fifomem/g239__5526/Y      
      0     319     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (1591 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    1591                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     265    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     52     317    22      1  0.0  OR2X1_RVT    fifomem/g255__5115/Y       
      0     317     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (1591 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    1591                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    189     189    58      6  4.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     215    34      2  1.0  INVX1_RVT    fifomem/g250/Y            
     50     265    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     52     317    22      1  0.0  OR2X1_RVT    fifomem/g238__8428/Y      
      0     317     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (1625 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=    1625                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    180     180    53      6  3.9  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     53     233    44      1  0.7  NAND2X0_RVT  fifomem/g264__2346/Y       
     50     282    22      1  0.0  OR2X1_RVT    fifomem/g252__7098/Y       
      0     282     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (1625 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      92                  
     Required Time:=    1908                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=    1625                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    180     180    53      6  3.9  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     53     233    44      1  0.7  NAND2X0_RVT  fifomem/g247__5122/Y      
     50     282    22      1  0.0  OR2X1_RVT    fifomem/g235__5107/Y      
      0     282     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (1664 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (F) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     102                  
     Required Time:=    1898                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=    1664                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    200     200    72     10  6.1  DFFARX1_RVT  rptr_empty/rbin_reg_9_/Q   
     34     234    47      1  0.0  NAND3X0_RVT  fifomem/g258__6161/Y       
      0     234     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (1664 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     102                  
     Required Time:=    1898                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=    1664                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    200     200    72     10  6.1  DFFARX1_RVT  wptr_full/wbin_reg_9_/Q   
     34     234    47      1  0.0  NAND3X0_RVT  fifomem/g241__3680/Y      
      0     234     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 126: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 127: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 128: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 129: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 130: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 131: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 132: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 133: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 134: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 135: MET (1778 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 136: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 137: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 138: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 139: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 140: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 141: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 142: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 143: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 144: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 145: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 146: MET (1778 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      60                  
     Required Time:=    1940                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=    1778                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    162     162    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     162     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 147: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (1872 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (1872 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (1872 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1872 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (1872 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1872 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1872 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    170     170    37     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1872 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1872                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    170     170    37     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1873 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1873 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1873 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1873 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1873 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1873 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1873 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1873 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1873 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1873 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1873 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1873 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1873 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1873 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1873 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170     170    37     10  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1873 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=    1873                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    170     170    37     10  1.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     170     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1877 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1877 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1877 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1877 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1877 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1877 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1877 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1877 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1877 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1877 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1877 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1877 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1877 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1877 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1877 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1877 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1877 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1877 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1877 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1877 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1877 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1877 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1877 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1877 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1877 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1877 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1877 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1877 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1877 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1877 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    166     166    34      9  1.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1877 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1877 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     -43                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    1877                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0     0     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    166     166    34      9  1.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     166     -      9    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

