INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.srcs/sources_1/new/Counter_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_N
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.srcs/sim_1/new/testbench_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_counter
