{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 15:49:22 2025 " "Info: Processing started: Sun May 11 15:49:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Seq2 NSeq1 12.412 ns Longest " "Info: Longest tpd from source pin \"Seq2\" to destination pin \"NSeq1\" is 12.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Seq2 1 PIN PIN_3 19 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 19; PIN Node = 'Seq2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seq2 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Ali/universities/LAU/study/Second Year/Spring 2025/COE322 (Logic Design Lab)/Final Project/Quartus/FinalProject.bdf" { { -184 -168 0 -168 "Seq2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.088 ns) 6.298 ns inst84~0 2 COMB LC_X6_Y5_N2 3 " "Info: 2: + IC(5.080 ns) + CELL(0.088 ns) = 6.298 ns; Loc. = LC_X6_Y5_N2; Fanout = 3; COMB Node = 'inst84~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.168 ns" { Seq2 inst84~0 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Ali/universities/LAU/study/Second Year/Spring 2025/COE322 (Logic Design Lab)/Final Project/Quartus/FinalProject.bdf" { { -72 2056 2120 -24 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.225 ns) 7.707 ns inst107~4 3 COMB LC_X9_Y9_N2 1 " "Info: 3: + IC(1.184 ns) + CELL(0.225 ns) = 7.707 ns; Loc. = LC_X9_Y9_N2; Fanout = 1; COMB Node = 'inst107~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { inst84~0 inst107~4 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Ali/universities/LAU/study/Second Year/Spring 2025/COE322 (Logic Design Lab)/Final Project/Quartus/FinalProject.bdf" { { -1784 1928 1992 -1736 "inst107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.454 ns) 8.489 ns inst107~7 4 COMB LC_X9_Y9_N4 1 " "Info: 4: + IC(0.328 ns) + CELL(0.454 ns) = 8.489 ns; Loc. = LC_X9_Y9_N4; Fanout = 1; COMB Node = 'inst107~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { inst107~4 inst107~7 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Ali/universities/LAU/study/Second Year/Spring 2025/COE322 (Logic Design Lab)/Final Project/Quartus/FinalProject.bdf" { { -1784 1928 1992 -1736 "inst107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(1.622 ns) 12.412 ns NSeq1 5 PIN PIN_84 0 " "Info: 5: + IC(2.301 ns) + CELL(1.622 ns) = 12.412 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'NSeq1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.923 ns" { inst107~7 NSeq1 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Ali/universities/LAU/study/Second Year/Spring 2025/COE322 (Logic Design Lab)/Final Project/Quartus/FinalProject.bdf" { { -1768 2000 2176 -1752 "NSeq1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.519 ns ( 28.35 % ) " "Info: Total cell delay = 3.519 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.893 ns ( 71.65 % ) " "Info: Total interconnect delay = 8.893 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.412 ns" { Seq2 inst84~0 inst107~4 inst107~7 NSeq1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.412 ns" { Seq2 {} Seq2~out0 {} inst84~0 {} inst107~4 {} inst107~7 {} NSeq1 {} } { 0.000ns 0.000ns 5.080ns 1.184ns 0.328ns 2.301ns } { 0.000ns 1.130ns 0.088ns 0.225ns 0.454ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 15:49:22 2025 " "Info: Processing ended: Sun May 11 15:49:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
