<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_gpio.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="up_gpio.v"></a><a name="Topic41"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">up_gpio.v</div>
</div>

<a name="Authors"></a><a name="Topic42"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic43"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic44"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2024/07/25"></a><a name="Topic45"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2024/07/25</div>
</div>

<a name="Information"></a><a name="Topic46"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic47"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>uP Core for interfacing with general purpose input/output.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic48"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2024 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="up_gpio"></a><a name="Topic29"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">up_gpio</div>
 <div id="NDPrototype29" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/5/2"><span class="SHKeyword">module</span> up_gpio #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">GPIO_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">IRQ_ENABLE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="4/6/5/7" data-NarrowGridArea="6/1/7/6" style="grid-area:4/6/5/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rstn, <span class="SHKeyword">input</span> up_rreq, <span class="SHKeyword">output</span> up_rack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata, <span class="SHKeyword">input</span> up_wreq, <span class="SHKeyword">output</span> up_wack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata, <span class="SHKeyword">output</span> irq, <span class="SHKeyword">input</span> [GPIO_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] gpio_io_i, <span class="SHKeyword">output</span> [GPIO_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] gpio_io_o, <span class="SHKeyword">output</span> [GPIO_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] gpio_io_t )</div></div></div></div>
 <div class="CBody"><p>uP based GPIO device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port, max 32 bit.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">GPIO_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the GPIO for inputs and outputs</p></td></tr><tr><td class="CDLEntry">IRQ_ENABLE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Enable interrupt</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">gpio_io_i</td><td class="CDLDefinition"><p>Input for GPIO</p></td></tr><tr><td class="CDLEntry">gpio_io_o</td><td class="CDLDefinition"><p>Output for GPIO</p></td></tr><tr><td class="CDLEntry">gpio_io_t</td><td class="CDLDefinition"><p>Tristate for GPIO</p></td></tr></table></div>
</div>

<a name="up_gpio.DIVISOR"></a><a name="Topic32"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DIVISOR</div>
 <div id="NDPrototype32" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> DIVISOR = BUS_WIDTH/<span class="SHNumber">2</span></div></div>
 <div class="CBody"><p>Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</p></div>
</div>

<a name="up_gpio.Register_Information"></a><a name="Topic50"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.GPIO_DATA" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,36);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >GPIO_DATA</a></td><td class="CDLDefinition"><p>h000</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.GPIO_TRI" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,40);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >GPIO_TRI</a></td><td class="CDLDefinition"><p>h004</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.GPIO2_DATA" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,62);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >GPIO2_DATA</a></td><td class="CDLDefinition"><p>h008 N/A</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.GPIO2_TRI" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,63);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >GPIO2_TRI</a></td><td class="CDLDefinition"><p>h00C N/A</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.GIER" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,64);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >GIER</a></td><td class="CDLDefinition"><p>h11C</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.IP_ISR" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,65);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >IP_ISR</a></td><td class="CDLDefinition"><p>h120</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_gpio.v:up_gpio.IP_IER" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,66);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >IP_IER</a></td><td class="CDLDefinition"><p>h128</p></td></tr></table></div>
</div>

<a name="up_gpio.GPIO_DATA"></a><a name="Topic36"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">GPIO_DATA</div>
 <div id="NDPrototype36" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> GPIO_DATA = <span class="SHNumber">12'h000</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for GPIO DATA</p><div class="CImage"><a href="../images/diagrams/reg_GPIO_DATA.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_GPIO_DATA.png" loading="lazy" class="KnownDimensions" width="356" height="156" style="max-width: 356px" alt="reg_GPIO_DATA" /></a></div><p>Valid bits are from GPIO_WIDTH:0, input or output data.</p></div>
</div>

<a name="up_gpio.GPIO_TRI"></a><a name="Topic40"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">GPIO_TRI</div>
 <div id="NDPrototype40" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> GPIO_TRI = <span class="SHNumber">12'h004</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for GPIO TRI.</p><div class="CImage"><a href="../images/diagrams/reg_GPIO_TRI.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_GPIO_TRI.png" loading="lazy" class="KnownDimensions" width="356" height="156" style="max-width: 356px" alt="reg_GPIO_TRI" /></a></div><p>Valid bits are from GPIO_WIDTH:0, 1 indicates input, 0 is output.</p></div>
</div>

<a name="up_gpio.GPIO2_DATA"></a><a name="Topic62"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">GPIO2_DATA</div>
 <div id="NDPrototype62" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> GPIO2_DATA = <span class="SHNumber">12'h008</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for GPIO2 DATA</p><div class="CImage"><a href="../images/diagrams/reg_GPIO2_DATA.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_GPIO2_DATA.png" loading="lazy" class="KnownDimensions" width="300" height="156" style="max-width: 300px" alt="reg_GPIO2_DATA" /></a></div><p>Valid bits are from GPIO2_WIDTH:0, input or output data. This Register is not implimented in this design.</p></div>
</div>

<a name="up_gpio.GPIO2_TRI"></a><a name="Topic63"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">GPIO2_TRI</div>
 <div id="NDPrototype63" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> GPIO2_TRI = <span class="SHNumber">12'h00C</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for GPIO2 TRI.</p><div class="CImage"><a href="../images/diagrams/reg_GPIO2_TRI.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_GPIO2_TRI.png" loading="lazy" class="KnownDimensions" width="259" height="156" style="max-width: 259px" alt="reg_GPIO2_TRI" /></a></div><p>Valid bits are from GPIO2_WIDTH:0, 1 indicates input, 0 is output. This register is not implimented in this design.</p></div>
</div>

<a name="up_gpio.GIER"></a><a name="Topic64"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">GIER</div>
 <div id="NDPrototype64" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> GIER = <span class="SHNumber">12'h11C</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for GIER.</p><div class="CImage"><a href="../images/diagrams/reg_GIER.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_GIER.png" loading="lazy" class="KnownDimensions" width="588" height="156" style="max-width: 588px" alt="reg_GIER" /></a></div><p>Bit 31 is the Global interrupt enable. Write a 1 to enable interrupts.</p></div>
</div>

<a name="up_gpio.IP_ISR"></a><a name="Topic65"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">IP_ISR</div>
 <div id="NDPrototype65" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> IP_ISR = <span class="SHNumber">12'h120</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for IP_ISR.</p><div class="CImage"><a href="../images/diagrams/reg_IP_ISR.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_IP_ISR.png" loading="lazy" class="KnownDimensions" width="497" height="156" style="max-width: 497px" alt="reg_IP_ISR" /></a></div><p>Bit 0 is GPIO IRQ status, On write this will toggle(acknowledge) the interrupt.</p></div>
</div>

<a name="up_gpio.IP_IER"></a><a name="Topic66"></a><div class="CTopic TRegisterAddress LSystemVerilog last">
 <div class="CTitle">IP_IER</div>
 <div id="NDPrototype66" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> IP_IER = <span class="SHNumber">12'h128</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../images/diagrams/reg_IP_IER.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_IP_IER.png" loading="lazy" class="KnownDimensions" width="442" height="156" style="max-width: 442px" alt="reg_IP_IER" /></a></div><p>Bit 0 is GPIO IRQ enable interrupt. Write a 1 to bit 0 to enable interrupt.</p></div>
</div>

</body></html>