tst r0, r1
mvnge r2, r0
lsr r3, r2, 1
mvn r1, r3
ror r0, r1, r1
