// Seed: 3140759540
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wand id_3, id_4, id_5;
  uwire id_6 = 1;
  assign id_5 = id_4 | id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3
    , id_16,
    output supply1 id_4,
    output wor id_5,
    output tri id_6,
    output tri0 id_7,
    output wand id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14
);
  always_latch #1 begin
    wait (1'b0);
  end
  module_0(
      id_9, id_9
  );
  wire id_17;
  wire id_18;
endmodule
