{"vcs1":{"timestamp_begin":1701298126.735045014, "rt":0.79, "ut":0.42, "st":0.30}}
{"vcselab":{"timestamp_begin":1701298127.623176928, "rt":0.90, "ut":0.58, "st":0.28}}
{"link":{"timestamp_begin":1701298128.587654475, "rt":0.49, "ut":0.17, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701298125.964209204}
{"VCS_COMP_START_TIME": 1701298125.964209204}
{"VCS_COMP_END_TIME": 1701298129.989649271}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337708}}
{"stitch_vcselab": {"peak_mem": 222688}}
