// aX SoC v1 simulation/synthesis top level.  The core's Harvard ports are
// independently decoded onto dual-port BRAM/peripheral implementations.
module soc_top #(
  parameter logic [31:0] RESET_PC = 32'h0000_1000,
  parameter int unsigned RAM_BYTES = 128 * 1024,
  parameter int unsigned USE_DRAM_MODEL = 0,
  parameter int unsigned USE_SDRAM = 0,
  parameter int unsigned USE_CACHES = 0,
  parameter int unsigned SYNC_READ = 0,
  parameter ROM_INIT_FILE = "",
  parameter RAM_INIT_FILE = ""
) (
  input  logic       clk,
  input  logic       rst,
  input  logic       irq_external,
  output logic       uart_tx_valid,
  output logic [7:0] uart_tx_data,
  input  logic       uart_tx_ready,
  input  logic       uart_rx_valid,
  input  logic [7:0] uart_rx_data,
  output logic       uart_rx_ready,
  output logic       spi_sclk,
  output logic       spi_mosi,
  output logic       spi_cs_n,
  input  logic       spi_miso,
  output logic       sdram_cke,
  output logic       sdram_cs_n,
  output logic       sdram_ras_n,
  output logic       sdram_cas_n,
  output logic       sdram_we_n,
  output logic [1:0] sdram_ba,
  output logic [12:0] sdram_a,
  output logic [1:0] sdram_dqm,
  // verilator lint_off UNUSED
  input  logic [15:0] sdram_dq_i,
  // verilator lint_on UNUSED
  output logic [15:0] sdram_dq_o,
  output logic       sdram_dq_oe,
  output logic       sdram_init_done,
  output logic       finished,
  output logic [15:0] exit_code
);
  logic ibus_valid, ibus_ready, ibus_err;
  logic [31:0] ibus_addr, ibus_rdata, ibus_wdata;
  logic [3:0] ibus_wstrb;
  logic dbus_valid, dbus_ready, dbus_err;
  logic [31:0] dbus_addr, dbus_wdata, dbus_rdata;
  logic [3:0] dbus_wstrb;

  // Cache-facing aXbus signals keep the core interface unchanged.  With
  // caches disabled these are straight wires; with them enabled the caches
  // forward misses and all MMIO requests to the existing muxes below.
  logic i_bus_valid, i_bus_ready, i_bus_err;
  logic [31:0] i_bus_addr, i_bus_rdata, i_bus_wdata;
  logic [3:0] i_bus_wstrb;
  logic d_bus_valid, d_bus_ready, d_bus_err;
  logic [31:0] d_bus_addr, d_bus_rdata, d_bus_wdata;
  logic [3:0] d_bus_wstrb;

  logic i_rom_valid, i_ram_valid, i_test_valid, i_clint_valid, i_uart_valid, i_spi_valid;
  logic d_rom_valid, d_ram_valid, d_test_valid, d_clint_valid, d_uart_valid, d_spi_valid;
  logic i_role_valid, d_role_valid;
  logic i_rom_ready, i_rom_err, i_ram_ready, i_ram_err, i_test_ready, i_test_err;
  logic i_clint_ready, i_clint_err, i_uart_ready, i_uart_err;
  logic i_spi_ready, i_spi_err, i_role_ready, i_role_err;
  logic d_rom_ready, d_rom_err, d_ram_ready, d_ram_err, d_test_ready, d_test_err;
  logic d_clint_ready, d_clint_err, d_uart_ready, d_uart_err;
  logic d_spi_ready, d_spi_err, d_role_ready, d_role_err;
  logic [31:0] i_rom_rdata, i_ram_rdata, i_test_rdata, i_clint_rdata, i_uart_rdata;
  logic [31:0] i_spi_rdata, i_role_rdata;
  logic [31:0] d_rom_rdata, d_ram_rdata, d_test_rdata, d_clint_rdata, d_uart_rdata;
  logic [31:0] d_spi_rdata, d_role_rdata;
  logic irq_software, irq_timer;
  logic core_trace_valid, core_trace_trap;
  logic [31:0] core_trace_insn;

  // This is deliberately a lean CPU plug-in boundary.  A component supplies
  // the execution bus, interrupt inputs, and only the three commit signals
  // needed for cache maintenance.  RVFI and richer tracing stay optional
  // implementation features rather than requirements of the stock SoC.
  // verilator lint_off PINMISSING
  axcore #(.RESET_PC(RESET_PC)) u_core (
    .clk(clk), .rst(rst),
    .ibus_valid(ibus_valid), .ibus_addr(ibus_addr), .ibus_wdata(ibus_wdata),
    .ibus_wstrb(ibus_wstrb), .ibus_ready(ibus_ready),
    .ibus_rdata(ibus_rdata), .ibus_err(ibus_err),
    .dbus_valid(dbus_valid), .dbus_addr(dbus_addr), .dbus_wdata(dbus_wdata),
    .dbus_wstrb(dbus_wstrb), .dbus_ready(dbus_ready), .dbus_rdata(dbus_rdata),
    .dbus_err(dbus_err),
    .irq_software(irq_software), .irq_timer(irq_timer),
    .irq_external(irq_external), .trace_valid(core_trace_valid),
    .trace_trap(core_trace_trap), .trace_insn(core_trace_insn)
  );
  // verilator lint_on PINMISSING

  // A fetch-side page-table walk can write a PTE that the data side cached,
  // so it invalidates the D$ after completing.  The I$ is deliberately not
  // invalidated on every ordinary data store: RISC-V makes FENCE.I the
  // explicit synchronization point for self-modifying code.  These are
  // registered pulses, avoiding a cross-port combinational ready loop.
  // verilator lint_off UNUSED
  logic i_write_complete, fence_i_complete;
  // verilator lint_on UNUSED
  always_ff @(posedge clk) begin
    if (rst) begin
      i_write_complete <= 1'b0;
      fence_i_complete <= 1'b0;
    end else begin
      i_write_complete <= ibus_valid && ibus_ready && |ibus_wstrb;
      fence_i_complete <= core_trace_valid && !core_trace_trap &&
                          (core_trace_insn & 32'h0000_707f) == 32'h0000_100f;
    end
  end

  generate
    if (USE_CACHES != 0) begin : g_caches
      axcache #(.CACHE_BYTES(RAM_BYTES)) u_icache (
        .clk(clk), .rst(rst), .flush(fence_i_complete),
        .c_valid(ibus_valid), .c_addr(ibus_addr), .c_wdata(ibus_wdata), .c_wstrb(ibus_wstrb),
        .c_ready(ibus_ready), .c_rdata(ibus_rdata), .c_err(ibus_err),
        .m_valid(i_bus_valid), .m_addr(i_bus_addr), .m_wdata(i_bus_wdata), .m_wstrb(i_bus_wstrb),
        .m_ready(i_bus_ready), .m_rdata(i_bus_rdata), .m_err(i_bus_err)
      );
      axcache #(.CACHE_BYTES(RAM_BYTES)) u_dcache (
        .clk(clk), .rst(rst), .flush(i_write_complete),
        .c_valid(dbus_valid), .c_addr(dbus_addr), .c_wdata(dbus_wdata), .c_wstrb(dbus_wstrb),
        .c_ready(dbus_ready), .c_rdata(dbus_rdata), .c_err(dbus_err),
        .m_valid(d_bus_valid), .m_addr(d_bus_addr), .m_wdata(d_bus_wdata), .m_wstrb(d_bus_wstrb),
        .m_ready(d_bus_ready), .m_rdata(d_bus_rdata), .m_err(d_bus_err)
      );
    end else begin : g_no_caches
      assign i_bus_valid = ibus_valid;
      assign i_bus_addr = ibus_addr;
      assign i_bus_wdata = ibus_wdata;
      assign i_bus_wstrb = ibus_wstrb;
      assign ibus_ready = i_bus_ready;
      assign ibus_rdata = i_bus_rdata;
      assign ibus_err = i_bus_err;
      assign d_bus_valid = dbus_valid;
      assign d_bus_addr = dbus_addr;
      assign d_bus_wdata = dbus_wdata;
      assign d_bus_wstrb = dbus_wstrb;
      assign dbus_ready = d_bus_ready;
      assign dbus_rdata = d_bus_rdata;
      assign dbus_err = d_bus_err;
    end
  endgenerate

  axbus_mux #(.RAM_SIZE(RAM_BYTES)) u_ibus_mux (
    .m_valid(i_bus_valid), .m_addr(i_bus_addr), .m_ready(i_bus_ready),
    .m_rdata(i_bus_rdata), .m_err(i_bus_err),
    .rom_valid(i_rom_valid), .rom_ready(i_rom_ready), .rom_rdata(i_rom_rdata), .rom_err(i_rom_err),
    .ram_valid(i_ram_valid), .ram_ready(i_ram_ready), .ram_rdata(i_ram_rdata), .ram_err(i_ram_err),
    .test_valid(i_test_valid), .test_ready(i_test_ready), .test_rdata(i_test_rdata), .test_err(i_test_err),
    .clint_valid(i_clint_valid), .clint_ready(i_clint_ready), .clint_rdata(i_clint_rdata), .clint_err(i_clint_err),
    .uart_valid(i_uart_valid), .uart_ready(i_uart_ready), .uart_rdata(i_uart_rdata), .uart_err(i_uart_err),
    .spi_valid(i_spi_valid), .spi_ready(i_spi_ready), .spi_rdata(i_spi_rdata), .spi_err(i_spi_err),
    .role_valid(i_role_valid), .role_ready(i_role_ready), .role_rdata(i_role_rdata), .role_err(i_role_err)
  );

  axbus_mux #(.RAM_SIZE(RAM_BYTES)) u_dbus_mux (
    .m_valid(d_bus_valid), .m_addr(d_bus_addr), .m_ready(d_bus_ready),
    .m_rdata(d_bus_rdata), .m_err(d_bus_err),
    .rom_valid(d_rom_valid), .rom_ready(d_rom_ready), .rom_rdata(d_rom_rdata), .rom_err(d_rom_err),
    .ram_valid(d_ram_valid), .ram_ready(d_ram_ready), .ram_rdata(d_ram_rdata), .ram_err(d_ram_err),
    .test_valid(d_test_valid), .test_ready(d_test_ready), .test_rdata(d_test_rdata), .test_err(d_test_err),
    .clint_valid(d_clint_valid), .clint_ready(d_clint_ready), .clint_rdata(d_clint_rdata), .clint_err(d_clint_err),
    .uart_valid(d_uart_valid), .uart_ready(d_uart_ready), .uart_rdata(d_uart_rdata), .uart_err(d_uart_err),
    .spi_valid(d_spi_valid), .spi_ready(d_spi_ready), .spi_rdata(d_spi_rdata), .spi_err(d_spi_err),
    .role_valid(d_role_valid), .role_ready(d_role_ready), .role_rdata(d_role_rdata), .role_err(d_role_err)
  );

  axrom #(.INIT_FILE(ROM_INIT_FILE)) u_rom (
    .clk(clk), .i_valid(i_rom_valid), .i_addr(i_bus_addr), .i_wdata(i_bus_wdata),
    .i_wstrb(i_bus_wstrb), .i_ready(i_rom_ready), .i_rdata(i_rom_rdata), .i_err(i_rom_err),
    .d_valid(d_rom_valid), .d_addr(d_bus_addr), .d_wdata(d_bus_wdata),
    .d_wstrb(d_bus_wstrb), .d_ready(d_rom_ready), .d_rdata(d_rom_rdata), .d_err(d_rom_err)
  );

  // `axmem` is a replaceable component boundary. The reference implementation
  // preserves the Phase-6 BRAM/delayed/SDRAM selection; a DIY memory component
  // only needs to implement this dual-aXbus/pin-level boundary.
  axmem #(
    .RAM_BYTES(RAM_BYTES), .USE_DRAM_MODEL(USE_DRAM_MODEL),
    .USE_SDRAM(USE_SDRAM), .SYNC_READ(SYNC_READ), .RAM_INIT_FILE(RAM_INIT_FILE)
  ) u_ram (
    .clk(clk), .rst(rst), .i_valid(i_ram_valid), .i_addr(i_bus_addr),
    .i_wdata(i_bus_wdata), .i_wstrb(i_bus_wstrb), .i_ready(i_ram_ready),
    .i_rdata(i_ram_rdata), .i_err(i_ram_err), .d_valid(d_ram_valid),
    .d_addr(d_bus_addr), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_ram_ready), .d_rdata(d_ram_rdata), .d_err(d_ram_err),
    .sdram_cke(sdram_cke), .sdram_cs_n(sdram_cs_n),
    .sdram_ras_n(sdram_ras_n), .sdram_cas_n(sdram_cas_n),
    .sdram_we_n(sdram_we_n), .sdram_ba(sdram_ba), .sdram_a(sdram_a),
    .sdram_dqm(sdram_dqm), .sdram_dq_i(sdram_dq_i),
    .sdram_dq_o(sdram_dq_o), .sdram_dq_oe(sdram_dq_oe),
    .sdram_init_done(sdram_init_done)
  );

  test_finisher u_test (
    .clk(clk), .rst(rst), .i_valid(i_test_valid), .i_wdata(i_bus_wdata), .i_wstrb(i_bus_wstrb),
    .i_ready(i_test_ready), .i_rdata(i_test_rdata), .i_err(i_test_err),
    .d_valid(d_test_valid), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_test_ready), .d_rdata(d_test_rdata), .d_err(d_test_err),
    .finished(finished), .exit_code(exit_code)
  );

  clint u_clint (
    .clk(clk), .rst(rst), .i_valid(i_clint_valid), .i_addr(i_bus_addr), .i_wdata(i_bus_wdata),
    .i_wstrb(i_bus_wstrb), .i_ready(i_clint_ready), .i_rdata(i_clint_rdata), .i_err(i_clint_err),
    .d_valid(d_clint_valid), .d_addr(d_bus_addr), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_clint_ready), .d_rdata(d_clint_rdata), .d_err(d_clint_err),
    .irq_software(irq_software), .irq_timer(irq_timer)
  );

  uart u_uart (
    .clk(clk), .rst(rst), .i_valid(i_uart_valid), .i_addr(i_bus_addr), .i_wdata(i_bus_wdata),
    .i_wstrb(i_bus_wstrb), .i_ready(i_uart_ready), .i_rdata(i_uart_rdata), .i_err(i_uart_err),
    .d_valid(d_uart_valid), .d_addr(d_bus_addr), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_uart_ready), .d_rdata(d_uart_rdata), .d_err(d_uart_err),
    .tx_valid(uart_tx_valid), .tx_data(uart_tx_data), .tx_ready(uart_tx_ready),
    .rx_valid(uart_rx_valid), .rx_data(uart_rx_data), .rx_ready(uart_rx_ready)
  );

  // The selected role component fills the fixed 0x4000_0000 window.  The
  // shell is identical whichever role (or role.none) a profile selects; a
  // role only sees its window and never replaces shell devices.
  axrole u_role (
    .clk(clk), .rst(rst), .i_valid(i_role_valid), .i_addr(i_bus_addr), .i_wdata(i_bus_wdata),
    .i_wstrb(i_bus_wstrb), .i_ready(i_role_ready), .i_rdata(i_role_rdata), .i_err(i_role_err),
    .d_valid(d_role_valid), .d_addr(d_bus_addr), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_role_ready), .d_rdata(d_role_rdata), .d_err(d_role_err)
  );

  axspi u_spi (
    .clk(clk), .rst(rst), .i_valid(i_spi_valid), .i_addr(i_bus_addr), .i_wdata(i_bus_wdata),
    .i_wstrb(i_bus_wstrb), .i_ready(i_spi_ready), .i_rdata(i_spi_rdata), .i_err(i_spi_err),
    .d_valid(d_spi_valid), .d_addr(d_bus_addr), .d_wdata(d_bus_wdata), .d_wstrb(d_bus_wstrb),
    .d_ready(d_spi_ready), .d_rdata(d_spi_rdata), .d_err(d_spi_err),
    .spi_sclk(spi_sclk), .spi_mosi(spi_mosi), .spi_cs_n(spi_cs_n), .spi_miso(spi_miso)
  );
endmodule
