// Seed: 3940469475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  always @(posedge 1 or posedge id_1) disable id_7;
  assign id_6 = 1;
  tri0 id_8;
  wire id_9;
  assign id_8 = 1;
  always @(id_4 or id_6) begin : LABEL_0
    id_8 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input supply0 id_2
    , id_8,
    output tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6
);
  always_latch @(posedge id_6) begin : LABEL_0
    id_8 <= id_1;
  end
  wor id_9 = 1 * 1;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1;
endmodule
