// Seed: 178714814
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  timeunit 1ps;
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input uwire id_7
);
  tri id_9;
  assign id_5 = id_9;
  assign id_1 = 1;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  supply1 id_12 = 1;
  id_13(
      .id_0(1'b0), .id_1(1), .id_2(1'd0), .id_3(1'h0), .id_4(1)
  );
endmodule
