// Seed: 3188910207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  input wire id_1;
  parameter id_3 = -1;
  bit id_4 = id_3, id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always id_2 = id_3;
  initial id_5 <= -1;
  assign id_5 = id_1;
  assign id_4 = id_4;
endmodule
program module_2 #(
    parameter id_1 = 32'd63
) (
    _id_1
);
  output wire _id_1;
  always $clog2(21);
  ;
  logic id_2[id_1 : id_1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endprogram
