/**************************************************************************************
* Copyright (c) 2020 Institute of Computing Technology, CAS
* Copyright (c) 2020 University of Chinese Academy of Sciences
* 
* NutShell is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2. 
* You may obtain a copy of Mulan PSL v2 at:
*             http://license.coscl.org.cn/MulanPSL2 
* 
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER 
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR 
* FIT FOR A PARTICULAR PURPOSE.  
*
* See the Mulan PSL v2 for more details.  
***************************************************************************************/

package nutcore

import chisel3._
import chisel3.util._

import utils._

class WritebackDelayer(bru: Boolean = false, name: String = "unnamedDelayer") extends NutCoreModule with HasRSConst with HasBackendConst {
  val io = IO(new Bundle {
    val in = Flipped(Decoupled(new OOCommitIO))
    val out = Decoupled(new OOCommitIO)
    val cdb = Vec(rsCommitWidth, Flipped(Valid(new OOCommitIO)))
    val brMaskIn = Input(UInt(robInstCapacity.W))
    val brMaskOut = Output(UInt(robInstCapacity.W))
    val flush = Input(Bool())
    val checkpointIn = if (bru) Some(Input(UInt(log2Up(checkpointSize).W))) else None
    val freeCheckpoint = if (bru) Some(Output(Valid(UInt(log2Up(checkpointSize).W)))) else None
  })

  val valid = RegInit(false.B)
  val brMask = Reg(UInt(io.brMaskIn.getWidth.W))
  
  def needMispredictionRecovery(brMask: UInt) = {
    List.tabulate(CommitWidth)(i => (io.cdb(i).bits.decode.cf.redirect.valid && (io.cdb(i).bits.decode.cf.redirect.rtype === 1.U) && brMask(io.cdb(i).bits.prfidx))).foldRight(false.B)((sum, i) => sum | i)
  }

  def updateBrMask(brMask: UInt) = {
    brMask & ~ List.tabulate(CommitWidth)(i => (UIntToOH(io.cdb(i).bits.prfidx) & Fill(robInstCapacity, io.cdb(i).valid))).foldRight(0.U)((sum, i) => sum | i)
  }

  brMask := updateBrMask(brMask)
  when(io.in.fire()){brMask := updateBrMask(io.brMaskIn)}
  when(needMispredictionRecovery(brMask) || io.out.fire()){valid := false.B}
  when(io.in.fire()){valid := true.B}
  when(io.flush) {valid := false.B}

  io.brMaskOut := brMask

  io.in.ready := (!valid || io.out.fire()) && !needMispredictionRecovery(io.brMaskIn)
  io.out.bits <> RegEnable(io.in.bits, io.in.fire())
  io.out.valid := valid

  if(bru){
    io.freeCheckpoint.get.bits <> RegEnable(io.checkpointIn.get, io.in.fire())
    io.freeCheckpoint.get.valid := io.out.fire()
  }

  Debug(){
    when(valid){printf("[WBDelay-"+name+"] delayer valid: pc %x brMask %x\n", io.out.bits.decode.cf.pc, brMask)}
  }
}


object WritebackDelayer {
  def apply(in: Data, brmask: UInt, cdb: Data, flush: Bool) = {
    val delayer = Module(new WritebackDelayer())
    delayer.io.in := in
    delayer.io.cdb := cdb
    delayer.io.brMaskIn := brmask
    delayer.io.flush := flush
    delayer
  }
}
