SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE upgrade_mode yes
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name design_1_mig_7series_0_0
SET_PARAMETER xml_input_file C:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path D:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.1
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.1
SET_CORE_PATH D:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_DATASHEET D:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1/data/docs/ds176_7series_MIS.pdf
