// Seed: 995179600
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4
);
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri1 id_11,
    input uwire id_12,
    input uwire id_13,
    output tri1 id_14,
    output logic id_15,
    output supply1 id_16,
    input tri1 id_17,
    input supply0 id_18
);
  id_20(
      -1, id_13
  );
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_4,
      id_6
  );
  always id_15 <= -1;
  assign id_6 = id_9 - 1'h0;
endmodule
