<stg><name>conv_bckwd</name>


<trans_list>

<trans id="1117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="4" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="4" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="18" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="19" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="27" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="33" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="43" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="46" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="53" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="63" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="65" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="70" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="78" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="80" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="81" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="82" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="82" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="86" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="93" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="95" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="96" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="98" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="100" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="108" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="109" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="109" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="1"/>
</and_exp><and_exp><literal name="cmp13091" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="113" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109_1" val="1"/>
</and_exp><and_exp><literal name="cmp13286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="116" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="132" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="137" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="146" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="155" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="157" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="159" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="164" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="165" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="165" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="168" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="172" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="172" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="174" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="179" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="181" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="183" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:38 %FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW

]]></Node>
<StgValue><ssdm name="FW_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:39 %FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH

]]></Node>
<StgValue><ssdm name="FH_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:40 %W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:41 %H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H

]]></Node>
<StgValue><ssdm name="H_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:42 %C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:43 %F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F

]]></Node>
<StgValue><ssdm name="F_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:44 %dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:45 %db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db

]]></Node>
<StgValue><ssdm name="db_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:46 %dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw

]]></Node>
<StgValue><ssdm name="dw_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:47 %dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:48 %w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:49 %x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:50 %xbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="xbuf"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:51 %wbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="wbuf"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:52 %dybuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dybuf"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:53 %dxbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dxbuf"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:54 %dwbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dwbuf"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph189:55 %dbbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dbbuf"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph189:57 %trunc_ln37 = trunc i32 %W_read

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph189:58 %trunc_ln37_1 = trunc i32 %H_read

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph189:59 %empty = trunc i32 %C_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="212" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph189:60 %empty_46 = mul i30 %trunc_ln37, i30 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph189:61 %cast = zext i32 %C_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph189:62 %cast1 = zext i32 %H_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph189:63 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph189:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 200, void @empty_33, void @empty_32, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_34, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_37, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_38, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_39, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_30, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph189:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph189:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph189:56 %cmp2176 = icmp_sgt  i32 %W_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp2176"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph189:60 %empty_46 = mul i30 %trunc_ln37, i30 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph189:63 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph189:64 %br_ln37 = br void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %.lr.ph189, i64 %add_ln37_1, void %._crit_edge180

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i = phi i32 0, void %.lr.ph189, i32 %select_ln37_1, void %._crit_edge180

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j = phi i32 0, void %.lr.ph189, i32 %add_ln38, void %._crit_edge180

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln37_1 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln37 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln37 = br i1 %icmp_ln37, void %._crit_edge185.loopexit, void %._crit_edge190.loopexit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185.loopexit:0 %add_ln37 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185.loopexit:2 %icmp_ln38 = icmp_eq  i32 %j, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge185.loopexit:3 %select_ln37 = select i1 %icmp_ln38, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge185.loopexit:4 %select_ln37_1 = select i1 %icmp_ln38, i32 %add_ln37, i32 %i

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge185.loopexit:5 %trunc_ln37_2 = trunc i32 %select_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge185.loopexit:7 %trunc_ln37_3 = trunc i32 %select_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge185.loopexit:11 %trunc_ln38 = trunc i32 %select_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge190.loopexit:0 %icmp_ln47 = icmp_sgt  i32 %F_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge190.loopexit:1 %br_ln47 = br i1 %icmp_ln47, void %._crit_edge175.thread, void %.lr.ph174

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph174:6 %cast3 = zext i32 %FH_read

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph174:7 %bound4 = mul i64 %cast, i64 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="273" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge185.loopexit:6 %mul_ln37 = mul i30 %trunc_ln37_2, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge185.loopexit:13 %empty_49 = mul i30 %trunc_ln38, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="275" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge185.loopexit:6 %mul_ln37 = mul i30 %trunc_ln37_2, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge185.loopexit:13 %empty_49 = mul i30 %trunc_ln38, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="277" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge185.loopexit:14 %empty_50 = add i30 %empty_49, i30 %mul_ln37

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge185.loopexit:15 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185.loopexit:16 %empty_51 = add i32 %tmp_1, i32 %x_read

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge185.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge185.loopexit:8 %zext_ln40 = zext i4 %trunc_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge185.loopexit:9 %mul_ln40 = mul i11 %zext_ln40, i11 100

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge185.loopexit:10 %zext_ln38 = zext i11 %mul_ln40

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge185.loopexit:12 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge185.loopexit:17 %br_ln39 = br i1 %cmp2176, void %._crit_edge180, void %.lr.ph179

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph179:0 %trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_51, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph179:1 %sext_ln39 = sext i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph179:2 %gmem_addr = getelementptr i32 %gmem, i32 %sext_ln39

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="290" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="291" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="292" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32">
<![CDATA[
.lr.ph179:4 %trunc_ln40 = trunc i32 %select_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="10">
<![CDATA[
.lr.ph179:5 %zext_ln40_1 = zext i10 %trunc_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph179:6 %add_ln40 = add i12 %zext_ln38, i12 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="12">
<![CDATA[
.lr.ph179:7 %zext_ln39 = zext i12 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph179:8 %mul_ln39 = mul i17 %zext_ln39, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="298" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph179:8 %mul_ln39 = mul i17 %zext_ln39, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="300" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph179:8 %mul_ln39 = mul i17 %zext_ln39, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="302" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph179:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph179:8 %mul_ln39 = mul i17 %zext_ln39, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph179:9 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k = phi i31 %add_ln39, void %.split72, i31 0, void %.lr.ph179

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln39 = add i31 %k, i31 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_cast = zext i31 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln39 = icmp_eq  i32 %k_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln39 = br i1 %icmp_ln39, void %.split72, void %._crit_edge180.loopexit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="31">
<![CDATA[
.split72:3 %trunc_ln40_1 = trunc i31 %k

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split72:4 %add_ln40_1 = add i17 %mul_ln39, i17 %trunc_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="314" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split72:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split72:0 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.split72:2 %bitcast_ln40 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="17">
<![CDATA[
.split72:5 %zext_ln40_2 = zext i17 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split72:6 %xbuf_addr = getelementptr i32 %xbuf, i32 0, i32 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="xbuf_addr"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
.split72:7 %store_ln40 = store i32 %bitcast_ln40, i17 %xbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split72:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge180.loopexit:0 %br_ln0 = br void %._crit_edge180

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge180:0 %add_ln38 = add i32 %select_ln37, i32 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge180:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="324" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175.thread:0 %add_ln60 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175.thread:1 %sub_ln60_1 = sub i32 %add_ln60, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln60_1"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge175.thread:2 %br_ln66 = br void %._crit_edge140

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="327" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph174:7 %bound4 = mul i64 %cast, i64 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph174:3 %empty_52 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="95" op_0_bw="31">
<![CDATA[
.lr.ph174:8 %cast13 = zext i31 %empty_52

]]></Node>
<StgValue><ssdm name="cast13"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="95" op_0_bw="64">
<![CDATA[
.lr.ph174:9 %cast14 = zext i64 %bound4

]]></Node>
<StgValue><ssdm name="cast14"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph174:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph174:1 %trunc_ln47 = trunc i32 %FW_read

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph174:2 %trunc_ln47_1 = trunc i32 %FH_read

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph174:4 %empty_53 = mul i30 %trunc_ln47, i30 %trunc_ln47_1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph174:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="336" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph174:4 %empty_53 = mul i30 %trunc_ln47, i30 %trunc_ln47_1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph174:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="338" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph174:5 %empty_54 = mul i30 %empty_53, i30 %empty

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph174:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="340" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph174:0 %cmp20156 = icmp_sgt  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp20156"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph174:5 %empty_54 = mul i30 %empty_53, i30 %empty

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph174:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph174:11 %icmp_ln49 = icmp_eq  i32 %FH_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph174:12 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %j_1 = phi i32 0, void %.lr.ph174, i32 %select_ln48_3, void %._crit_edge160

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="32">
<![CDATA[
:6 %trunc_ln48 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:7 %empty_55 = mul i30 %trunc_ln48, i30 %empty_53

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32">
<![CDATA[
:8 %trunc_ln51 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten33 = phi i95 0, void %.lr.ph174, i95 %add_ln47_1, void %._crit_edge160

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_1 = phi i31 0, void %.lr.ph174, i31 %select_ln47_1, void %._crit_edge160

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten10 = phi i64 0, void %.lr.ph174, i64 %select_ln48_4, void %._crit_edge160

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %k_1 = phi i32 0, void %.lr.ph174, i32 %add_ln49, void %._crit_edge160

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
:5 %add_ln47_1 = add i95 %indvar_flatten33, i95 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:7 %empty_55 = mul i30 %trunc_ln48, i30 %empty_53

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
:9 %icmp_ln47_1 = icmp_eq  i95 %indvar_flatten33, i95 %bound15

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln47 = br i1 %icmp_ln47_1, void %._crit_edge170.loopexit, void %._crit_edge175

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge170.loopexit:2 %icmp_ln48 = icmp_eq  i64 %indvar_flatten10, i64 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:5 %add_ln66_1 = add i32 %H_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:6 %sub_ln66_1 = sub i32 %add_ln66_1, i32 %FH_read

]]></Node>
<StgValue><ssdm name="sub_ln66_1"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge175:7 %empty_61 = trunc i32 %sub_ln66_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="361" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge170.loopexit:0 %add_ln47 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge170.loopexit:3 %select_ln47 = select i1 %icmp_ln48, i32 0, i32 %j_1

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge170.loopexit:4 %select_ln47_1 = select i1 %icmp_ln48, i31 %add_ln47, i31 %i_1

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge170.loopexit:5 %trunc_ln47_2 = trunc i31 %select_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="31">
<![CDATA[
._crit_edge170.loopexit:7 %trunc_ln51_1 = trunc i31 %select_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge170.loopexit:8 %tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln51_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge170.loopexit:9 %zext_ln51 = zext i7 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge170.loopexit:10 %tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln51_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge170.loopexit:11 %zext_ln51_1 = zext i5 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge170.loopexit:12 %add_ln51 = add i8 %zext_ln51, i8 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge170.loopexit:13 %zext_ln48 = zext i8 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge170.loopexit:15 %select_ln47_3 = select i1 %icmp_ln48, i7 0, i7 %trunc_ln51

]]></Node>
<StgValue><ssdm name="select_ln47_3"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge170.loopexit:16 %icmp_ln49_1 = icmp_eq  i32 %k_1, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge170.loopexit:17 %select_ln47_4 = select i1 %icmp_ln48, i1 %icmp_ln49, i1 %icmp_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln47_4"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge170.loopexit:18 %add_ln48 = add i32 %select_ln47, i32 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge170.loopexit:20 %or_ln48 = or i1 %select_ln47_4, i1 %icmp_ln48

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge170.loopexit:21 %select_ln48 = select i1 %or_ln48, i32 0, i32 %k_1

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge170.loopexit:22 %trunc_ln48_1 = trunc i32 %add_ln48

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge170.loopexit:25 %trunc_ln51_2 = trunc i32 %add_ln48

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge170.loopexit:26 %select_ln48_2 = select i1 %select_ln47_4, i7 %trunc_ln51_2, i7 %select_ln47_3

]]></Node>
<StgValue><ssdm name="select_ln48_2"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="7">
<![CDATA[
._crit_edge170.loopexit:27 %zext_ln51_2 = zext i7 %select_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge170.loopexit:28 %add_ln51_1 = add i9 %zext_ln48, i9 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge170.loopexit:33 %select_ln48_3 = select i1 %select_ln47_4, i32 %add_ln48, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="select_ln48_3"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge170.loopexit:34 %trunc_ln49 = trunc i32 %select_ln48

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="385" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:6 %mul_ln47 = mul i30 %trunc_ln47_2, i30 %empty_54

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln47_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:23 %p_mid18 = mul i30 %trunc_ln48_1, i30 %empty_53

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:36 %empty_58 = mul i30 %trunc_ln49, i30 %trunc_ln47

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="388" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:6 %mul_ln47 = mul i30 %trunc_ln47_2, i30 %empty_54

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln47_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:23 %p_mid18 = mul i30 %trunc_ln48_1, i30 %empty_53

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:36 %empty_58 = mul i30 %trunc_ln49, i30 %trunc_ln47

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="391" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln47_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge170.loopexit:14 %select_ln47_2 = select i1 %icmp_ln48, i30 0, i30 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge170.loopexit:24 %select_ln48_1 = select i1 %select_ln47_4, i30 %p_mid18, i30 %select_ln47_2

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:37 %tmp1 = add i30 %mul_ln47, i30 %empty_58

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:38 %empty_59 = add i30 %tmp1, i30 %select_ln48_1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge170.loopexit:39 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_59, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge170.loopexit:40 %empty_60 = add i32 %tmp_7, i32 %w_read

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge170.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge170.loopexit:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_5_VITIS_LOOP_49_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge170.loopexit:29 %zext_ln51_3 = zext i9 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge170.loopexit:30 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln51_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="11">
<![CDATA[
._crit_edge170.loopexit:31 %zext_ln51_4 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge170.loopexit:32 %add_ln51_2 = add i30 %zext_ln51_4, i30 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge170.loopexit:35 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge170.loopexit:41 %br_ln50 = br i1 %cmp20156, void %._crit_edge160, void %.lr.ph159

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph159:0 %trunc_ln6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_60, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph159:1 %sext_ln50 = sext i30 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph159:2 %gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln50

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph159:4 %trunc_ln51_3 = trunc i32 %select_ln48

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="9">
<![CDATA[
.lr.ph159:5 %zext_ln51_5 = zext i9 %trunc_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph159:6 %add_ln51_3 = add i30 %add_ln51_2, i30 %zext_ln51_5

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="30">
<![CDATA[
.lr.ph159:7 %trunc_ln51_4 = trunc i30 %add_ln51_3

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph159:8 %trunc_ln51_5 = trunc i30 %add_ln51_3

]]></Node>
<StgValue><ssdm name="trunc_ln51_5"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.lr.ph159:9 %p_shl1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln51_5, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph159:10 %add_ln51_4 = add i12 %p_shl1_cast, i12 %trunc_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="416" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="417" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="418" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="419" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="420" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="421" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph159:3 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph159:11 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l = phi i31 %add_ln50, void %.split64, i31 0, void %.lr.ph159

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln50 = add i31 %l, i31 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_cast = zext i31 %l

]]></Node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln50 = icmp_eq  i32 %l_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln50 = br i1 %icmp_ln50, void %.split64, void %._crit_edge160.loopexit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="31">
<![CDATA[
.split64:3 %trunc_ln51_6 = trunc i31 %l

]]></Node>
<StgValue><ssdm name="trunc_ln51_6"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split64:4 %add_ln51_5 = add i12 %add_ln51_4, i12 %trunc_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="432" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split64:1 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="433" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split64:0 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="434" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
.split64:2 %bitcast_ln51 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="435" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="12">
<![CDATA[
.split64:5 %zext_ln51_6 = zext i12 %add_ln51_5

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="436" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split64:6 %wbuf_addr = getelementptr i32 %wbuf, i32 0, i32 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="wbuf_addr"/></StgValue>
</operation>

<operation id="437" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split64:7 %store_ln51 = store i32 %bitcast_ln51, i12 %wbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="438" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.split64:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="439" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge160.loopexit:0 %br_ln0 = br void %._crit_edge160

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="440" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge160:0 %add_ln49 = add i32 %select_ln48, i32 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="441" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge160:1 %add_ln48_1 = add i64 %indvar_flatten10, i64 1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge160:2 %select_ln48_4 = select i1 %icmp_ln48, i64 1, i64 %add_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln48_4"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge160:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="63" op_0_bw="31">
<![CDATA[
._crit_edge175:9 %zext_ln60 = zext i31 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge175:10 %zext_ln60_1 = zext i32 %sub_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge175:11 %mul_ln60 = mul i63 %zext_ln60, i63 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="447" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:0 %sub_ln60 = sub i32 %W_read, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:1 %outW = add i32 %sub_ln60, i32 1

]]></Node>
<StgValue><ssdm name="outW"/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:2 %cmp52141 = icmp_sgt  i32 %outW, i32 0

]]></Node>
<StgValue><ssdm name="cmp52141"/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:3 %add_ln66 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="451" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175:4 %sub_ln66 = sub i32 %add_ln66, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge175:8 %empty_62 = trunc i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge175:11 %mul_ln60 = mul i63 %zext_ln60, i63 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge175:12 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="455" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten44 = phi i63 0, void %._crit_edge175, i63 %add_ln66_3, void %._crit_edge145

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="456" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i31 0, void %._crit_edge175, i31 %select_ln66_1, void %._crit_edge145

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="457" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_2 = phi i32 0, void %._crit_edge175, i32 %add_ln67, void %._crit_edge145

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="458" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3 %add_ln66_3 = add i63 %indvar_flatten44, i63 1

]]></Node>
<StgValue><ssdm name="add_ln66_3"/></StgValue>
</operation>

<operation id="459" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:4 %icmp_ln66 = icmp_eq  i63 %indvar_flatten44, i63 %mul_ln60

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="460" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln66 = br i1 %icmp_ln66, void %._crit_edge150.loopexit, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="461" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge150.loopexit:0 %add_ln66_2 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="462" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge150.loopexit:2 %icmp_ln67 = icmp_eq  i32 %j_2, i32 %sub_ln66_1

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="463" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge150.loopexit:4 %select_ln66_1 = select i1 %icmp_ln67, i31 %add_ln66_2, i31 %i_2

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge150.loopexit:5 %trunc_ln66 = trunc i31 %select_ln66_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="31">
<![CDATA[
._crit_edge150.loopexit:7 %trunc_ln66_1 = trunc i31 %select_ln66_1

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph139.preheader.preheader:0 %br_ln82 = br void %.lr.ph139.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="467" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge150.loopexit:6 %mul_ln66 = mul i30 %trunc_ln66, i30 %empty_61

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="468" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge150.loopexit:6 %mul_ln66 = mul i30 %trunc_ln66, i30 %empty_61

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="469" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge150.loopexit:3 %select_ln66 = select i1 %icmp_ln67, i32 0, i32 %j_2

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="470" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge150.loopexit:11 %trunc_ln67 = trunc i32 %select_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="471" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge150.loopexit:13 %tmp = add i30 %trunc_ln67, i30 %mul_ln66

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="472" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge150.loopexit:14 %empty_64 = mul i30 %empty_62, i30 %tmp

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="473" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge150.loopexit:14 %empty_64 = mul i30 %empty_62, i30 %tmp

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="474" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge150.loopexit:15 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_64, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge150.loopexit:16 %empty_65 = add i32 %tmp_9, i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="476" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge150.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_66_8_VITIS_LOOP_67_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge150.loopexit:8 %zext_ln69 = zext i4 %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge150.loopexit:9 %mul_ln69 = mul i11 %zext_ln69, i11 100

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge150.loopexit:10 %zext_ln67 = zext i11 %mul_ln69

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge150.loopexit:12 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge150.loopexit:17 %br_ln68 = br i1 %cmp52141, void %._crit_edge145, void %.lr.ph144

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph144:0 %trunc_ln9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_65, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph144:1 %sext_ln68 = sext i30 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph144:2 %gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln68

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="486" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="487" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="488" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="489" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="32">
<![CDATA[
.lr.ph144:4 %trunc_ln69 = trunc i32 %select_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="490" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="10">
<![CDATA[
.lr.ph144:5 %zext_ln69_1 = zext i10 %trunc_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="491" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph144:6 %add_ln69 = add i12 %zext_ln67, i12 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="12">
<![CDATA[
.lr.ph144:7 %zext_ln68 = zext i12 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph144:8 %mul_ln68 = mul i17 %zext_ln68, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="494" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="495" st_id="57" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph144:8 %mul_ln68 = mul i17 %zext_ln68, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="496" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="497" st_id="58" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph144:8 %mul_ln68 = mul i17 %zext_ln68, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="498" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph144:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="499" st_id="59" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph144:8 %mul_ln68 = mul i17 %zext_ln68, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="500" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph144:9 %br_ln68 = br void

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k_2 = phi i32 %add_ln68, void %.split58, i32 0, void %.lr.ph144

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="502" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln68 = add i32 %k_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="503" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="504" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln68 = icmp_eq  i32 %k_2, i32 %sub_ln66

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="505" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln68 = br i1 %icmp_ln68, void %.split58, void %._crit_edge145.loopexit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="17" op_0_bw="32">
<![CDATA[
.split58:3 %trunc_ln69_1 = trunc i32 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="507" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split58:4 %add_ln69_1 = add i17 %mul_ln68, i17 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="508" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split58:1 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="509" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split58:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="510" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
.split58:2 %bitcast_ln69 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln69"/></StgValue>
</operation>

<operation id="511" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="17">
<![CDATA[
.split58:5 %zext_ln69_2 = zext i17 %add_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="512" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split58:6 %dybuf_addr = getelementptr i32 %dybuf, i32 0, i32 %zext_ln69_2

]]></Node>
<StgValue><ssdm name="dybuf_addr"/></StgValue>
</operation>

<operation id="513" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
.split58:7 %store_ln69 = store i32 %bitcast_ln69, i17 %dybuf_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="514" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.split58:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="515" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp52141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge145.loopexit:0 %br_ln0 = br void %._crit_edge145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="516" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge145:0 %add_ln67 = add i32 %select_ln66, i32 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="517" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge145:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
.lr.ph139.preheader:0 %indvar_flatten78 = phi i95 %add_ln82_1, void %._crit_edge125, i95 0, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten78"/></StgValue>
</operation>

<operation id="519" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph139.preheader:3 %j_3 = phi i32 %select_ln83_3, void %._crit_edge125, i32 0, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="520" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph139.preheader:5 %add_ln82_1 = add i95 %indvar_flatten78, i95 1

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="521" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph139.preheader:6 %trunc_ln83 = trunc i32 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="522" st_id="64" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph139.preheader:7 %empty_66 = mul i30 %trunc_ln83, i30 %empty_53

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="523" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph139.preheader:8 %trunc_ln86 = trunc i32 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="524" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph139.preheader:9 %icmp_ln82 = icmp_eq  i95 %indvar_flatten78, i95 %bound15

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="525" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph139.preheader:1 %i_3 = phi i31 %select_ln82_1, void %._crit_edge125, i31 0, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="526" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph139.preheader:2 %indvar_flatten55 = phi i64 %select_ln83_4, void %._crit_edge125, i64 0, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="527" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph139.preheader:4 %k_3 = phi i32 %add_ln84, void %._crit_edge125, i32 0, void %.lr.ph139.preheader.preheader

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="528" st_id="65" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph139.preheader:7 %empty_66 = mul i30 %trunc_ln83, i30 %empty_53

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="529" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph139.preheader:10 %br_ln82 = br i1 %icmp_ln82, void %._crit_edge135.loopexit, void %._crit_edge140.loopexit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="530" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge135.loopexit:0 %add_ln82 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="531" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge135.loopexit:2 %icmp_ln83 = icmp_eq  i64 %indvar_flatten55, i64 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="532" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge135.loopexit:4 %select_ln82_1 = select i1 %icmp_ln83, i31 %add_ln82, i31 %i_3

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="533" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge135.loopexit:5 %trunc_ln82 = trunc i31 %select_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="534" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="31">
<![CDATA[
._crit_edge135.loopexit:7 %trunc_ln86_1 = trunc i31 %select_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="535" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge135.loopexit:16 %icmp_ln84 = icmp_eq  i32 %k_3, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="536" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge135.loopexit:17 %select_ln82_4 = select i1 %icmp_ln83, i1 %icmp_ln49, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="select_ln82_4"/></StgValue>
</operation>

<operation id="537" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge135.loopexit:20 %or_ln83 = or i1 %select_ln82_4, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="538" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge135.loopexit:21 %select_ln83 = select i1 %or_ln83, i32 0, i32 %k_3

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge135.loopexit:34 %trunc_ln84 = trunc i32 %select_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="540" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge140.loopexit:0 %br_ln0 = br void %._crit_edge140

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="541" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge140:0 %add46405 = phi i32 %sub_ln60_1, void %._crit_edge175.thread, i32 %outW, void %._crit_edge140.loopexit

]]></Node>
<StgValue><ssdm name="add46405"/></StgValue>
</operation>

<operation id="542" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge140:1 %add_ln59 = add i32 %H_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="543" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge140:2 %outH = sub i32 %add_ln59, i32 %FH_read

]]></Node>
<StgValue><ssdm name="outH"/></StgValue>
</operation>

<operation id="544" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge140:3 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="545" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge135.loopexit:3 %select_ln82 = select i1 %icmp_ln83, i32 0, i32 %j_3

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="546" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:6 %mul_ln82 = mul i30 %trunc_ln82, i30 %empty_54

]]></Node>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</operation>

<operation id="547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge135.loopexit:8 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln86_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge135.loopexit:9 %zext_ln86 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge135.loopexit:10 %tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln86_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge135.loopexit:11 %zext_ln86_1 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge135.loopexit:12 %add_ln86 = add i8 %zext_ln86, i8 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge135.loopexit:13 %zext_ln83 = zext i8 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge135.loopexit:15 %select_ln82_3 = select i1 %icmp_ln83, i7 0, i7 %trunc_ln86

]]></Node>
<StgValue><ssdm name="select_ln82_3"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge135.loopexit:18 %add_ln83 = add i32 %select_ln82, i32 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge135.loopexit:22 %trunc_ln83_1 = trunc i32 %add_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="556" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge135.loopexit:25 %trunc_ln86_2 = trunc i32 %add_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln86_2"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge135.loopexit:26 %select_ln83_2 = select i1 %select_ln82_4, i7 %trunc_ln86_2, i7 %select_ln82_3

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="7">
<![CDATA[
._crit_edge135.loopexit:27 %zext_ln86_2 = zext i7 %select_ln83_2

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge135.loopexit:28 %add_ln86_1 = add i9 %zext_ln83, i9 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="560" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge135.loopexit:33 %select_ln83_3 = select i1 %select_ln82_4, i32 %add_ln83, i32 %select_ln82

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:36 %empty_69 = mul i30 %trunc_ln84, i30 %trunc_ln47

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="562" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:6 %mul_ln82 = mul i30 %trunc_ln82, i30 %empty_54

]]></Node>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</operation>

<operation id="563" st_id="67" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:23 %p_mid153 = mul i30 %trunc_ln83_1, i30 %empty_53

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>

<operation id="564" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:36 %empty_69 = mul i30 %trunc_ln84, i30 %trunc_ln47

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="565" st_id="68" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:23 %p_mid153 = mul i30 %trunc_ln83_1, i30 %empty_53

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="566" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge135.loopexit:14 %select_ln82_2 = select i1 %icmp_ln83, i30 0, i30 %empty_66

]]></Node>
<StgValue><ssdm name="select_ln82_2"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge135.loopexit:24 %select_ln83_1 = select i1 %select_ln82_4, i30 %p_mid153, i30 %select_ln82_2

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:37 %tmp5 = add i30 %mul_ln82, i30 %empty_69

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:38 %empty_70 = add i30 %tmp5, i30 %select_ln83_1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="570" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge135.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_11_VITIS_LOOP_83_12_VITIS_LOOP_84_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="571" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge135.loopexit:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_12_VITIS_LOOP_84_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="572" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge135.loopexit:29 %zext_ln86_3 = zext i9 %add_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_3"/></StgValue>
</operation>

<operation id="573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge135.loopexit:30 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln86_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="574" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="30" op_0_bw="11">
<![CDATA[
._crit_edge135.loopexit:31 %zext_ln86_4 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln86_4"/></StgValue>
</operation>

<operation id="575" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge135.loopexit:32 %add_ln86_2 = add i30 %zext_ln86_4, i30 %zext_ln86_3

]]></Node>
<StgValue><ssdm name="add_ln86_2"/></StgValue>
</operation>

<operation id="576" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge135.loopexit:35 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="577" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge135.loopexit:39 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_70, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="578" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge135.loopexit:40 %empty_71 = add i32 %tmp_8, i32 %dw_read

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge135.loopexit:41 %br_ln85 = br i1 %cmp20156, void %._crit_edge125, void %.lr.ph124

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph124:0 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_71, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph124:4 %trunc_ln86_3 = trunc i32 %select_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln86_3"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="30" op_0_bw="9">
<![CDATA[
.lr.ph124:5 %zext_ln86_5 = zext i9 %trunc_ln86_3

]]></Node>
<StgValue><ssdm name="zext_ln86_5"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph124:6 %add_ln86_3 = add i30 %add_ln86_2, i30 %zext_ln86_5

]]></Node>
<StgValue><ssdm name="add_ln86_3"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="30">
<![CDATA[
.lr.ph124:7 %trunc_ln86_4 = trunc i30 %add_ln86_3

]]></Node>
<StgValue><ssdm name="trunc_ln86_4"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph124:8 %trunc_ln86_5 = trunc i30 %add_ln86_3

]]></Node>
<StgValue><ssdm name="trunc_ln86_5"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.lr.ph124:9 %p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln86_5, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph124:10 %add_ln86_4 = add i12 %p_shl3_cast, i12 %trunc_ln86_4

]]></Node>
<StgValue><ssdm name="add_ln86_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="588" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph124:1 %sext_ln85 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="589" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph124:2 %gmem_addr_4 = getelementptr i32 %gmem, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="590" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="591" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="592" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="593" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="594" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="595" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="596" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph124:3 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="597" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph124:11 %br_ln85 = br void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="598" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l_1 = phi i31 %add_ln85, void %.split50, i31 0, void %.lr.ph124

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="599" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln85 = add i31 %l_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="600" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_1_cast = zext i31 %l_1

]]></Node>
<StgValue><ssdm name="l_1_cast"/></StgValue>
</operation>

<operation id="601" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="602" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln85 = icmp_eq  i32 %l_1_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="603" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="604" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln85 = br i1 %icmp_ln85, void %.split50, void %._crit_edge125.loopexit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="605" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="31">
<![CDATA[
.split50:3 %trunc_ln86_6 = trunc i31 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_6"/></StgValue>
</operation>

<operation id="606" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split50:4 %add_ln86_5 = add i12 %add_ln86_4, i12 %trunc_ln86_6

]]></Node>
<StgValue><ssdm name="add_ln86_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="607" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split50:1 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="608" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:0 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="609" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
.split50:2 %bitcast_ln86 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="610" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
.split50:5 %zext_ln86_6 = zext i12 %add_ln86_5

]]></Node>
<StgValue><ssdm name="zext_ln86_6"/></StgValue>
</operation>

<operation id="611" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split50:6 %dwbuf_addr = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln86_6

]]></Node>
<StgValue><ssdm name="dwbuf_addr"/></StgValue>
</operation>

<operation id="612" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split50:7 %store_ln86 = store i32 %bitcast_ln86, i12 %dwbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="613" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.split50:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="614" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge125.loopexit:0 %br_ln0 = br void %._crit_edge125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="615" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge125:0 %add_ln84 = add i32 %select_ln83, i32 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="616" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge125:1 %add_ln83_1 = add i64 %indvar_flatten55, i64 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="617" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge125:2 %select_ln83_4 = select i1 %icmp_ln83, i64 1, i64 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_4"/></StgValue>
</operation>

<operation id="618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge125:3 %br_ln0 = br void %.lr.ph139.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="619" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten89 = phi i64 0, void %._crit_edge140, i64 %add_ln92_1, void %._crit_edge110

]]></Node>
<StgValue><ssdm name="indvar_flatten89"/></StgValue>
</operation>

<operation id="620" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_4 = phi i32 0, void %._crit_edge140, i32 %select_ln92_1, void %._crit_edge110

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="621" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_4 = phi i32 0, void %._crit_edge140, i32 %add_ln93, void %._crit_edge110

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="622" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln92_1 = add i64 %indvar_flatten89, i64 1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="623" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln92 = icmp_eq  i64 %indvar_flatten89, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="624" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln92 = br i1 %icmp_ln92, void %._crit_edge115.loopexit, void %._crit_edge120.loopexit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="625" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge115.loopexit:0 %add_ln92 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="626" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge115.loopexit:2 %icmp_ln93 = icmp_eq  i32 %j_4, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="627" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge115.loopexit:3 %select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_4

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="628" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge115.loopexit:4 %select_ln92_1 = select i1 %icmp_ln93, i32 %add_ln92, i32 %i_4

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="629" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge115.loopexit:5 %trunc_ln92 = trunc i32 %select_ln92_1

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="630" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge115.loopexit:7 %trunc_ln92_1 = trunc i32 %select_ln92_1

]]></Node>
<StgValue><ssdm name="trunc_ln92_1"/></StgValue>
</operation>

<operation id="631" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge115.loopexit:11 %trunc_ln93 = trunc i32 %select_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="632" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge120.loopexit:0 %br_ln101 = br i1 %icmp_ln47, void %._crit_edge70, void %.lr.ph104

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="633" st_id="83" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge115.loopexit:6 %mul_ln92 = mul i30 %trunc_ln92, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="634" st_id="83" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge115.loopexit:13 %empty_74 = mul i30 %trunc_ln93, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="635" st_id="84" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge115.loopexit:6 %mul_ln92 = mul i30 %trunc_ln92, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="636" st_id="84" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge115.loopexit:13 %empty_74 = mul i30 %trunc_ln93, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="637" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge115.loopexit:14 %empty_75 = add i30 %empty_74, i30 %mul_ln92

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="638" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge115.loopexit:15 %tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_75, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="639" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge115.loopexit:16 %empty_76 = add i32 %tmp_10, i32 %dx_read

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="640" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge115.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_15_VITIS_LOOP_93_16_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="641" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge115.loopexit:8 %zext_ln95 = zext i4 %trunc_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="642" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge115.loopexit:9 %mul_ln95 = mul i11 %zext_ln95, i11 100

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="643" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge115.loopexit:10 %zext_ln93 = zext i11 %mul_ln95

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="644" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge115.loopexit:12 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="645" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge115.loopexit:17 %br_ln94 = br i1 %cmp2176, void %._crit_edge110, void %.lr.ph109

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="646" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph109:0 %trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_76, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="647" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph109:1 %sext_ln94 = sext i30 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="648" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph109:2 %gmem_addr_5 = getelementptr i32 %gmem, i32 %sext_ln94

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="649" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="650" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="651" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="652" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="653" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32">
<![CDATA[
.lr.ph109:4 %trunc_ln95 = trunc i32 %select_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="654" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="10">
<![CDATA[
.lr.ph109:5 %zext_ln95_1 = zext i10 %trunc_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="655" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph109:6 %add_ln95 = add i12 %zext_ln93, i12 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="656" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="17" op_0_bw="12">
<![CDATA[
.lr.ph109:7 %zext_ln94 = zext i12 %add_ln95

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="657" st_id="89" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph109:8 %mul_ln94 = mul i17 %zext_ln94, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="658" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="659" st_id="90" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph109:8 %mul_ln94 = mul i17 %zext_ln94, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="660" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="661" st_id="91" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph109:8 %mul_ln94 = mul i17 %zext_ln94, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="662" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph109:3 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="663" st_id="92" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph109:8 %mul_ln94 = mul i17 %zext_ln94, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="664" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph109:9 %br_ln94 = br void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="665" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k_4 = phi i31 %add_ln94, void %.split44, i31 0, void %.lr.ph109

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="666" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln94 = add i31 %k_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="667" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_4_cast = zext i31 %k_4

]]></Node>
<StgValue><ssdm name="k_4_cast"/></StgValue>
</operation>

<operation id="668" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="669" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln94 = icmp_eq  i32 %k_4_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="670" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="671" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln94 = br i1 %icmp_ln94, void %.split44, void %._crit_edge110.loopexit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="672" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="31">
<![CDATA[
.split44:3 %trunc_ln95_1 = trunc i31 %k_4

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="673" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split44:4 %add_ln95_1 = add i17 %mul_ln94, i17 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="674" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split44:1 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="675" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split44:0 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="676" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
.split44:2 %bitcast_ln95 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln95"/></StgValue>
</operation>

<operation id="677" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="17">
<![CDATA[
.split44:5 %zext_ln95_2 = zext i17 %add_ln95_1

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="678" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split44:6 %dxbuf_addr = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="dxbuf_addr"/></StgValue>
</operation>

<operation id="679" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
.split44:7 %store_ln95 = store i32 %bitcast_ln95, i17 %dxbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="680" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
.split44:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="681" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge110.loopexit:0 %br_ln0 = br void %._crit_edge110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="682" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge110:0 %add_ln93 = add i32 %select_ln92, i32 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="683" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge110:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="684" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph104:0 %trunc_ln101 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="685" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph104:1 %trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="686" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph104:2 %sext_ln101 = sext i30 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="687" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph104:3 %gmem_addr_3 = getelementptr i32 %gmem, i32 %sext_ln101

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="688" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph104:4 %empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="689" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph104:5 %br_ln101 = br void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="690" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i31 %add_ln101, void %.split42, i31 0, void %.lr.ph104

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="691" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln101 = add i31 %i_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="692" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="693" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln101 = icmp_eq  i31 %i_5, i31 %trunc_ln101

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="694" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="695" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln101 = br i1 %icmp_ln101, void %.split42, void %.lr.ph99

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="696" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="31">
<![CDATA[
.split42:1 %trunc_ln102 = trunc i31 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="697" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
.split42:2 %zext_ln102 = zext i4 %trunc_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="698" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split42:3 %dbbuf_addr = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln102

]]></Node>
<StgValue><ssdm name="dbbuf_addr"/></StgValue>
</operation>

<operation id="699" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
.split42:4 %dbbuf_load = load i4 %dbbuf_addr

]]></Node>
<StgValue><ssdm name="dbbuf_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="700" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
.split42:4 %dbbuf_load = load i4 %dbbuf_addr

]]></Node>
<StgValue><ssdm name="dbbuf_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="701" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:0 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="702" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
.split42:5 %bitcast_ln102 = bitcast i32 %dbbuf_load

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="703" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split42:6 %write_ln102 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %bitcast_ln102, i4 15

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="704" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
.split42:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="705" st_id="101" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.lr.ph99:0 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="706" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:2 %cmp13286 = icmp_sgt  i32 %add46405, i32 0

]]></Node>
<StgValue><ssdm name="cmp13286"/></StgValue>
</operation>

<operation id="707" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:6 %icmp_ln108 = icmp_ne  i32 %add_ln59, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="708" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph99:10 %zext_ln107 = zext i32 %FH_read

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="709" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph99:11 %zext_ln107_1 = zext i32 %FW_read

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="710" st_id="101" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph99:12 %mul_ln107 = mul i64 %zext_ln107, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="711" st_id="102" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.lr.ph99:0 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="712" st_id="102" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph99:12 %mul_ln107 = mul i64 %zext_ln107, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="713" st_id="103" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.lr.ph99:0 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="714" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="96" op_0_bw="32">
<![CDATA[
.lr.ph99:13 %zext_ln107_2 = zext i32 %C_read

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="715" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="96" op_0_bw="64">
<![CDATA[
.lr.ph99:14 %zext_ln107_3 = zext i64 %mul_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="716" st_id="103" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph99:15 %mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="717" st_id="104" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.lr.ph99:0 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="718" st_id="104" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph99:15 %mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="719" st_id="105" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.lr.ph99:0 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="720" st_id="105" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph99:15 %mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="721" st_id="106" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph99:15 %mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="722" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:1 %cmp13091 = icmp_sgt  i32 %outH, i32 0

]]></Node>
<StgValue><ssdm name="cmp13091"/></StgValue>
</operation>

<operation id="723" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:3 %add_ln107 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="724" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:4 %sub_ln107 = sub i32 %add_ln107, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="725" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph99:5 %trunc_ln107 = trunc i32 %FH_read

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="726" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph99:7 %select_ln108 = select i1 %icmp_ln108, i32 %outH, i32 1

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="727" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:8 %icmp_ln109 = icmp_ne  i32 %add_ln107, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="728" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph99:9 %select_ln109 = select i1 %icmp_ln109, i32 %sub_ln107, i32 1

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="729" st_id="107" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph99:15 %mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>

<operation id="730" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph99:16 %icmp_ln112 = icmp_eq  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="731" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph99:17 %br_ln107 = br void

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="732" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %f = phi i31 %add_ln107_1, void %._crit_edge95, i31 0, void %.lr.ph99

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="733" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln107_1 = add i31 %f, i31 1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="734" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2 %icmp_ln107 = icmp_eq  i31 %f, i31 %trunc_ln101

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="735" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="736" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln107 = br i1 %icmp_ln107, void %.split40, void %.lr.ph69

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="737" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:0 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="738" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="4" op_0_bw="31">
<![CDATA[
.split40:1 %empty_81 = trunc i31 %f

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="739" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
.split40:2 %f_cast_cast = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="f_cast_cast"/></StgValue>
</operation>

<operation id="740" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="4">
<![CDATA[
.split40:3 %zext_ln114 = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="741" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split40:4 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_81, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="742" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="7">
<![CDATA[
.split40:5 %zext_ln114_1 = zext i7 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="743" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split40:6 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_81, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="744" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="5">
<![CDATA[
.split40:7 %zext_ln114_2 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="745" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split40:8 %add_ln114 = add i8 %zext_ln114_1, i8 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="746" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="8">
<![CDATA[
.split40:9 %add_ln114_cast = zext i8 %add_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_cast"/></StgValue>
</operation>

<operation id="747" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split40:10 %empty_82 = mul i11 %zext_ln114, i11 100

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="748" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="11">
<![CDATA[
.split40:11 %p_cast = zext i11 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="749" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split40:12 %dbbuf_addr_1 = getelementptr i32 %dbbuf, i32 0, i32 %f_cast_cast

]]></Node>
<StgValue><ssdm name="dbbuf_addr_1"/></StgValue>
</operation>

<operation id="750" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split40:13 %br_ln108 = br i1 %cmp13091, void %._crit_edge95, void %.lr.ph94.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="751" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="cmp13091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph94.preheader:0 %br_ln108 = br void %.lr.ph94

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="752" st_id="108" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph69:2 %bound122 = mul i64 %cast, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="bound122"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="753" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph94:0 %h = phi i32 %add_ln108, void %._crit_edge90, i32 0, void %.lr.ph94.preheader

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="754" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph94:1 %add_ln108 = add i32 %h, i32 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="755" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph94:2 %icmp_ln108_1 = icmp_eq  i32 %h, i32 %select_ln108

]]></Node>
<StgValue><ssdm name="icmp_ln108_1"/></StgValue>
</operation>

<operation id="756" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph94:3 %br_ln108 = br i1 %icmp_ln108_1, void %.split36, void %._crit_edge95.loopexit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="757" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="758" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36:1 %br_ln109 = br i1 %cmp13286, void %._crit_edge90, void %.lr.ph89

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="759" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="32">
<![CDATA[
.lr.ph89:1 %empty_83 = trunc i32 %h

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="760" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="10">
<![CDATA[
.lr.ph89:2 %h_cast_cast222 = zext i10 %empty_83

]]></Node>
<StgValue><ssdm name="h_cast_cast222"/></StgValue>
</operation>

<operation id="761" st_id="109" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph89:3 %empty_84 = add i12 %p_cast, i12 %h_cast_cast222

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="762" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="12">
<![CDATA[
.lr.ph89:4 %zext_ln109 = zext i12 %empty_84

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="763" st_id="109" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
<literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph89:5 %mul_ln109 = mul i17 %zext_ln109, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="764" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13091" val="1"/>
<literal name="icmp_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge95.loopexit:0 %br_ln0 = br void %._crit_edge95

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="765" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="1"/>
</and_exp><and_exp><literal name="cmp13091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge95:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="766" st_id="110" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph89:5 %mul_ln109 = mul i17 %zext_ln109, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="767" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph89:0 %dbbuf_load_1 = load i4 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_load_1"/></StgValue>
</operation>

<operation id="768" st_id="111" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph89:5 %mul_ln109 = mul i17 %zext_ln109, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="769" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph89:0 %dbbuf_load_1 = load i4 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_load_1"/></StgValue>
</operation>

<operation id="770" st_id="112" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph89:5 %mul_ln109 = mul i17 %zext_ln109, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="771" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph89:6 %br_ln109 = br void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="772" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %w_1 = phi i32 %add_ln109, void %._crit_edge85.loopexit, i32 0, void %.lr.ph89

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="773" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %add197191 = phi i32 %add, void %._crit_edge85.loopexit, i32 %dbbuf_load_1, void %.lr.ph89

]]></Node>
<StgValue><ssdm name="add197191"/></StgValue>
</operation>

<operation id="774" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln109 = add i32 %w_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="775" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln109_1 = icmp_eq  i32 %w_1, i32 %select_ln109

]]></Node>
<StgValue><ssdm name="icmp_ln109_1"/></StgValue>
</operation>

<operation id="776" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln109 = br i1 %icmp_ln109_1, void %.split33, void %._crit_edge90.loopexit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="777" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="32">
<![CDATA[
.split33:1 %empty_85 = trunc i32 %w_1

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="778" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split33:2 %empty_86 = add i17 %mul_ln109, i17 %empty_85

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="779" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="17">
<![CDATA[
.split33:3 %p_cast244 = zext i17 %empty_86

]]></Node>
<StgValue><ssdm name="p_cast244"/></StgValue>
</operation>

<operation id="780" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split33:4 %dybuf_addr_1 = getelementptr i32 %dybuf, i32 0, i32 %p_cast244

]]></Node>
<StgValue><ssdm name="dybuf_addr_1"/></StgValue>
</operation>

<operation id="781" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="17">
<![CDATA[
.split33:5 %dybuf_load = load i17 %dybuf_addr_1

]]></Node>
<StgValue><ssdm name="dybuf_load"/></StgValue>
</operation>

<operation id="782" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:6 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="783" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:7 %store_ln0 = store i32 4294967295, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="784" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge90.loopexit:0 %store_ln118 = store i32 %add197191, i4 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="785" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13286" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge90.loopexit:1 %br_ln108 = br void %._crit_edge90

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="786" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109_1" val="1"/>
</and_exp><and_exp><literal name="cmp13286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge90:0 %br_ln0 = br void %.lr.ph94

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="787" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="788" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="17">
<![CDATA[
.split33:5 %dybuf_load = load i17 %dybuf_addr_1

]]></Node>
<StgValue><ssdm name="dybuf_load"/></StgValue>
</operation>

<operation id="789" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
.split33:8 %br_ln110 = br void

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="790" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten117 = phi i96 0, void %.split33, i96 %add_ln110_1, void %._crit_edge80.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten117"/></StgValue>
</operation>

<operation id="791" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %c = phi i32 0, void %.split33, i32 %select_ln110_1, void %._crit_edge80.loopexit

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="792" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten97 = phi i64 0, void %.split33, i64 %select_ln111_4, void %._crit_edge80.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten97"/></StgValue>
</operation>

<operation id="793" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:5 %add_ln110_1 = add i96 %indvar_flatten117, i96 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="794" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
:9 %icmp_ln110 = icmp_eq  i96 %indvar_flatten117, i96 %mul_ln107_1

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="795" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln110 = br i1 %icmp_ln110, void %._crit_edge80.loopexit, void %._crit_edge85.loopexit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="796" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:0 %add_ln110 = add i32 %c, i32 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="797" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge80.loopexit:2 %icmp_ln111 = icmp_eq  i64 %indvar_flatten97, i64 %mul_ln107

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="798" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:4 %select_ln110_1 = select i1 %icmp_ln111, i32 %add_ln110, i32 %c

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="799" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge80.loopexit:5 %trunc_ln110 = trunc i32 %select_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="800" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge80.loopexit:7 %zext_ln113_1 = zext i7 %trunc_ln110

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="801" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge80.loopexit:8 %mul_ln113 = mul i14 %zext_ln113_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="802" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge80.loopexit:77 %add_ln111_1 = add i64 %indvar_flatten97, i64 1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="803" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %fh = phi i32 0, void %.split33, i32 %select_ln111_3, void %._crit_edge80.loopexit

]]></Node>
<StgValue><ssdm name="fh"/></StgValue>
</operation>

<operation id="804" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %fw = phi i32 0, void %.split33, i32 %add_ln112, void %._crit_edge80.loopexit

]]></Node>
<StgValue><ssdm name="fw"/></StgValue>
</operation>

<operation id="805" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="32">
<![CDATA[
:6 %empty_87 = trunc i32 %fh

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="806" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln113 = add i10 %empty_87, i10 %empty_83

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="807" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="808" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:3 %select_ln110 = select i1 %icmp_ln111, i32 0, i32 %fh

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="809" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="7">
<![CDATA[
._crit_edge80.loopexit:6 %zext_ln113 = zext i7 %trunc_ln110

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="810" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge80.loopexit:8 %mul_ln113 = mul i14 %zext_ln113_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="811" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge80.loopexit:9 %add_ln114_1 = add i9 %add_ln114_cast, i9 %zext_ln113

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="812" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge80.loopexit:10 %zext_ln114_3 = zext i9 %add_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="813" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge80.loopexit:11 %tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln114_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="814" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="30" op_0_bw="11">
<![CDATA[
._crit_edge80.loopexit:12 %zext_ln114_4 = zext i11 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="815" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge80.loopexit:13 %add_ln114_2 = add i30 %zext_ln114_4, i30 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="816" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge80.loopexit:14 %select_ln110_2 = select i1 %icmp_ln111, i10 0, i10 %empty_87

]]></Node>
<StgValue><ssdm name="select_ln110_2"/></StgValue>
</operation>

<operation id="817" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge80.loopexit:15 %select_ln110_3 = select i1 %icmp_ln111, i10 %empty_83, i10 %add_ln113

]]></Node>
<StgValue><ssdm name="select_ln110_3"/></StgValue>
</operation>

<operation id="818" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:17 %icmp_ln112_1 = icmp_eq  i32 %fw, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="819" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge80.loopexit:18 %select_ln110_4 = select i1 %icmp_ln111, i1 %icmp_ln112, i1 %icmp_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln110_4"/></StgValue>
</operation>

<operation id="820" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:19 %add_ln111 = add i32 %select_ln110, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="821" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge80.loopexit:21 %or_ln111 = or i1 %select_ln110_4, i1 %icmp_ln111

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="822" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:22 %select_ln111 = select i1 %or_ln111, i32 0, i32 %fw

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="823" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge80.loopexit:23 %empty_88 = trunc i32 %add_ln111

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="824" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge80.loopexit:24 %select_ln111_1 = select i1 %select_ln110_4, i10 %empty_88, i10 %select_ln110_2

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="825" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="30" op_0_bw="10">
<![CDATA[
._crit_edge80.loopexit:25 %zext_ln113_2 = zext i10 %select_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="826" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge80.loopexit:26 %add_ln113_2 = add i30 %add_ln114_2, i30 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="827" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="30">
<![CDATA[
._crit_edge80.loopexit:27 %trunc_ln113 = trunc i30 %add_ln113_2

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="828" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge80.loopexit:28 %trunc_ln113_1 = trunc i30 %add_ln113_2

]]></Node>
<StgValue><ssdm name="trunc_ln113_1"/></StgValue>
</operation>

<operation id="829" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge80.loopexit:31 %add_ln113_4 = add i10 %empty_88, i10 %empty_83

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="830" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge80.loopexit:32 %select_ln111_2 = select i1 %select_ln110_4, i10 %add_ln113_4, i10 %select_ln110_3

]]></Node>
<StgValue><ssdm name="select_ln111_2"/></StgValue>
</operation>

<operation id="831" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="30" op_0_bw="10">
<![CDATA[
._crit_edge80.loopexit:33 %zext_ln113_3 = zext i10 %select_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="832" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge80.loopexit:38 %add_ln114_3 = add i30 %add_ln114_2, i30 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="833" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="30">
<![CDATA[
._crit_edge80.loopexit:39 %trunc_ln114 = trunc i30 %add_ln114_3

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="834" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge80.loopexit:40 %trunc_ln114_1 = trunc i30 %add_ln114_3

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="835" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="17" op_0_bw="32">
<![CDATA[
._crit_edge80.loopexit:46 %trunc_ln113_2 = trunc i32 %select_ln111

]]></Node>
<StgValue><ssdm name="trunc_ln113_2"/></StgValue>
</operation>

<operation id="836" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="32">
<![CDATA[
._crit_edge80.loopexit:47 %trunc_ln113_3 = trunc i32 %select_ln111

]]></Node>
<StgValue><ssdm name="trunc_ln113_3"/></StgValue>
</operation>

<operation id="837" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:51 %add_ln113_1 = add i17 %trunc_ln113_2, i17 %empty_85

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="838" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:52 %trunc_ln113_4 = trunc i17 %add_ln113_1

]]></Node>
<StgValue><ssdm name="trunc_ln113_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="839" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge80.loopexit:8 %mul_ln113 = mul i14 %zext_ln113_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="840" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge80.loopexit:29 %p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln113_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="841" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge80.loopexit:30 %add_ln113_3 = add i12 %p_shl7_cast, i12 %trunc_ln113

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="842" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge80.loopexit:34 %zext_ln113_4 = zext i10 %select_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="843" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge80.loopexit:35 %add_ln113_5 = add i14 %mul_ln113, i14 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="844" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge80.loopexit:41 %p_shl8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln114_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="845" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge80.loopexit:42 %add_ln114_4 = add i12 %p_shl8_cast, i12 %trunc_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="846" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge80.loopexit:48 %add_ln113_6 = add i12 %add_ln113_3, i12 %trunc_ln113_3

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="847" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge80.loopexit:56 %add_ln114_5 = add i12 %add_ln114_4, i12 %trunc_ln113_4

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="848" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:57 %zext_ln114_6 = zext i12 %add_ln114_5

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="849" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:58 %wbuf_addr_1 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="wbuf_addr_1"/></StgValue>
</operation>

<operation id="850" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:65 %wbuf_load = load i12 %wbuf_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="851" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge80.loopexit:35 %add_ln113_5 = add i14 %mul_ln113, i14 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="852" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="17" op_0_bw="14">
<![CDATA[
._crit_edge80.loopexit:36 %zext_ln114_5 = zext i14 %add_ln113_5

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="853" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:37 %mul_ln114 = mul i17 %zext_ln114_5, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="854" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:65 %wbuf_load = load i12 %wbuf_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="855" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:37 %mul_ln114 = mul i17 %zext_ln114_5, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="856" st_id="119" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:66 %mul1 = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="857" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:37 %mul_ln114 = mul i17 %zext_ln114_5, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="858" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:53 %add_ln113_7 = add i17 %mul_ln114, i17 %add_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="859" st_id="120" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:66 %mul1 = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="860" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge80.loopexit:78 %select_ln111_4 = select i1 %icmp_ln111, i64 1, i64 %add_ln111_1

]]></Node>
<StgValue><ssdm name="select_ln111_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="861" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:44 %select_ln111_3 = select i1 %select_ln110_4, i32 %add_ln111, i32 %select_ln110

]]></Node>
<StgValue><ssdm name="select_ln111_3"/></StgValue>
</operation>

<operation id="862" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge80.loopexit:53 %add_ln113_7 = add i17 %mul_ln114, i17 %add_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="863" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:54 %zext_ln113_6 = zext i17 %add_ln113_7

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="864" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:55 %xbuf_addr_1 = getelementptr i32 %xbuf, i32 0, i32 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="xbuf_addr_1"/></StgValue>
</operation>

<operation id="865" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:59 %dxbuf_addr_2 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="dxbuf_addr_2"/></StgValue>
</operation>

<operation id="866" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:60 %xbuf_load = load i17 %xbuf_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_load"/></StgValue>
</operation>

<operation id="867" st_id="121" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:66 %mul1 = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="868" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge80.loopexit:68 %reuse_addr_reg_load = load i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="869" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:69 %dxbuf_load_1 = load i17 %dxbuf_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_load_1"/></StgValue>
</operation>

<operation id="870" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:70 %addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="871" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge80.loopexit:75 %store_ln113 = store i32 %zext_ln113_6, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="872" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:76 %add_ln112 = add i32 %select_ln111, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="873" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:60 %xbuf_load = load i17 %xbuf_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_load"/></StgValue>
</operation>

<operation id="874" st_id="122" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:66 %mul1 = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="875" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge80.loopexit:67 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="876" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge80.loopexit:69 %dxbuf_load_1 = load i17 %dxbuf_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_load_1"/></StgValue>
</operation>

<operation id="877" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:71 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %dxbuf_load_1

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="878" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:49 %zext_ln113_5 = zext i12 %add_ln113_6

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="879" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge80.loopexit:50 %dwbuf_addr_2 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="dwbuf_addr_2"/></StgValue>
</operation>

<operation id="880" st_id="123" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:61 %mul = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="881" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:62 %dwbuf_load_1 = load i12 %dwbuf_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_load_1"/></StgValue>
</operation>

<operation id="882" st_id="123" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:72 %add2 = fadd i32 %reuse_select, i32 %mul1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="883" st_id="124" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:61 %mul = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="884" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge80.loopexit:62 %dwbuf_load_1 = load i12 %dwbuf_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_load_1"/></StgValue>
</operation>

<operation id="885" st_id="124" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:72 %add2 = fadd i32 %reuse_select, i32 %mul1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="886" st_id="125" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:61 %mul = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="887" st_id="125" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:72 %add2 = fadd i32 %reuse_select, i32 %mul1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="888" st_id="126" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:61 %mul = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="889" st_id="126" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:72 %add2 = fadd i32 %reuse_select, i32 %mul1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="890" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:63 %add1 = fadd i32 %dwbuf_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="891" st_id="127" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:72 %add2 = fadd i32 %reuse_select, i32 %mul1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="892" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:63 %add1 = fadd i32 %dwbuf_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="893" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
._crit_edge80.loopexit:73 %store_ln114 = store i32 %add2, i17 %dxbuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="894" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge80.loopexit:74 %store_ln114 = store i32 %add2, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="895" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:63 %add1 = fadd i32 %dwbuf_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="896" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:63 %add1 = fadd i32 %dwbuf_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="897" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge80.loopexit:63 %add1 = fadd i32 %dwbuf_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="898" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge80.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="899" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge80.loopexit:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="900" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge80.loopexit:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_23_VITIS_LOOP_112_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="901" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge80.loopexit:43 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="902" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge80.loopexit:45 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="903" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
._crit_edge80.loopexit:64 %store_ln113 = store i32 %add1, i12 %dwbuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="904" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge80.loopexit:79 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="905" st_id="133" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge85.loopexit:0 %add = fadd i32 %add197191, i32 %dybuf_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="906" st_id="134" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge85.loopexit:0 %add = fadd i32 %add197191, i32 %dybuf_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="907" st_id="135" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge85.loopexit:0 %add = fadd i32 %add197191, i32 %dybuf_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="908" st_id="136" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge85.loopexit:0 %add = fadd i32 %add197191, i32 %dybuf_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="909" st_id="137" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge85.loopexit:0 %add = fadd i32 %add197191, i32 %dybuf_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="910" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge85.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="911" st_id="138" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph69:2 %bound122 = mul i64 %cast, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="bound122"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="912" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="95" op_0_bw="31">
<![CDATA[
.lr.ph69:3 %cast128 = zext i31 %trunc_ln101

]]></Node>
<StgValue><ssdm name="cast128"/></StgValue>
</operation>

<operation id="913" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="95" op_0_bw="64">
<![CDATA[
.lr.ph69:4 %cast129 = zext i64 %bound122

]]></Node>
<StgValue><ssdm name="cast129"/></StgValue>
</operation>

<operation id="914" st_id="139" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph69:5 %bound130 = mul i95 %cast128, i95 %cast129

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="915" st_id="140" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph69:5 %bound130 = mul i95 %cast128, i95 %cast129

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="916" st_id="141" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph69:5 %bound130 = mul i95 %cast128, i95 %cast129

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="917" st_id="142" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph69:5 %bound130 = mul i95 %cast128, i95 %cast129

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="918" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph69:0 %cmp13571 = icmp_sgt  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp13571"/></StgValue>
</operation>

<operation id="919" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="30" op_0_bw="32">
<![CDATA[
.lr.ph69:1 %empty_89 = trunc i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="920" st_id="143" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph69:5 %bound130 = mul i95 %cast128, i95 %cast129

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>

<operation id="921" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph69:6 %icmp_ln127 = icmp_eq  i32 %FH_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="922" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph69:7 %br_ln125 = br void

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="923" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten150 = phi i95 0, void %.lr.ph69, i95 %add_ln125_1, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="indvar_flatten150"/></StgValue>
</operation>

<operation id="924" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_6 = phi i31 0, void %.lr.ph69, i31 %select_ln125_2, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="925" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
:5 %add_ln125_1 = add i95 %indvar_flatten150, i95 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="926" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="30" op_0_bw="31">
<![CDATA[
:6 %trunc_ln125 = trunc i31 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="927" st_id="144" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:7 %empty_90 = mul i30 %trunc_ln125, i30 %empty

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="928" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
:11 %icmp_ln125 = icmp_eq  i95 %indvar_flatten150, i95 %bound130

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="929" st_id="145" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:7 %empty_90 = mul i30 %trunc_ln125, i30 %empty

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="930" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten125 = phi i64 0, void %.lr.ph69, i64 %select_ln126_4, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="indvar_flatten125"/></StgValue>
</operation>

<operation id="931" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %j_5 = phi i32 0, void %.lr.ph69, i32 %select_ln126_3, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="932" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %k_5 = phi i32 0, void %.lr.ph69, i32 %add_ln127, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="933" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="30" op_0_bw="32">
<![CDATA[
:8 %trunc_ln126 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="934" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:9 %tmp2 = add i30 %trunc_ln126, i30 %empty_90

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="935" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="7" op_0_bw="32">
<![CDATA[
:10 %trunc_ln129 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="936" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln125 = br i1 %icmp_ln125, void %._crit_edge65.loopexit, void %._crit_edge70.loopexit

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="937" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge65.loopexit:0 %add_ln125 = add i31 %i_6, i31 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="938" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge65.loopexit:2 %icmp_ln126 = icmp_eq  i64 %indvar_flatten125, i64 %bound122

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="939" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge65.loopexit:4 %trunc_ln125_1 = trunc i31 %add_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="940" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge65.loopexit:7 %select_ln125_2 = select i1 %icmp_ln126, i31 %add_ln125, i31 %i_6

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="941" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="31">
<![CDATA[
._crit_edge65.loopexit:8 %trunc_ln129_1 = trunc i31 %select_ln125_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="942" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge65.loopexit:17 %icmp_ln127_1 = icmp_eq  i32 %k_5, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln127_1"/></StgValue>
</operation>

<operation id="943" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge65.loopexit:18 %select_ln125_5 = select i1 %icmp_ln126, i1 %icmp_ln127, i1 %icmp_ln127_1

]]></Node>
<StgValue><ssdm name="select_ln125_5"/></StgValue>
</operation>

<operation id="944" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge70.loopexit:0 %br_ln0 = br void %._crit_edge70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="945" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge70:0 %br_ln135 = br void

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="946" st_id="147" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:5 %p_mid1136 = mul i30 %trunc_ln125_1, i30 %empty

]]></Node>
<StgValue><ssdm name="p_mid1136"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="947" st_id="148" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:5 %p_mid1136 = mul i30 %trunc_ln125_1, i30 %empty

]]></Node>
<StgValue><ssdm name="p_mid1136"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="948" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge65.loopexit:3 %select_ln125 = select i1 %icmp_ln126, i32 0, i32 %j_5

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="949" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge65.loopexit:6 %select_ln125_1 = select i1 %icmp_ln126, i30 %p_mid1136, i30 %empty_90

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="950" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge65.loopexit:9 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln129_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="951" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge65.loopexit:10 %zext_ln129 = zext i7 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="952" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge65.loopexit:11 %tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln129_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="953" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge65.loopexit:12 %zext_ln129_1 = zext i5 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="954" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge65.loopexit:13 %add_ln129 = add i8 %zext_ln129, i8 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="955" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge65.loopexit:14 %zext_ln126 = zext i8 %add_ln129

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="956" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge65.loopexit:15 %select_ln125_3 = select i1 %icmp_ln126, i30 %p_mid1136, i30 %tmp2

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="957" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge65.loopexit:16 %select_ln125_4 = select i1 %icmp_ln126, i7 0, i7 %trunc_ln129

]]></Node>
<StgValue><ssdm name="select_ln125_4"/></StgValue>
</operation>

<operation id="958" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge65.loopexit:19 %add_ln126 = add i32 %select_ln125, i32 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="959" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge65.loopexit:23 %trunc_ln126_1 = trunc i32 %add_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="960" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:24 %tmp2_mid1 = add i30 %trunc_ln126_1, i30 %select_ln125_1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="961" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge65.loopexit:25 %select_ln126_1 = select i1 %select_ln125_5, i30 %tmp2_mid1, i30 %select_ln125_3

]]></Node>
<StgValue><ssdm name="select_ln126_1"/></StgValue>
</operation>

<operation id="962" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge65.loopexit:27 %trunc_ln129_2 = trunc i32 %add_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln129_2"/></StgValue>
</operation>

<operation id="963" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge65.loopexit:28 %select_ln126_2 = select i1 %select_ln125_5, i7 %trunc_ln129_2, i7 %select_ln125_4

]]></Node>
<StgValue><ssdm name="select_ln126_2"/></StgValue>
</operation>

<operation id="964" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="7">
<![CDATA[
._crit_edge65.loopexit:29 %zext_ln129_2 = zext i7 %select_ln126_2

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="965" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge65.loopexit:30 %add_ln129_1 = add i9 %zext_ln126, i9 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="966" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge65.loopexit:35 %select_ln126_3 = select i1 %select_ln125_5, i32 %add_ln126, i32 %select_ln125

]]></Node>
<StgValue><ssdm name="select_ln126_3"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="967" st_id="150" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:26 %mul_ln126 = mul i30 %select_ln126_1, i30 %trunc_ln107

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="968" st_id="151" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:26 %mul_ln126 = mul i30 %select_ln126_1, i30 %trunc_ln107

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="969" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge65.loopexit:21 %or_ln126 = or i1 %select_ln125_5, i1 %icmp_ln126

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="970" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge65.loopexit:22 %select_ln126 = select i1 %or_ln126, i32 0, i32 %k_5

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="971" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge65.loopexit:36 %trunc_ln127 = trunc i32 %select_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="972" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:38 %tmp4 = add i30 %trunc_ln127, i30 %mul_ln126

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="973" st_id="153" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:39 %empty_94 = mul i30 %tmp4, i30 %empty_89

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="974" st_id="154" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:39 %empty_94 = mul i30 %tmp4, i30 %empty_89

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="975" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge65.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_125_25_VITIS_LOOP_126_26_VITIS_LOOP_127_27_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="976" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge65.loopexit:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_126_26_VITIS_LOOP_127_27_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="977" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge65.loopexit:31 %zext_ln129_3 = zext i9 %add_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="978" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge65.loopexit:32 %tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln129_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="979" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="30" op_0_bw="11">
<![CDATA[
._crit_edge65.loopexit:33 %zext_ln129_4 = zext i11 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="980" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge65.loopexit:34 %add_ln129_2 = add i30 %zext_ln129_4, i30 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="981" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge65.loopexit:37 %specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="982" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge65.loopexit:40 %tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_94, i2 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="983" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge65.loopexit:41 %empty_95 = add i32 %tmp_16, i32 %dw_read

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="984" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge65.loopexit:42 %br_ln128 = br i1 %cmp13571, void %._crit_edge55, void %.lr.ph54

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="985" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph54:0 %trunc_ln4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="986" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph54:4 %trunc_ln129_3 = trunc i32 %select_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln129_3"/></StgValue>
</operation>

<operation id="987" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="30" op_0_bw="9">
<![CDATA[
.lr.ph54:5 %zext_ln129_5 = zext i9 %trunc_ln129_3

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="988" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph54:6 %add_ln129_3 = add i30 %add_ln129_2, i30 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="add_ln129_3"/></StgValue>
</operation>

<operation id="989" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="30">
<![CDATA[
.lr.ph54:7 %trunc_ln129_4 = trunc i30 %add_ln129_3

]]></Node>
<StgValue><ssdm name="trunc_ln129_4"/></StgValue>
</operation>

<operation id="990" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph54:8 %trunc_ln129_5 = trunc i30 %add_ln129_3

]]></Node>
<StgValue><ssdm name="trunc_ln129_5"/></StgValue>
</operation>

<operation id="991" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.lr.ph54:9 %p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln129_5, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="992" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph54:10 %add_ln129_4 = add i12 %p_shl5_cast, i12 %trunc_ln129_4

]]></Node>
<StgValue><ssdm name="add_ln129_4"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="993" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph54:1 %sext_ln128 = sext i30 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="994" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph54:2 %gmem_addr_7 = getelementptr i32 %gmem, i32 %sext_ln128

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="995" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph54:3 %empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="996" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph54:11 %br_ln128 = br void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="997" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l_2 = phi i31 %add_ln128, void %.split19, i31 0, void %.lr.ph54

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="998" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln128 = add i31 %l_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="999" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_2_cast = zext i31 %l_2

]]></Node>
<StgValue><ssdm name="l_2_cast"/></StgValue>
</operation>

<operation id="1000" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1001" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln128 = icmp_eq  i32 %l_2_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="1002" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1003" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln128 = br i1 %icmp_ln128, void %.split19, void %._crit_edge55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="1004" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="31">
<![CDATA[
.split19:1 %trunc_ln129_6 = trunc i31 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_6"/></StgValue>
</operation>

<operation id="1005" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split19:2 %add_ln129_5 = add i12 %add_ln129_4, i12 %trunc_ln129_6

]]></Node>
<StgValue><ssdm name="add_ln129_5"/></StgValue>
</operation>

<operation id="1006" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="12">
<![CDATA[
.split19:3 %zext_ln129_6 = zext i12 %add_ln129_5

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="1007" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split19:4 %dwbuf_addr_1 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln129_6

]]></Node>
<StgValue><ssdm name="dwbuf_addr_1"/></StgValue>
</operation>

<operation id="1008" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="12">
<![CDATA[
.split19:5 %dwbuf_load = load i12 %dwbuf_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_load"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1009" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="12">
<![CDATA[
.split19:5 %dwbuf_load = load i12 %dwbuf_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_load"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1010" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:0 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1011" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32">
<![CDATA[
.split19:6 %bitcast_ln129 = bitcast i32 %dwbuf_load

]]></Node>
<StgValue><ssdm name="bitcast_ln129"/></StgValue>
</operation>

<operation id="1012" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split19:7 %write_ln129 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %bitcast_ln129, i4 15

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="1013" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.split19:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1014" st_id="160" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge55.loopexit:0 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1015" st_id="161" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge55.loopexit:0 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1016" st_id="162" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge55.loopexit:0 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1017" st_id="163" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge55.loopexit:0 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1018" st_id="164" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge55.loopexit:0 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1019" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge55.loopexit:1 %br_ln127 = br void %._crit_edge55

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1020" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge55:0 %add_ln127 = add i32 %select_ln126, i32 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="1021" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge55:1 %add_ln126_1 = add i64 %indvar_flatten125, i64 1

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="1022" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55:2 %select_ln126_4 = select i1 %icmp_ln126, i64 1, i64 %add_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln126_4"/></StgValue>
</operation>

<operation id="1023" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge55:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1024" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten161 = phi i64 0, void %._crit_edge70, i64 %add_ln135_1, void %._crit_edge40

]]></Node>
<StgValue><ssdm name="indvar_flatten161"/></StgValue>
</operation>

<operation id="1025" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_7 = phi i32 0, void %._crit_edge70, i32 %select_ln135_1, void %._crit_edge40

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1026" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_6 = phi i32 0, void %._crit_edge70, i32 %add_ln136, void %._crit_edge40

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="1027" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln135_1 = add i64 %indvar_flatten161, i64 1

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="1028" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln135 = icmp_eq  i64 %indvar_flatten161, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="1029" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln135 = br i1 %icmp_ln135, void %._crit_edge45.loopexit, void %._crit_edge50.loopexit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1030" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge45.loopexit:0 %add_ln135 = add i32 %i_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="1031" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge45.loopexit:2 %icmp_ln136 = icmp_eq  i32 %j_6, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="1032" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge45.loopexit:3 %select_ln135 = select i1 %icmp_ln136, i32 0, i32 %j_6

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="1033" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge45.loopexit:4 %select_ln135_1 = select i1 %icmp_ln136, i32 %add_ln135, i32 %i_7

]]></Node>
<StgValue><ssdm name="select_ln135_1"/></StgValue>
</operation>

<operation id="1034" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge45.loopexit:5 %trunc_ln135 = trunc i32 %select_ln135_1

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="1035" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge45.loopexit:7 %trunc_ln135_1 = trunc i32 %select_ln135_1

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="1036" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge45.loopexit:11 %trunc_ln136 = trunc i32 %select_ln135

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="1037" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge50.loopexit:0 %br_ln144 = br i1 %icmp_ln47, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="1038" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1039" st_id="166" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge45.loopexit:6 %mul_ln135 = mul i30 %trunc_ln135, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="1040" st_id="166" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge45.loopexit:13 %empty_99 = mul i30 %trunc_ln136, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1041" st_id="167" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge45.loopexit:6 %mul_ln135 = mul i30 %trunc_ln135, i30 %empty_46

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="1042" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge45.loopexit:8 %zext_ln138 = zext i4 %trunc_ln135_1

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="1043" st_id="167" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge45.loopexit:9 %mul_ln138 = mul i11 %zext_ln138, i11 100

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="1044" st_id="167" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge45.loopexit:13 %empty_99 = mul i30 %trunc_ln136, i30 %trunc_ln37

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1045" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge45.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_135_29_VITIS_LOOP_136_30_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge45.loopexit:10 %zext_ln136 = zext i11 %mul_ln138

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="1047" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge45.loopexit:12 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="1048" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge45.loopexit:14 %empty_100 = add i30 %empty_99, i30 %mul_ln135

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1049" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge45.loopexit:15 %tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_100, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1050" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge45.loopexit:16 %empty_101 = add i32 %tmp_17, i32 %dx_read

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1051" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge45.loopexit:17 %br_ln137 = br i1 %cmp2176, void %._crit_edge40, void %.lr.ph39

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="1052" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph39:0 %trunc_ln7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1053" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="32">
<![CDATA[
.lr.ph39:4 %trunc_ln138 = trunc i32 %select_ln135

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="1054" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="10">
<![CDATA[
.lr.ph39:5 %zext_ln138_1 = zext i10 %trunc_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="1055" st_id="168" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph39:6 %add_ln138 = add i12 %zext_ln136, i12 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="1056" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="12">
<![CDATA[
.lr.ph39:7 %zext_ln137 = zext i12 %add_ln138

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="1057" st_id="168" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph39:8 %mul_ln137 = mul i17 %zext_ln137, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1058" st_id="169" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph39:8 %mul_ln137 = mul i17 %zext_ln137, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1059" st_id="170" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph39:8 %mul_ln137 = mul i17 %zext_ln137, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1060" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph39:1 %sext_ln137 = sext i30 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="1061" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph39:2 %gmem_addr_8 = getelementptr i32 %gmem, i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="1062" st_id="171" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph39:3 %empty_96 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_8, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1063" st_id="171" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph39:8 %mul_ln137 = mul i17 %zext_ln137, i17 100

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="1064" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph39:9 %br_ln137 = br void

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1065" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k_6 = phi i31 %add_ln137, void %.split13, i31 0, void %.lr.ph39

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="1066" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln137 = add i31 %k_6, i31 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="1067" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_6_cast = zext i31 %k_6

]]></Node>
<StgValue><ssdm name="k_6_cast"/></StgValue>
</operation>

<operation id="1068" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln137 = icmp_eq  i32 %k_6_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="1070" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1071" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln137 = br i1 %icmp_ln137, void %.split13, void %._crit_edge40.loopexit

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="1072" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="17" op_0_bw="31">
<![CDATA[
.split13:1 %trunc_ln138_1 = trunc i31 %k_6

]]></Node>
<StgValue><ssdm name="trunc_ln138_1"/></StgValue>
</operation>

<operation id="1073" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split13:2 %add_ln138_1 = add i17 %mul_ln137, i17 %trunc_ln138_1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="1074" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="17">
<![CDATA[
.split13:3 %zext_ln138_2 = zext i17 %add_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="1075" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split13:4 %dxbuf_addr_1 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln138_2

]]></Node>
<StgValue><ssdm name="dxbuf_addr_1"/></StgValue>
</operation>

<operation id="1076" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="17">
<![CDATA[
.split13:5 %dxbuf_load = load i17 %dxbuf_addr_1

]]></Node>
<StgValue><ssdm name="dxbuf_load"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1077" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="17">
<![CDATA[
.split13:5 %dxbuf_load = load i17 %dxbuf_addr_1

]]></Node>
<StgValue><ssdm name="dxbuf_load"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1078" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="1079" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
.split13:6 %bitcast_ln138 = bitcast i32 %dxbuf_load

]]></Node>
<StgValue><ssdm name="bitcast_ln138"/></StgValue>
</operation>

<operation id="1080" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split13:7 %write_ln138 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_8, i32 %bitcast_ln138, i4 15

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="1081" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
.split13:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1082" st_id="175" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge40.loopexit:0 %empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1083" st_id="176" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge40.loopexit:0 %empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1084" st_id="177" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge40.loopexit:0 %empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1085" st_id="178" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge40.loopexit:0 %empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1086" st_id="179" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge40.loopexit:0 %empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1087" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40.loopexit:1 %br_ln136 = br void %._crit_edge40

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="1088" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge40:0 %add_ln136 = add i32 %select_ln135, i32 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="1089" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1090" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln144 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="1091" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph:2 %sext_ln144 = sext i30 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="1092" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %gmem_addr_6 = getelementptr i32 %gmem, i32 %sext_ln144

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="1093" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:4 %empty_102 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1094" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln144 = br void

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1095" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_8 = phi i31 %add_ln144, void %.split, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1096" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln144 = add i31 %i_8, i31 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="1097" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln144 = icmp_eq  i31 %i_8, i31 %trunc_ln144

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="1099" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1100" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln144 = br i1 %icmp_ln144, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="1101" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="31">
<![CDATA[
.split:1 %trunc_ln145 = trunc i31 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="1102" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="4">
<![CDATA[
.split:2 %zext_ln145 = zext i4 %trunc_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="1103" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %dbbuf_addr_2 = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="dbbuf_addr_2"/></StgValue>
</operation>

<operation id="1104" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %dbbuf_load_2 = load i4 %dbbuf_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_load_2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1105" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %dbbuf_load_2 = load i4 %dbbuf_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_load_2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1106" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1107" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32">
<![CDATA[
.split:5 %bitcast_ln145 = bitcast i32 %dbbuf_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="1108" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:6 %write_ln145 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %bitcast_ln145, i4 15

]]></Node>
<StgValue><ssdm name="write_ln145"/></StgValue>
</operation>

<operation id="1109" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1110" st_id="184" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1111" st_id="185" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1112" st_id="186" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1113" st_id="187" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1114" st_id="188" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1115" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln149 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1116" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln149 = ret

]]></Node>
<StgValue><ssdm name="ret_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
