

================================================================
== Vivado HLS Report for 'standalone_mmult'
================================================================
* Date:           Fri Feb 22 16:22:05 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1192|  1192|  1192|  1192|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+------+------+------+------+---------+
        |                               |                     |   Latency   |   Interval  | Pipeline|
        |            Instance           |        Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+---------------------+------+------+------+------+---------+
        |grp_mmult_hw_float_32_s_fu_74  |mmult_hw_float_32_s  |  1191|  1191|  1191|  1191|   none  |
        +-------------------------------+---------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|    160|  16365|  24127|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     15|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|    160|  16368|  24142|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|    200|     46|    137|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |grp_mmult_hw_float_32_s_fu_74  |mmult_hw_float_32_s  |        0|    160|  16365|  24127|
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |Total                          |                     |        0|    160|  16365|  24127|
    +-------------------------------+---------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_reg_grp_mmult_hw_float_32_s_fu_74_ap_start  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  3|   0|    3|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_start       |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_done        | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_idle        | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_ready       | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|A_0_address0   | out |    6|  ap_memory |        A_0       |     array    |
|A_0_ce0        | out |    1|  ap_memory |        A_0       |     array    |
|A_0_q0         |  in |   32|  ap_memory |        A_0       |     array    |
|A_0_address1   | out |    6|  ap_memory |        A_0       |     array    |
|A_0_ce1        | out |    1|  ap_memory |        A_0       |     array    |
|A_0_q1         |  in |   32|  ap_memory |        A_0       |     array    |
|A_1_address0   | out |    6|  ap_memory |        A_1       |     array    |
|A_1_ce0        | out |    1|  ap_memory |        A_1       |     array    |
|A_1_q0         |  in |   32|  ap_memory |        A_1       |     array    |
|A_1_address1   | out |    6|  ap_memory |        A_1       |     array    |
|A_1_ce1        | out |    1|  ap_memory |        A_1       |     array    |
|A_1_q1         |  in |   32|  ap_memory |        A_1       |     array    |
|A_2_address0   | out |    6|  ap_memory |        A_2       |     array    |
|A_2_ce0        | out |    1|  ap_memory |        A_2       |     array    |
|A_2_q0         |  in |   32|  ap_memory |        A_2       |     array    |
|A_2_address1   | out |    6|  ap_memory |        A_2       |     array    |
|A_2_ce1        | out |    1|  ap_memory |        A_2       |     array    |
|A_2_q1         |  in |   32|  ap_memory |        A_2       |     array    |
|A_3_address0   | out |    6|  ap_memory |        A_3       |     array    |
|A_3_ce0        | out |    1|  ap_memory |        A_3       |     array    |
|A_3_q0         |  in |   32|  ap_memory |        A_3       |     array    |
|A_3_address1   | out |    6|  ap_memory |        A_3       |     array    |
|A_3_ce1        | out |    1|  ap_memory |        A_3       |     array    |
|A_3_q1         |  in |   32|  ap_memory |        A_3       |     array    |
|A_4_address0   | out |    6|  ap_memory |        A_4       |     array    |
|A_4_ce0        | out |    1|  ap_memory |        A_4       |     array    |
|A_4_q0         |  in |   32|  ap_memory |        A_4       |     array    |
|A_4_address1   | out |    6|  ap_memory |        A_4       |     array    |
|A_4_ce1        | out |    1|  ap_memory |        A_4       |     array    |
|A_4_q1         |  in |   32|  ap_memory |        A_4       |     array    |
|A_5_address0   | out |    6|  ap_memory |        A_5       |     array    |
|A_5_ce0        | out |    1|  ap_memory |        A_5       |     array    |
|A_5_q0         |  in |   32|  ap_memory |        A_5       |     array    |
|A_5_address1   | out |    6|  ap_memory |        A_5       |     array    |
|A_5_ce1        | out |    1|  ap_memory |        A_5       |     array    |
|A_5_q1         |  in |   32|  ap_memory |        A_5       |     array    |
|A_6_address0   | out |    6|  ap_memory |        A_6       |     array    |
|A_6_ce0        | out |    1|  ap_memory |        A_6       |     array    |
|A_6_q0         |  in |   32|  ap_memory |        A_6       |     array    |
|A_6_address1   | out |    6|  ap_memory |        A_6       |     array    |
|A_6_ce1        | out |    1|  ap_memory |        A_6       |     array    |
|A_6_q1         |  in |   32|  ap_memory |        A_6       |     array    |
|A_7_address0   | out |    6|  ap_memory |        A_7       |     array    |
|A_7_ce0        | out |    1|  ap_memory |        A_7       |     array    |
|A_7_q0         |  in |   32|  ap_memory |        A_7       |     array    |
|A_7_address1   | out |    6|  ap_memory |        A_7       |     array    |
|A_7_ce1        | out |    1|  ap_memory |        A_7       |     array    |
|A_7_q1         |  in |   32|  ap_memory |        A_7       |     array    |
|A_8_address0   | out |    6|  ap_memory |        A_8       |     array    |
|A_8_ce0        | out |    1|  ap_memory |        A_8       |     array    |
|A_8_q0         |  in |   32|  ap_memory |        A_8       |     array    |
|A_8_address1   | out |    6|  ap_memory |        A_8       |     array    |
|A_8_ce1        | out |    1|  ap_memory |        A_8       |     array    |
|A_8_q1         |  in |   32|  ap_memory |        A_8       |     array    |
|A_9_address0   | out |    6|  ap_memory |        A_9       |     array    |
|A_9_ce0        | out |    1|  ap_memory |        A_9       |     array    |
|A_9_q0         |  in |   32|  ap_memory |        A_9       |     array    |
|A_9_address1   | out |    6|  ap_memory |        A_9       |     array    |
|A_9_ce1        | out |    1|  ap_memory |        A_9       |     array    |
|A_9_q1         |  in |   32|  ap_memory |        A_9       |     array    |
|A_10_address0  | out |    6|  ap_memory |       A_10       |     array    |
|A_10_ce0       | out |    1|  ap_memory |       A_10       |     array    |
|A_10_q0        |  in |   32|  ap_memory |       A_10       |     array    |
|A_10_address1  | out |    6|  ap_memory |       A_10       |     array    |
|A_10_ce1       | out |    1|  ap_memory |       A_10       |     array    |
|A_10_q1        |  in |   32|  ap_memory |       A_10       |     array    |
|A_11_address0  | out |    6|  ap_memory |       A_11       |     array    |
|A_11_ce0       | out |    1|  ap_memory |       A_11       |     array    |
|A_11_q0        |  in |   32|  ap_memory |       A_11       |     array    |
|A_11_address1  | out |    6|  ap_memory |       A_11       |     array    |
|A_11_ce1       | out |    1|  ap_memory |       A_11       |     array    |
|A_11_q1        |  in |   32|  ap_memory |       A_11       |     array    |
|A_12_address0  | out |    6|  ap_memory |       A_12       |     array    |
|A_12_ce0       | out |    1|  ap_memory |       A_12       |     array    |
|A_12_q0        |  in |   32|  ap_memory |       A_12       |     array    |
|A_12_address1  | out |    6|  ap_memory |       A_12       |     array    |
|A_12_ce1       | out |    1|  ap_memory |       A_12       |     array    |
|A_12_q1        |  in |   32|  ap_memory |       A_12       |     array    |
|A_13_address0  | out |    6|  ap_memory |       A_13       |     array    |
|A_13_ce0       | out |    1|  ap_memory |       A_13       |     array    |
|A_13_q0        |  in |   32|  ap_memory |       A_13       |     array    |
|A_13_address1  | out |    6|  ap_memory |       A_13       |     array    |
|A_13_ce1       | out |    1|  ap_memory |       A_13       |     array    |
|A_13_q1        |  in |   32|  ap_memory |       A_13       |     array    |
|A_14_address0  | out |    6|  ap_memory |       A_14       |     array    |
|A_14_ce0       | out |    1|  ap_memory |       A_14       |     array    |
|A_14_q0        |  in |   32|  ap_memory |       A_14       |     array    |
|A_14_address1  | out |    6|  ap_memory |       A_14       |     array    |
|A_14_ce1       | out |    1|  ap_memory |       A_14       |     array    |
|A_14_q1        |  in |   32|  ap_memory |       A_14       |     array    |
|A_15_address0  | out |    6|  ap_memory |       A_15       |     array    |
|A_15_ce0       | out |    1|  ap_memory |       A_15       |     array    |
|A_15_q0        |  in |   32|  ap_memory |       A_15       |     array    |
|A_15_address1  | out |    6|  ap_memory |       A_15       |     array    |
|A_15_ce1       | out |    1|  ap_memory |       A_15       |     array    |
|A_15_q1        |  in |   32|  ap_memory |       A_15       |     array    |
|B_0_address0   | out |    6|  ap_memory |        B_0       |     array    |
|B_0_ce0        | out |    1|  ap_memory |        B_0       |     array    |
|B_0_q0         |  in |   32|  ap_memory |        B_0       |     array    |
|B_0_address1   | out |    6|  ap_memory |        B_0       |     array    |
|B_0_ce1        | out |    1|  ap_memory |        B_0       |     array    |
|B_0_q1         |  in |   32|  ap_memory |        B_0       |     array    |
|B_1_address0   | out |    6|  ap_memory |        B_1       |     array    |
|B_1_ce0        | out |    1|  ap_memory |        B_1       |     array    |
|B_1_q0         |  in |   32|  ap_memory |        B_1       |     array    |
|B_1_address1   | out |    6|  ap_memory |        B_1       |     array    |
|B_1_ce1        | out |    1|  ap_memory |        B_1       |     array    |
|B_1_q1         |  in |   32|  ap_memory |        B_1       |     array    |
|B_2_address0   | out |    6|  ap_memory |        B_2       |     array    |
|B_2_ce0        | out |    1|  ap_memory |        B_2       |     array    |
|B_2_q0         |  in |   32|  ap_memory |        B_2       |     array    |
|B_2_address1   | out |    6|  ap_memory |        B_2       |     array    |
|B_2_ce1        | out |    1|  ap_memory |        B_2       |     array    |
|B_2_q1         |  in |   32|  ap_memory |        B_2       |     array    |
|B_3_address0   | out |    6|  ap_memory |        B_3       |     array    |
|B_3_ce0        | out |    1|  ap_memory |        B_3       |     array    |
|B_3_q0         |  in |   32|  ap_memory |        B_3       |     array    |
|B_3_address1   | out |    6|  ap_memory |        B_3       |     array    |
|B_3_ce1        | out |    1|  ap_memory |        B_3       |     array    |
|B_3_q1         |  in |   32|  ap_memory |        B_3       |     array    |
|B_4_address0   | out |    6|  ap_memory |        B_4       |     array    |
|B_4_ce0        | out |    1|  ap_memory |        B_4       |     array    |
|B_4_q0         |  in |   32|  ap_memory |        B_4       |     array    |
|B_4_address1   | out |    6|  ap_memory |        B_4       |     array    |
|B_4_ce1        | out |    1|  ap_memory |        B_4       |     array    |
|B_4_q1         |  in |   32|  ap_memory |        B_4       |     array    |
|B_5_address0   | out |    6|  ap_memory |        B_5       |     array    |
|B_5_ce0        | out |    1|  ap_memory |        B_5       |     array    |
|B_5_q0         |  in |   32|  ap_memory |        B_5       |     array    |
|B_5_address1   | out |    6|  ap_memory |        B_5       |     array    |
|B_5_ce1        | out |    1|  ap_memory |        B_5       |     array    |
|B_5_q1         |  in |   32|  ap_memory |        B_5       |     array    |
|B_6_address0   | out |    6|  ap_memory |        B_6       |     array    |
|B_6_ce0        | out |    1|  ap_memory |        B_6       |     array    |
|B_6_q0         |  in |   32|  ap_memory |        B_6       |     array    |
|B_6_address1   | out |    6|  ap_memory |        B_6       |     array    |
|B_6_ce1        | out |    1|  ap_memory |        B_6       |     array    |
|B_6_q1         |  in |   32|  ap_memory |        B_6       |     array    |
|B_7_address0   | out |    6|  ap_memory |        B_7       |     array    |
|B_7_ce0        | out |    1|  ap_memory |        B_7       |     array    |
|B_7_q0         |  in |   32|  ap_memory |        B_7       |     array    |
|B_7_address1   | out |    6|  ap_memory |        B_7       |     array    |
|B_7_ce1        | out |    1|  ap_memory |        B_7       |     array    |
|B_7_q1         |  in |   32|  ap_memory |        B_7       |     array    |
|B_8_address0   | out |    6|  ap_memory |        B_8       |     array    |
|B_8_ce0        | out |    1|  ap_memory |        B_8       |     array    |
|B_8_q0         |  in |   32|  ap_memory |        B_8       |     array    |
|B_8_address1   | out |    6|  ap_memory |        B_8       |     array    |
|B_8_ce1        | out |    1|  ap_memory |        B_8       |     array    |
|B_8_q1         |  in |   32|  ap_memory |        B_8       |     array    |
|B_9_address0   | out |    6|  ap_memory |        B_9       |     array    |
|B_9_ce0        | out |    1|  ap_memory |        B_9       |     array    |
|B_9_q0         |  in |   32|  ap_memory |        B_9       |     array    |
|B_9_address1   | out |    6|  ap_memory |        B_9       |     array    |
|B_9_ce1        | out |    1|  ap_memory |        B_9       |     array    |
|B_9_q1         |  in |   32|  ap_memory |        B_9       |     array    |
|B_10_address0  | out |    6|  ap_memory |       B_10       |     array    |
|B_10_ce0       | out |    1|  ap_memory |       B_10       |     array    |
|B_10_q0        |  in |   32|  ap_memory |       B_10       |     array    |
|B_10_address1  | out |    6|  ap_memory |       B_10       |     array    |
|B_10_ce1       | out |    1|  ap_memory |       B_10       |     array    |
|B_10_q1        |  in |   32|  ap_memory |       B_10       |     array    |
|B_11_address0  | out |    6|  ap_memory |       B_11       |     array    |
|B_11_ce0       | out |    1|  ap_memory |       B_11       |     array    |
|B_11_q0        |  in |   32|  ap_memory |       B_11       |     array    |
|B_11_address1  | out |    6|  ap_memory |       B_11       |     array    |
|B_11_ce1       | out |    1|  ap_memory |       B_11       |     array    |
|B_11_q1        |  in |   32|  ap_memory |       B_11       |     array    |
|B_12_address0  | out |    6|  ap_memory |       B_12       |     array    |
|B_12_ce0       | out |    1|  ap_memory |       B_12       |     array    |
|B_12_q0        |  in |   32|  ap_memory |       B_12       |     array    |
|B_12_address1  | out |    6|  ap_memory |       B_12       |     array    |
|B_12_ce1       | out |    1|  ap_memory |       B_12       |     array    |
|B_12_q1        |  in |   32|  ap_memory |       B_12       |     array    |
|B_13_address0  | out |    6|  ap_memory |       B_13       |     array    |
|B_13_ce0       | out |    1|  ap_memory |       B_13       |     array    |
|B_13_q0        |  in |   32|  ap_memory |       B_13       |     array    |
|B_13_address1  | out |    6|  ap_memory |       B_13       |     array    |
|B_13_ce1       | out |    1|  ap_memory |       B_13       |     array    |
|B_13_q1        |  in |   32|  ap_memory |       B_13       |     array    |
|B_14_address0  | out |    6|  ap_memory |       B_14       |     array    |
|B_14_ce0       | out |    1|  ap_memory |       B_14       |     array    |
|B_14_q0        |  in |   32|  ap_memory |       B_14       |     array    |
|B_14_address1  | out |    6|  ap_memory |       B_14       |     array    |
|B_14_ce1       | out |    1|  ap_memory |       B_14       |     array    |
|B_14_q1        |  in |   32|  ap_memory |       B_14       |     array    |
|B_15_address0  | out |    6|  ap_memory |       B_15       |     array    |
|B_15_ce0       | out |    1|  ap_memory |       B_15       |     array    |
|B_15_q0        |  in |   32|  ap_memory |       B_15       |     array    |
|B_15_address1  | out |    6|  ap_memory |       B_15       |     array    |
|B_15_ce1       | out |    1|  ap_memory |       B_15       |     array    |
|B_15_q1        |  in |   32|  ap_memory |       B_15       |     array    |
|C_address0     | out |   10|  ap_memory |         C        |     array    |
|C_ce0          | out |    1|  ap_memory |         C        |     array    |
|C_we0          | out |    1|  ap_memory |         C        |     array    |
|C_d0           | out |   32|  ap_memory |         C        |     array    |
+---------------+-----+-----+------------+------------------+--------------+

