# Asynchronous-FIFO
 

Verilog code for an asynchronous FIFO with dual-clock domains utilizes dual flip-flops for synchronization, managing data transfer between clocks while addressing metastability issues for reliable operation.

RTL design:
![image](https://github.com/user-attachments/assets/b61268d4-3fc8-4d26-836f-58ce154fa992)

RTL Design Modules:

Memory.
Read Control.

Write Control.

Synchronizer.

Gray code conversion in both directions.
