$date
	Sat Oct 22 23:29:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1013523
b10101 !
1"
#1013526
b10101 &
b10101 %
1$
#1013527
0"
#1013530
b1000000 &
b1000000 %
#1013534
b100000 &
b100000 %
#1013538
b10000 &
b10000 %
#1013542
b1000 &
b1000 %
#1013546
b100 &
b100 %
#1013550
b10 &
b10 %
#1013554
b1 &
b1 %
1#
#1013558
b0 &
0#
b0 %
0$
#1979024
b1111 !
1"
#1979026
b1111 &
b1111 %
1$
#1979027
0"
#1979030
b101110 &
b101110 %
#1979034
b10111 &
b10111 %
#1979038
b1000110 &
b1000110 %
#1979042
b100011 &
b100011 %
#1979046
b1101010 &
b1101010 %
#1979050
b110101 &
b110101 %
#1979054
b10100000 &
b10100000 %
#1979058
b1010000 &
b1010000 %
#1979062
b101000 &
b101000 %
#1979066
b10100 &
b10100 %
#1979070
b1010 &
b1010 %
#1979074
b101 &
b101 %
#1979078
b10000 &
b10000 %
#1979082
b1000 &
b1000 %
#1979086
b100 &
b100 %
#1979090
b10 &
b10 %
#1979094
b1 &
1#
b1 %
#1979098
b0 &
b0 %
0#
0$
#3039502
b10 &
b10 %
1$
b10 !
1"
#3039503
0"
#3039506
b1 &
b1 %
1#
#3039510
b0 &
0#
b0 %
0$
#4500012
