{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_rd.v@147:174@HdlStmProcess", "  wire                            axi_xfer_req_init;\n  wire                            axi_dvalid_s;\n\n  assign axi_ready_s = (~axi_arvalid | axi_arready) & axi_dready;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_rd <= 1'b0;\n      axi_rd_active <= 1'b0;\n      axi_xfer_req_m <= 2'b0;\n    end else begin\n      if (axi_rd_active == 1'b1) begin\n        axi_rd <= 1'b0;\n        if ((axi_rvalid == 1'b1) && (axi_rlast == 1'b1)) begin\n          axi_rd_active <= 1'b0;\n        end\n      end else if ((axi_ready_s == 1'b1)) begin\n        axi_rd <= axi_xfer_req;\n        axi_rd_active <= axi_xfer_req;\n      end\n    axi_xfer_req_m <= {axi_xfer_req_m[0], axi_xfer_req};\n    end\n  end\n\n  assign axi_xfer_req_init = axi_xfer_req_m[0] & ~axi_xfer_req_m[1];\n\n  // address channel\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[154, "      axi_rd <= 1'b0;\n"], [155, "      axi_rd_active <= 1'b0;\n"], [158, "      if (axi_rd_active == 1'b1) begin\n"], [159, "        axi_rd <= 1'b0;\n"], [161, "          axi_rd_active <= 1'b0;\n"], [164, "        axi_rd <= axi_xfer_req;\n"], [165, "        axi_rd_active <= axi_xfer_req;\n"]], "Add": [[155, "      axi_rnext <= 1'b0;\n"], [155, "      axi_ractive <= 1'b0;\n"], [159, "      if (axi_ractive == 1'b1) begin\n"], [159, "        axi_rnext <= 1'b0;\n"], [161, "          axi_ractive <= 1'b0;\n"], [165, "        axi_rnext <= axi_xfer_req;\n"], [165, "        axi_ractive <= axi_xfer_req;\n"]]}}