// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="CNN_Core,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.742000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=34,HLS_SYN_DSP=209,HLS_SYN_FF=30531,HLS_SYN_LUT=40037,HLS_VERSION=2018_2}" *)

module CNN_Core (
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        src_axis_TDATA,
        src_axis_TKEEP,
        src_axis_TSTRB,
        src_axis_TUSER,
        src_axis_TLAST,
        src_axis_TID,
        src_axis_TDEST,
        src_axis_TVALID,
        src_axis_TREADY
);

parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [7:0] src_axis_TDATA;
input  [0:0] src_axis_TKEEP;
input  [0:0] src_axis_TSTRB;
input  [0:0] src_axis_TUSER;
input  [0:0] src_axis_TLAST;
input  [0:0] src_axis_TID;
input  [0:0] src_axis_TDEST;
input   src_axis_TVALID;
output   src_axis_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [23:0] input_val_V_i_q0;
wire   [23:0] input_val_V_t_q0;
wire    Block_Mat_exit8_proc_U0_ap_start;
wire    Block_Mat_exit8_proc_U0_ap_done;
wire    Block_Mat_exit8_proc_U0_ap_continue;
wire    Block_Mat_exit8_proc_U0_ap_idle;
wire    Block_Mat_exit8_proc_U0_ap_ready;
wire    Block_Mat_exit8_proc_U0_start_out;
wire    Block_Mat_exit8_proc_U0_start_write;
wire   [31:0] Block_Mat_exit8_proc_U0_src0_rows_V_out_din;
wire    Block_Mat_exit8_proc_U0_src0_rows_V_out_write;
wire   [31:0] Block_Mat_exit8_proc_U0_src0_cols_V_out_din;
wire    Block_Mat_exit8_proc_U0_src0_cols_V_out_write;
wire   [5:0] Block_Mat_exit8_proc_U0_src1_rows_V_out_din;
wire    Block_Mat_exit8_proc_U0_src1_rows_V_out_write;
wire   [5:0] Block_Mat_exit8_proc_U0_src1_cols_V_out_din;
wire    Block_Mat_exit8_proc_U0_src1_cols_V_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_src_axis_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_V_write;
wire   [31:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [31:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    Resize_U0_ap_start;
wire    Resize_U0_ap_done;
wire    Resize_U0_ap_continue;
wire    Resize_U0_ap_idle;
wire    Resize_U0_ap_ready;
wire    Resize_U0_start_out;
wire    Resize_U0_start_write;
wire    Resize_U0_p_src_rows_V_read;
wire    Resize_U0_p_src_cols_V_read;
wire    Resize_U0_p_src_data_stream_V_read;
wire    Resize_U0_p_dst_rows_V_read;
wire    Resize_U0_p_dst_cols_V_read;
wire   [7:0] Resize_U0_p_dst_data_stream_V_din;
wire    Resize_U0_p_dst_data_stream_V_write;
wire   [5:0] Resize_U0_p_dst_rows_V_out_din;
wire    Resize_U0_p_dst_rows_V_out_write;
wire   [5:0] Resize_U0_p_dst_cols_V_out_din;
wire    Resize_U0_p_dst_cols_V_out_write;
wire    Mat2Array2D_U0_ap_start;
wire    Mat2Array2D_U0_ap_done;
wire    Mat2Array2D_U0_ap_continue;
wire    Mat2Array2D_U0_ap_idle;
wire    Mat2Array2D_U0_ap_ready;
wire    Mat2Array2D_U0_mat_rows_V_read;
wire    Mat2Array2D_U0_mat_cols_V_read;
wire    Mat2Array2D_U0_mat_data_stream_V_read;
wire   [9:0] Mat2Array2D_U0_arr_val_V_address0;
wire    Mat2Array2D_U0_arr_val_V_ce0;
wire    Mat2Array2D_U0_arr_val_V_we0;
wire   [23:0] Mat2Array2D_U0_arr_val_V_d0;
wire   [5:0] Mat2Array2D_U0_arr_rows_din;
wire    Mat2Array2D_U0_arr_rows_write;
wire   [5:0] Mat2Array2D_U0_arr_cols_din;
wire    Mat2Array2D_U0_arr_cols_write;
wire    ap_channel_done_input_val_V;
wire    Mat2Array2D_U0_arr_val_V_full_n;
wire    cnnclassify_U0_ap_start;
wire    cnnclassify_U0_ap_done;
wire    cnnclassify_U0_ap_continue;
wire    cnnclassify_U0_ap_idle;
wire    cnnclassify_U0_ap_ready;
wire   [9:0] cnnclassify_U0_input_val_V_address0;
wire    cnnclassify_U0_input_val_V_ce0;
wire    cnnclassify_U0_input_rows_read;
wire    cnnclassify_U0_input_cols_read;
wire   [31:0] cnnclassify_U0_label_r;
wire    cnnclassify_U0_label_r_ap_vld;
wire   [31:0] cnnclassify_U0_score;
wire    cnnclassify_U0_score_ap_vld;
wire    ap_sync_continue;
wire    input_val_V_i_full_n;
wire    input_val_V_t_empty_n;
wire    src0_rows_V_c_full_n;
wire   [31:0] src0_rows_V_c_dout;
wire    src0_rows_V_c_empty_n;
wire    src0_cols_V_c_full_n;
wire   [31:0] src0_cols_V_c_dout;
wire    src0_cols_V_c_empty_n;
wire    src1_rows_V_c_full_n;
wire   [5:0] src1_rows_V_c_dout;
wire    src1_rows_V_c_empty_n;
wire    src1_cols_V_c_full_n;
wire   [5:0] src1_cols_V_c_dout;
wire    src1_cols_V_c_empty_n;
wire    src0_data_stream_0_s_full_n;
wire   [7:0] src0_data_stream_0_s_dout;
wire    src0_data_stream_0_s_empty_n;
wire    src0_rows_V_c18_full_n;
wire   [31:0] src0_rows_V_c18_dout;
wire    src0_rows_V_c18_empty_n;
wire    src0_cols_V_c19_full_n;
wire   [31:0] src0_cols_V_c19_dout;
wire    src0_cols_V_c19_empty_n;
wire    src1_data_stream_0_s_full_n;
wire   [7:0] src1_data_stream_0_s_dout;
wire    src1_data_stream_0_s_empty_n;
wire    src1_rows_V_c20_full_n;
wire   [5:0] src1_rows_V_c20_dout;
wire    src1_rows_V_c20_empty_n;
wire    src1_cols_V_c21_full_n;
wire   [5:0] src1_cols_V_c21_dout;
wire    src1_cols_V_c21_empty_n;
wire    input_rows_c_full_n;
wire   [5:0] input_rows_c_dout;
wire    input_rows_c_empty_n;
wire    input_cols_c_full_n;
wire   [5:0] input_cols_c_dout;
wire    input_cols_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
wire    ap_sync_AXIvideo2Mat_U0_ap_ready;
reg   [1:0] AXIvideo2Mat_U0_ap_ready_count;
reg    ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready;
wire    ap_sync_Block_Mat_exit8_proc_U0_ap_ready;
reg   [1:0] Block_Mat_exit8_proc_U0_ap_ready_count;
wire   [0:0] start_for_Resize_U0_din;
wire    start_for_Resize_U0_full_n;
wire   [0:0] start_for_Resize_U0_dout;
wire    start_for_Resize_U0_empty_n;
wire    AXIvideo2Mat_U0_start_full_n;
wire    AXIvideo2Mat_U0_start_write;
wire   [0:0] start_for_Mat2Array2D_U0_din;
wire    start_for_Mat2Array2D_U0_full_n;
wire   [0:0] start_for_Mat2Array2D_U0_dout;
wire    start_for_Mat2Array2D_U0_empty_n;
wire    Mat2Array2D_U0_start_full_n;
wire    Mat2Array2D_U0_start_write;
wire    cnnclassify_U0_start_full_n;
wire    cnnclassify_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_AXIvideo2Mat_U0_ap_ready = 1'b0;
#0 AXIvideo2Mat_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready = 1'b0;
#0 Block_Mat_exit8_proc_U0_ap_ready_count = 2'd0;
end

CNN_Core_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CNN_Core_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .rows(rows),
    .cols(cols),
    .label_r(cnnclassify_U0_label_r),
    .label_r_ap_vld(cnnclassify_U0_label_r_ap_vld),
    .score(cnnclassify_U0_score),
    .score_ap_vld(cnnclassify_U0_score_ap_vld)
);

CNN_Core_input_vaXh4 #(
    .DataWidth( 24 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
input_val_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Mat2Array2D_U0_arr_val_V_address0),
    .i_ce0(Mat2Array2D_U0_arr_val_V_ce0),
    .i_we0(Mat2Array2D_U0_arr_val_V_we0),
    .i_d0(Mat2Array2D_U0_arr_val_V_d0),
    .i_q0(input_val_V_i_q0),
    .t_address0(cnnclassify_U0_input_val_V_address0),
    .t_ce0(cnnclassify_U0_input_val_V_ce0),
    .t_we0(1'b0),
    .t_d0(24'd0),
    .t_q0(input_val_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(input_val_V_i_full_n),
    .i_write(Mat2Array2D_U0_ap_done),
    .t_empty_n(input_val_V_t_empty_n),
    .t_read(cnnclassify_U0_ap_ready)
);

Block_Mat_exit8_proc Block_Mat_exit8_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit8_proc_U0_ap_start),
    .start_full_n(start_for_Resize_U0_full_n),
    .ap_done(Block_Mat_exit8_proc_U0_ap_done),
    .ap_continue(Block_Mat_exit8_proc_U0_ap_continue),
    .ap_idle(Block_Mat_exit8_proc_U0_ap_idle),
    .ap_ready(Block_Mat_exit8_proc_U0_ap_ready),
    .start_out(Block_Mat_exit8_proc_U0_start_out),
    .start_write(Block_Mat_exit8_proc_U0_start_write),
    .rows(rows),
    .cols(cols),
    .src0_rows_V_out_din(Block_Mat_exit8_proc_U0_src0_rows_V_out_din),
    .src0_rows_V_out_full_n(src0_rows_V_c_full_n),
    .src0_rows_V_out_write(Block_Mat_exit8_proc_U0_src0_rows_V_out_write),
    .src0_cols_V_out_din(Block_Mat_exit8_proc_U0_src0_cols_V_out_din),
    .src0_cols_V_out_full_n(src0_cols_V_c_full_n),
    .src0_cols_V_out_write(Block_Mat_exit8_proc_U0_src0_cols_V_out_write),
    .src1_rows_V_out_din(Block_Mat_exit8_proc_U0_src1_rows_V_out_din),
    .src1_rows_V_out_full_n(src1_rows_V_c_full_n),
    .src1_rows_V_out_write(Block_Mat_exit8_proc_U0_src1_rows_V_out_write),
    .src1_cols_V_out_din(Block_Mat_exit8_proc_U0_src1_cols_V_out_din),
    .src1_cols_V_out_full_n(src1_cols_V_c_full_n),
    .src1_cols_V_out_write(Block_Mat_exit8_proc_U0_src1_cols_V_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .src_axis_TDATA(src_axis_TDATA),
    .src_axis_TVALID(src_axis_TVALID),
    .src_axis_TREADY(AXIvideo2Mat_U0_src_axis_TREADY),
    .src_axis_TKEEP(src_axis_TKEEP),
    .src_axis_TSTRB(src_axis_TSTRB),
    .src_axis_TUSER(src_axis_TUSER),
    .src_axis_TLAST(src_axis_TLAST),
    .src_axis_TID(src_axis_TID),
    .src_axis_TDEST(src_axis_TDEST),
    .img_rows_V_dout(src0_rows_V_c_dout),
    .img_rows_V_empty_n(src0_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(src0_cols_V_c_dout),
    .img_cols_V_empty_n(src0_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_V_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .img_data_stream_V_full_n(src0_data_stream_0_s_full_n),
    .img_data_stream_V_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(src0_rows_V_c18_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(src0_cols_V_c19_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

Resize Resize_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Resize_U0_ap_start),
    .start_full_n(start_for_Mat2Array2D_U0_full_n),
    .ap_done(Resize_U0_ap_done),
    .ap_continue(Resize_U0_ap_continue),
    .ap_idle(Resize_U0_ap_idle),
    .ap_ready(Resize_U0_ap_ready),
    .start_out(Resize_U0_start_out),
    .start_write(Resize_U0_start_write),
    .p_src_rows_V_dout(src0_rows_V_c18_dout),
    .p_src_rows_V_empty_n(src0_rows_V_c18_empty_n),
    .p_src_rows_V_read(Resize_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src0_cols_V_c19_dout),
    .p_src_cols_V_empty_n(src0_cols_V_c19_empty_n),
    .p_src_cols_V_read(Resize_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(src0_data_stream_0_s_dout),
    .p_src_data_stream_V_empty_n(src0_data_stream_0_s_empty_n),
    .p_src_data_stream_V_read(Resize_U0_p_src_data_stream_V_read),
    .p_dst_rows_V_dout(src1_rows_V_c_dout),
    .p_dst_rows_V_empty_n(src1_rows_V_c_empty_n),
    .p_dst_rows_V_read(Resize_U0_p_dst_rows_V_read),
    .p_dst_cols_V_dout(src1_cols_V_c_dout),
    .p_dst_cols_V_empty_n(src1_cols_V_c_empty_n),
    .p_dst_cols_V_read(Resize_U0_p_dst_cols_V_read),
    .p_dst_data_stream_V_din(Resize_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(src1_data_stream_0_s_full_n),
    .p_dst_data_stream_V_write(Resize_U0_p_dst_data_stream_V_write),
    .p_dst_rows_V_out_din(Resize_U0_p_dst_rows_V_out_din),
    .p_dst_rows_V_out_full_n(src1_rows_V_c20_full_n),
    .p_dst_rows_V_out_write(Resize_U0_p_dst_rows_V_out_write),
    .p_dst_cols_V_out_din(Resize_U0_p_dst_cols_V_out_din),
    .p_dst_cols_V_out_full_n(src1_cols_V_c21_full_n),
    .p_dst_cols_V_out_write(Resize_U0_p_dst_cols_V_out_write)
);

Mat2Array2D Mat2Array2D_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2Array2D_U0_ap_start),
    .ap_done(Mat2Array2D_U0_ap_done),
    .ap_continue(Mat2Array2D_U0_ap_continue),
    .ap_idle(Mat2Array2D_U0_ap_idle),
    .ap_ready(Mat2Array2D_U0_ap_ready),
    .mat_rows_V_dout(src1_rows_V_c20_dout),
    .mat_rows_V_empty_n(src1_rows_V_c20_empty_n),
    .mat_rows_V_read(Mat2Array2D_U0_mat_rows_V_read),
    .mat_cols_V_dout(src1_cols_V_c21_dout),
    .mat_cols_V_empty_n(src1_cols_V_c21_empty_n),
    .mat_cols_V_read(Mat2Array2D_U0_mat_cols_V_read),
    .mat_data_stream_V_dout(src1_data_stream_0_s_dout),
    .mat_data_stream_V_empty_n(src1_data_stream_0_s_empty_n),
    .mat_data_stream_V_read(Mat2Array2D_U0_mat_data_stream_V_read),
    .arr_val_V_address0(Mat2Array2D_U0_arr_val_V_address0),
    .arr_val_V_ce0(Mat2Array2D_U0_arr_val_V_ce0),
    .arr_val_V_we0(Mat2Array2D_U0_arr_val_V_we0),
    .arr_val_V_d0(Mat2Array2D_U0_arr_val_V_d0),
    .arr_rows_din(Mat2Array2D_U0_arr_rows_din),
    .arr_rows_full_n(input_rows_c_full_n),
    .arr_rows_write(Mat2Array2D_U0_arr_rows_write),
    .arr_cols_din(Mat2Array2D_U0_arr_cols_din),
    .arr_cols_full_n(input_cols_c_full_n),
    .arr_cols_write(Mat2Array2D_U0_arr_cols_write)
);

cnnclassify cnnclassify_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(cnnclassify_U0_ap_start),
    .ap_done(cnnclassify_U0_ap_done),
    .ap_continue(cnnclassify_U0_ap_continue),
    .ap_idle(cnnclassify_U0_ap_idle),
    .ap_ready(cnnclassify_U0_ap_ready),
    .input_val_V_address0(cnnclassify_U0_input_val_V_address0),
    .input_val_V_ce0(cnnclassify_U0_input_val_V_ce0),
    .input_val_V_q0(input_val_V_t_q0),
    .input_rows_dout(input_rows_c_dout),
    .input_rows_empty_n(input_rows_c_empty_n),
    .input_rows_read(cnnclassify_U0_input_rows_read),
    .input_cols_dout(input_cols_c_dout),
    .input_cols_empty_n(input_cols_c_empty_n),
    .input_cols_read(cnnclassify_U0_input_cols_read),
    .label_r(cnnclassify_U0_label_r),
    .label_r_ap_vld(cnnclassify_U0_label_r_ap_vld),
    .score(cnnclassify_U0_score),
    .score_ap_vld(cnnclassify_U0_score_ap_vld)
);

fifo_w32_d2_A src0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit8_proc_U0_src0_rows_V_out_din),
    .if_full_n(src0_rows_V_c_full_n),
    .if_write(Block_Mat_exit8_proc_U0_src0_rows_V_out_write),
    .if_dout(src0_rows_V_c_dout),
    .if_empty_n(src0_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w32_d2_A src0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit8_proc_U0_src0_cols_V_out_din),
    .if_full_n(src0_cols_V_c_full_n),
    .if_write(Block_Mat_exit8_proc_U0_src0_cols_V_out_write),
    .if_dout(src0_cols_V_c_dout),
    .if_empty_n(src0_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w6_d3_A src1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit8_proc_U0_src1_rows_V_out_din),
    .if_full_n(src1_rows_V_c_full_n),
    .if_write(Block_Mat_exit8_proc_U0_src1_rows_V_out_write),
    .if_dout(src1_rows_V_c_dout),
    .if_empty_n(src1_rows_V_c_empty_n),
    .if_read(Resize_U0_p_dst_rows_V_read)
);

fifo_w6_d3_A src1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit8_proc_U0_src1_cols_V_out_din),
    .if_full_n(src1_cols_V_c_full_n),
    .if_write(Block_Mat_exit8_proc_U0_src1_cols_V_out_write),
    .if_dout(src1_cols_V_c_dout),
    .if_empty_n(src1_cols_V_c_empty_n),
    .if_read(Resize_U0_p_dst_cols_V_read)
);

fifo_w8_d2_A src0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .if_full_n(src0_data_stream_0_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .if_dout(src0_data_stream_0_s_dout),
    .if_empty_n(src0_data_stream_0_s_empty_n),
    .if_read(Resize_U0_p_src_data_stream_V_read)
);

fifo_w32_d2_A src0_rows_V_c18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(src0_rows_V_c18_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(src0_rows_V_c18_dout),
    .if_empty_n(src0_rows_V_c18_empty_n),
    .if_read(Resize_U0_p_src_rows_V_read)
);

fifo_w32_d2_A src0_cols_V_c19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(src0_cols_V_c19_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(src0_cols_V_c19_dout),
    .if_empty_n(src0_cols_V_c19_empty_n),
    .if_read(Resize_U0_p_src_cols_V_read)
);

fifo_w8_d2_A src1_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Resize_U0_p_dst_data_stream_V_din),
    .if_full_n(src1_data_stream_0_s_full_n),
    .if_write(Resize_U0_p_dst_data_stream_V_write),
    .if_dout(src1_data_stream_0_s_dout),
    .if_empty_n(src1_data_stream_0_s_empty_n),
    .if_read(Mat2Array2D_U0_mat_data_stream_V_read)
);

fifo_w6_d2_A src1_rows_V_c20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Resize_U0_p_dst_rows_V_out_din),
    .if_full_n(src1_rows_V_c20_full_n),
    .if_write(Resize_U0_p_dst_rows_V_out_write),
    .if_dout(src1_rows_V_c20_dout),
    .if_empty_n(src1_rows_V_c20_empty_n),
    .if_read(Mat2Array2D_U0_mat_rows_V_read)
);

fifo_w6_d2_A src1_cols_V_c21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Resize_U0_p_dst_cols_V_out_din),
    .if_full_n(src1_cols_V_c21_full_n),
    .if_write(Resize_U0_p_dst_cols_V_out_write),
    .if_dout(src1_cols_V_c21_dout),
    .if_empty_n(src1_cols_V_c21_empty_n),
    .if_read(Mat2Array2D_U0_mat_cols_V_read)
);

fifo_w6_d2_A input_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Array2D_U0_arr_rows_din),
    .if_full_n(input_rows_c_full_n),
    .if_write(Mat2Array2D_U0_arr_rows_write),
    .if_dout(input_rows_c_dout),
    .if_empty_n(input_rows_c_empty_n),
    .if_read(cnnclassify_U0_input_rows_read)
);

fifo_w6_d2_A input_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Array2D_U0_arr_cols_din),
    .if_full_n(input_cols_c_full_n),
    .if_write(Mat2Array2D_U0_arr_cols_write),
    .if_dout(input_cols_c_dout),
    .if_empty_n(input_cols_c_empty_n),
    .if_read(cnnclassify_U0_input_cols_read)
);

start_for_Resize_U0 start_for_Resize_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Resize_U0_din),
    .if_full_n(start_for_Resize_U0_full_n),
    .if_write(Block_Mat_exit8_proc_U0_start_write),
    .if_dout(start_for_Resize_U0_dout),
    .if_empty_n(start_for_Resize_U0_empty_n),
    .if_read(Resize_U0_ap_ready)
);

start_for_Mat2ArrYie start_for_Mat2ArrYie_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2Array2D_U0_din),
    .if_full_n(start_for_Mat2Array2D_U0_full_n),
    .if_write(Resize_U0_start_write),
    .if_dout(start_for_Mat2Array2D_U0_dout),
    .if_empty_n(start_for_Mat2Array2D_U0_empty_n),
    .if_read(Mat2Array2D_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready <= ap_sync_Block_Mat_exit8_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == AXIvideo2Mat_U0_ap_ready))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == AXIvideo2Mat_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_Mat_exit8_proc_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_Mat_exit8_proc_U0_ap_ready_count <= (Block_Mat_exit8_proc_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_Mat_exit8_proc_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_Mat_exit8_proc_U0_ap_ready_count <= (Block_Mat_exit8_proc_U0_ap_ready_count + 2'd1);
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready ^ 1'b1) & ap_start);

assign AXIvideo2Mat_U0_start_full_n = 1'b1;

assign AXIvideo2Mat_U0_start_write = 1'b0;

assign Block_Mat_exit8_proc_U0_ap_continue = 1'b1;

assign Block_Mat_exit8_proc_U0_ap_start = ((ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Mat2Array2D_U0_ap_continue = input_val_V_i_full_n;

assign Mat2Array2D_U0_ap_start = start_for_Mat2Array2D_U0_empty_n;

assign Mat2Array2D_U0_arr_val_V_full_n = input_val_V_i_full_n;

assign Mat2Array2D_U0_start_full_n = 1'b1;

assign Mat2Array2D_U0_start_write = 1'b0;

assign Resize_U0_ap_continue = 1'b1;

assign Resize_U0_ap_start = start_for_Resize_U0_empty_n;

assign ap_channel_done_input_val_V = Mat2Array2D_U0_ap_done;

assign ap_done = cnnclassify_U0_ap_done;

assign ap_idle = ((input_val_V_t_empty_n ^ 1'b1) & cnnclassify_U0_ap_idle & Resize_U0_ap_idle & Mat2Array2D_U0_ap_idle & Block_Mat_exit8_proc_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2Mat_U0_ap_ready = (ap_sync_reg_AXIvideo2Mat_U0_ap_ready | AXIvideo2Mat_U0_ap_ready);

assign ap_sync_Block_Mat_exit8_proc_U0_ap_ready = (ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready | Block_Mat_exit8_proc_U0_ap_ready);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = cnnclassify_U0_ap_done;

assign ap_sync_ready = (ap_sync_Block_Mat_exit8_proc_U0_ap_ready & ap_sync_AXIvideo2Mat_U0_ap_ready);

assign cnnclassify_U0_ap_continue = 1'b1;

assign cnnclassify_U0_ap_start = input_val_V_t_empty_n;

assign cnnclassify_U0_start_full_n = 1'b1;

assign cnnclassify_U0_start_write = 1'b0;

assign src_axis_TREADY = AXIvideo2Mat_U0_src_axis_TREADY;

assign start_for_Mat2Array2D_U0_din = 1'b1;

assign start_for_Resize_U0_din = 1'b1;

endmodule //CNN_Core
