----------------------------------------------------------------------
State after executing cycle: 0

IF.nop: 0
IF.PC: 4

ID.nop: 0
ID.Instr: 00000000000000000000000010000011

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 1

IF.nop: 0
IF.PC: 8

ID.nop: 0
ID.Instr: 00000000010000000000000100000011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 2

IF.nop: 0
IF.PC: 12

ID.nop: 0
ID.Instr: 00000000001000001000000110110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 2
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 3

IF.nop: 1
IF.PC: 12

ID.nop: 1
ID.Instr: 01000000001000001000001000110011

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 4

IF.nop: 0
IF.PC: 16

ID.nop: 0
ID.Instr: 01000000001000001000001000110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 5

IF.nop: 0
IF.PC: 20

ID.nop: 0
ID.Instr: 00000000001100000010010000100011

EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 4
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 4
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 6

IF.nop: 0
IF.PC: 24

ID.nop: 0
ID.Instr: 00000000010000000010011000100011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 3
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 7

IF.nop: 0
IF.PC: 28

ID.nop: 0
ID.Instr: 00000000000100010111001010110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 12
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 12
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 8

IF.nop: 0
IF.PC: 32

ID.nop: 0
ID.Instr: 00000000000100010110001100110011

EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 12
MEM.Store_data: 2
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 12
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: 8
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 9

IF.nop: 0
IF.PC: 36

ID.nop: 0
ID.Instr: 00000000000100010100001110110011

EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 6
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 12
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 12
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 10

IF.nop: 0
IF.PC: 40

ID.nop: 0
ID.Instr: 00000001000000000000000100000011

EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 7
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 7
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 6
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 11

IF.nop: 0
IF.PC: 44

ID.nop: 0
ID.Instr: 00000000001000001000010000110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 16
EX.Rs: 0
EX.Rt: 16
EX.Wrt_reg_addr: 2
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 6
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 7
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 7
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 6
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 12

IF.nop: 1
IF.PC: 44

ID.nop: 1
ID.Instr: 01000000001000001000010010110011

EX.nop: 1
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 16
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 8
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 16
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 16
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 6
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 7
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 13

IF.nop: 0
IF.PC: 48

ID.nop: 0
ID.Instr: 01000000001000001000010010110011

EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 16
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 8
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 16
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 16
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967293
WB.Rs: 0
WB.Rt: 16
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 14

IF.nop: 0
IF.PC: 52

ID.nop: 0
ID.Instr: 00000000000100010111010100110011

EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 4294967293
EX.Imm: 16
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 9
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967298
MEM.Store_data: 3
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 4294967293
WB.Rs: 0
WB.Rt: 16
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 15

IF.nop: 0
IF.PC: 56

ID.nop: 0
ID.Instr: 00000000000100010110010110110011

EX.nop: 0
EX.Read_data1: 4294967293
EX.Read_data2: 5
EX.Imm: 16
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 10
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: -4294967288
MEM.Store_data: 4294967293
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 9
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967298
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 8
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 16

IF.nop: 0
IF.PC: 60

ID.nop: 0
ID.Instr: 00000000000100010100011000110011

EX.nop: 0
EX.Read_data1: 4294967293
EX.Read_data2: 5
EX.Imm: 16
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 11
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 5
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: -4294967288
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 9
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 17

IF.nop: 0
IF.PC: 64

ID.nop: 0
ID.Instr: 00000001010000000000000010000011

EX.nop: 0
EX.Read_data1: 4294967293
EX.Read_data2: 5
EX.Imm: 16
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 12
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967293
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 11
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 10
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 18

IF.nop: 0
IF.PC: 68

ID.nop: 0
ID.Instr: 00000001100000000000000100000011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 20
EX.Rs: 0
EX.Rt: 20
EX.Wrt_reg_addr: 1
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967288
MEM.Store_data: 5
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 12
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967293
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 11
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 19

IF.nop: 0
IF.PC: 72

ID.nop: 0
ID.Instr: 00000000001000001000011010110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 24
EX.Rs: 0
EX.Rt: 24
EX.Wrt_reg_addr: 2
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 20
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967288
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 12
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 20

IF.nop: 1
IF.PC: 72

ID.nop: 1
ID.Instr: 01000000001000001000011100110011

EX.nop: 1
EX.Read_data1: 5
EX.Read_data2: 4294967293
EX.Imm: 24
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 13
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 24
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967291
WB.Rs: 0
WB.Rt: 20
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 21

IF.nop: 0
IF.PC: 76

ID.nop: 0
ID.Instr: 01000000001000001000011100110011

EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 4294967293
EX.Imm: 24
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 13
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 24
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 24
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 22

IF.nop: 0
IF.PC: 80

ID.nop: 0
ID.Instr: 00000000000100010111011110110011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 2
EX.Imm: 24
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 14
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967293
MEM.Store_data: 4294967293
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 13
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 24
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 23

IF.nop: 0
IF.PC: 84

ID.nop: 0
ID.Instr: 00000000000100010110100000110011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 4294967291
EX.Imm: 24
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 15
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967289
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 14
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967293
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 13
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 24

IF.nop: 0
IF.PC: 88

ID.nop: 0
ID.Instr: 00000000000100010100100010110011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 4294967291
EX.Imm: 24
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 16
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 4294967291
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 15
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967289
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 14
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 25

IF.nop: 0
IF.PC: 92

ID.nop: 0
ID.Instr: 01111111111100010000100100010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 4294967291
EX.Imm: 24
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 17
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967291
MEM.Store_data: 4294967291
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 16
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 15
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 26

IF.nop: 0
IF.PC: 96

ID.nop: 0
ID.Instr: 01111111111100010111100110010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 18
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967289
MEM.Store_data: 4294967291
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 17
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967291
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 16
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 27

IF.nop: 0
IF.PC: 100

ID.nop: 0
ID.Instr: 01111111111100010110101000010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 19
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2049
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 18
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967289
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 17
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 28

IF.nop: 0
IF.PC: 104

ID.nop: 0
ID.Instr: 01111111111100010100101010010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 20
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 19
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2049
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 18
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 29

IF.nop: 0
IF.PC: 108

ID.nop: 0
ID.Instr: 01111111111100001000101100010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 21
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2047
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 20
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 19
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 30

IF.nop: 0
IF.PC: 112

ID.nop: 0
ID.Instr: 01111111111100001111101110010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 22
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2045
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 21
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2047
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 20
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 31

IF.nop: 0
IF.PC: 116

ID.nop: 0
ID.Instr: 01111111111100001110110000010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 23
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294969338
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 22
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2045
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 21
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 32

IF.nop: 0
IF.PC: 120

ID.nop: 0
ID.Instr: 01111111111100001100110010010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 24
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2043
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 23
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294969338
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 22
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 33

IF.nop: 0
IF.PC: 124

ID.nop: 0
ID.Instr: 11111111111100010000110100010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 25
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967295
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 24
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2043
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 23
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 34

IF.nop: 0
IF.PC: 128

ID.nop: 0
ID.Instr: 11111111111100010111110110010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 26
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294965252
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 25
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967295
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 24
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 35

IF.nop: 0
IF.PC: 132

ID.nop: 0
ID.Instr: 11111111111100010110111000010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 27
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 26
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294965252
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 25
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 36

IF.nop: 0
IF.PC: 136

ID.nop: 0
ID.Instr: 11111111111100010100111010010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 28
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 27
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 26
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 37

IF.nop: 0
IF.PC: 140

ID.nop: 0
ID.Instr: 11111111111100001000111100010011

EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 29
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 28
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 27
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 38

IF.nop: 0
IF.PC: 144

ID.nop: 0
ID.Instr: 11111111111100001111111110010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 30
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: -3
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 29
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: -1
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 28
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 39

IF.nop: 0
IF.PC: 148

ID.nop: 0
ID.Instr: 11111111111100001110111110010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967290
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 30
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: -3
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 29
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 40

IF.nop: 0
IF.PC: 152

ID.nop: 0
ID.Instr: 11111111111100001100000000010011

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4294967291
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967290
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 30
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 41

IF.nop: 1
IF.PC: 152

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 0
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 4294967291
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 31
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 42

IF.nop: 1
IF.PC: 152

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: -4294967292
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: -1
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 31
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 43

IF.nop: 1
IF.PC: 152

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: -4294967292
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: -4294967292
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 44

IF.nop: 1
IF.PC: 152

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: -4294967292
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: -4294967292
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 45

IF.nop: 1
IF.PC: 152

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 4294967291
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: xor
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: -4294967292
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: -4294967292
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

