#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55730813fee0 .scope module, "eight_chip_top_tb" "eight_chip_top_tb" 2 3;
 .timescale -9 -9;
v0x557308194430_0 .net "chip_id_0", 3 0, v0x557308160c80_0;  1 drivers
v0x557308194510_0 .net "chip_id_1", 3 0, v0x557308167010_0;  1 drivers
v0x5573081945d0_0 .net "chip_id_2", 3 0, v0x55730816d430_0;  1 drivers
v0x557308194670_0 .net "chip_id_3", 3 0, v0x557308173a40_0;  1 drivers
v0x557308194730_0 .net "chip_id_4", 3 0, v0x55730817a200_0;  1 drivers
v0x557308194840_0 .net "chip_id_5", 3 0, v0x557308180680_0;  1 drivers
v0x557308194900_0 .net "chip_id_6", 3 0, v0x557308186e20_0;  1 drivers
v0x5573081949c0_0 .net "chip_id_7", 3 0, v0x55730818d2a0_0;  1 drivers
v0x557308194a80_0 .net "data_out", 0 0, v0x55730818e460_0;  1 drivers
v0x557308194b20_0 .var "f_layer_0", 0 0;
v0x557308194bc0_0 .var "f_layer_1", 0 0;
v0x557308194c60_0 .var "f_layer_2", 0 0;
v0x557308194d00_0 .var "f_layer_3", 0 0;
v0x557308194da0_0 .var "f_layer_4", 0 0;
v0x557308194e40_0 .var "f_layer_5", 0 0;
v0x557308194ee0_0 .var "f_layer_6", 0 0;
v0x557308194f80_0 .var "f_layer_7", 0 0;
v0x557308195020_0 .net "power_value_lower_0", 3 0, v0x557308161200_0;  1 drivers
v0x5573081950e0_0 .net "power_value_lower_1", 3 0, v0x557308167590_0;  1 drivers
v0x5573081951a0_0 .net "power_value_lower_2", 3 0, v0x55730816d9b0_0;  1 drivers
v0x557308195260_0 .net "power_value_lower_3", 3 0, v0x557308173fc0_0;  1 drivers
v0x557308195320_0 .net "power_value_lower_4", 3 0, v0x55730817a780_0;  1 drivers
v0x5573081953e0_0 .net "power_value_lower_5", 3 0, v0x557308180c00_0;  1 drivers
v0x5573081954a0_0 .net "power_value_lower_6", 3 0, v0x5573081873a0_0;  1 drivers
v0x557308195560_0 .net "power_value_lower_7", 3 0, v0x55730818d820_0;  1 drivers
v0x557308195620_0 .net "power_value_upper_0", 3 0, v0x5573081612e0_0;  1 drivers
v0x5573081956e0_0 .net "power_value_upper_1", 3 0, v0x557308167670_0;  1 drivers
v0x5573081957a0_0 .net "power_value_upper_2", 3 0, v0x55730816da90_0;  1 drivers
v0x557308195860_0 .net "power_value_upper_3", 3 0, v0x5573081740a0_0;  1 drivers
v0x557308195920_0 .net "power_value_upper_4", 3 0, v0x55730817a860_0;  1 drivers
v0x5573081959e0_0 .net "power_value_upper_5", 3 0, v0x557308180ce0_0;  1 drivers
v0x557308195aa0_0 .net "power_value_upper_6", 3 0, v0x557308187480_0;  1 drivers
v0x557308195b60_0 .net "power_value_upper_7", 3 0, v0x55730818d900_0;  1 drivers
v0x557308195c20_0 .var "rst_n", 0 0;
v0x557308195cc0_0 .net "sort_finish_0", 0 0, L_0x5573081a6850;  1 drivers
v0x557308195d60_0 .net "sort_finish_1", 0 0, L_0x5573081a6fa0;  1 drivers
v0x557308195e00_0 .net "sort_finish_2", 0 0, L_0x5573081a7740;  1 drivers
v0x557308195ea0_0 .net "sort_finish_3", 0 0, L_0x5573081a7ed0;  1 drivers
v0x557308195f40_0 .net "sort_finish_4", 0 0, L_0x5573081a8660;  1 drivers
v0x557308195fe0_0 .net "sort_finish_5", 0 0, L_0x5573081a8d60;  1 drivers
v0x557308196080_0 .net "sort_finish_6", 0 0, L_0x5573081a94f0;  1 drivers
v0x557308196120_0 .net "sort_finish_7", 0 0, L_0x5573081a9c80;  1 drivers
v0x5573081961c0_0 .var "t_clk", 0 0;
S_0x557308129f30 .scope module, "dut" "double_top" 2 18, 3 1 0, S_0x55730813fee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer_0";
    .port_info 3 /INPUT 1 "f_layer_1";
    .port_info 4 /INPUT 1 "f_layer_2";
    .port_info 5 /INPUT 1 "f_layer_3";
    .port_info 6 /INPUT 1 "f_layer_4";
    .port_info 7 /INPUT 1 "f_layer_5";
    .port_info 8 /INPUT 1 "f_layer_6";
    .port_info 9 /INPUT 1 "f_layer_7";
    .port_info 10 /OUTPUT 1 "sort_finish_0";
    .port_info 11 /OUTPUT 1 "sort_finish_1";
    .port_info 12 /OUTPUT 1 "sort_finish_2";
    .port_info 13 /OUTPUT 1 "sort_finish_3";
    .port_info 14 /OUTPUT 1 "sort_finish_4";
    .port_info 15 /OUTPUT 1 "sort_finish_5";
    .port_info 16 /OUTPUT 1 "sort_finish_6";
    .port_info 17 /OUTPUT 1 "sort_finish_7";
    .port_info 18 /OUTPUT 4 "chip_id_0";
    .port_info 19 /OUTPUT 4 "chip_id_1";
    .port_info 20 /OUTPUT 4 "chip_id_2";
    .port_info 21 /OUTPUT 4 "chip_id_3";
    .port_info 22 /OUTPUT 4 "chip_id_4";
    .port_info 23 /OUTPUT 4 "chip_id_5";
    .port_info 24 /OUTPUT 4 "chip_id_6";
    .port_info 25 /OUTPUT 4 "chip_id_7";
    .port_info 26 /OUTPUT 4 "power_value_upper_0";
    .port_info 27 /OUTPUT 4 "power_value_upper_1";
    .port_info 28 /OUTPUT 4 "power_value_upper_2";
    .port_info 29 /OUTPUT 4 "power_value_upper_3";
    .port_info 30 /OUTPUT 4 "power_value_upper_4";
    .port_info 31 /OUTPUT 4 "power_value_upper_5";
    .port_info 32 /OUTPUT 4 "power_value_upper_6";
    .port_info 33 /OUTPUT 4 "power_value_upper_7";
    .port_info 34 /OUTPUT 4 "power_value_lower_0";
    .port_info 35 /OUTPUT 4 "power_value_lower_1";
    .port_info 36 /OUTPUT 4 "power_value_lower_2";
    .port_info 37 /OUTPUT 4 "power_value_lower_3";
    .port_info 38 /OUTPUT 4 "power_value_lower_4";
    .port_info 39 /OUTPUT 4 "power_value_lower_5";
    .port_info 40 /OUTPUT 4 "power_value_lower_6";
    .port_info 41 /OUTPUT 4 "power_value_lower_7";
    .port_info 42 /OUTPUT 1 "data_out";
v0x557308190b90_0 .net "chip_id_0", 3 0, v0x557308160c80_0;  alias, 1 drivers
v0x557308190c70_0 .net "chip_id_1", 3 0, v0x557308167010_0;  alias, 1 drivers
v0x557308190d80_0 .net "chip_id_2", 3 0, v0x55730816d430_0;  alias, 1 drivers
v0x557308190e70_0 .net "chip_id_3", 3 0, v0x557308173a40_0;  alias, 1 drivers
v0x557308190f80_0 .net "chip_id_4", 3 0, v0x55730817a200_0;  alias, 1 drivers
v0x5573081910e0_0 .net "chip_id_5", 3 0, v0x557308180680_0;  alias, 1 drivers
v0x5573081911f0_0 .net "chip_id_6", 3 0, v0x557308186e20_0;  alias, 1 drivers
v0x557308191300_0 .net "chip_id_7", 3 0, v0x55730818d2a0_0;  alias, 1 drivers
v0x557308191410_0 .net "data_out", 0 0, v0x55730818e460_0;  alias, 1 drivers
v0x557308191540_0 .net "data_out_dut0", 0 0, v0x557308161cc0_0;  1 drivers
v0x557308191670_0 .net "data_out_dut1", 0 0, v0x557308167ff0_0;  1 drivers
v0x557308191710_0 .net "data_out_dut2", 0 0, v0x55730816e5f0_0;  1 drivers
v0x557308191840_0 .net "data_out_dut3", 0 0, v0x557308174c00_0;  1 drivers
v0x557308191970_0 .net "data_out_dut4", 0 0, v0x55730817b2b0_0;  1 drivers
v0x557308191aa0_0 .net "data_out_dut5", 0 0, v0x557308181840_0;  1 drivers
v0x557308191bd0_0 .net "data_out_dut6", 0 0, v0x557308187ed0_0;  1 drivers
v0x557308191d00_0 .net "f_layer_0", 0 0, v0x557308194b20_0;  1 drivers
v0x557308191eb0_0 .net "f_layer_1", 0 0, v0x557308194bc0_0;  1 drivers
v0x557308191f50_0 .net "f_layer_2", 0 0, v0x557308194c60_0;  1 drivers
v0x557308191ff0_0 .net "f_layer_3", 0 0, v0x557308194d00_0;  1 drivers
v0x557308192090_0 .net "f_layer_4", 0 0, v0x557308194da0_0;  1 drivers
v0x557308192130_0 .net "f_layer_5", 0 0, v0x557308194e40_0;  1 drivers
v0x5573081921d0_0 .net "f_layer_6", 0 0, v0x557308194ee0_0;  1 drivers
v0x5573081922c0_0 .net "f_layer_7", 0 0, v0x557308194f80_0;  1 drivers
v0x5573081923b0_0 .net "power_value_lower_0", 3 0, v0x557308161200_0;  alias, 1 drivers
v0x5573081924c0_0 .net "power_value_lower_1", 3 0, v0x557308167590_0;  alias, 1 drivers
v0x5573081925d0_0 .net "power_value_lower_2", 3 0, v0x55730816d9b0_0;  alias, 1 drivers
v0x5573081926e0_0 .net "power_value_lower_3", 3 0, v0x557308173fc0_0;  alias, 1 drivers
v0x5573081927f0_0 .net "power_value_lower_4", 3 0, v0x55730817a780_0;  alias, 1 drivers
v0x557308192900_0 .net "power_value_lower_5", 3 0, v0x557308180c00_0;  alias, 1 drivers
v0x557308192a10_0 .net "power_value_lower_6", 3 0, v0x5573081873a0_0;  alias, 1 drivers
v0x557308192b20_0 .net "power_value_lower_7", 3 0, v0x55730818d820_0;  alias, 1 drivers
v0x557308192c30_0 .net "power_value_upper_0", 3 0, v0x5573081612e0_0;  alias, 1 drivers
v0x557308192f50_0 .net "power_value_upper_1", 3 0, v0x557308167670_0;  alias, 1 drivers
v0x557308193060_0 .net "power_value_upper_2", 3 0, v0x55730816da90_0;  alias, 1 drivers
v0x557308193170_0 .net "power_value_upper_3", 3 0, v0x5573081740a0_0;  alias, 1 drivers
v0x557308193280_0 .net "power_value_upper_4", 3 0, v0x55730817a860_0;  alias, 1 drivers
v0x557308193390_0 .net "power_value_upper_5", 3 0, v0x557308180ce0_0;  alias, 1 drivers
v0x5573081934a0_0 .net "power_value_upper_6", 3 0, v0x557308187480_0;  alias, 1 drivers
v0x5573081935b0_0 .net "power_value_upper_7", 3 0, v0x55730818d900_0;  alias, 1 drivers
v0x5573081936c0_0 .net "rst_n", 0 0, v0x557308195c20_0;  1 drivers
v0x557308193760_0 .net "sort_finish_0", 0 0, L_0x5573081a6850;  alias, 1 drivers
v0x557308193850_0 .net "sort_finish_1", 0 0, L_0x5573081a6fa0;  alias, 1 drivers
v0x557308193940_0 .net "sort_finish_2", 0 0, L_0x5573081a7740;  alias, 1 drivers
v0x557308193a30_0 .net "sort_finish_3", 0 0, L_0x5573081a7ed0;  alias, 1 drivers
v0x557308193b20_0 .net "sort_finish_4", 0 0, L_0x5573081a8660;  alias, 1 drivers
v0x557308193c10_0 .net "sort_finish_5", 0 0, L_0x5573081a8d60;  alias, 1 drivers
v0x557308193d00_0 .net "sort_finish_6", 0 0, L_0x5573081a94f0;  alias, 1 drivers
v0x557308193df0_0 .net "sort_finish_7", 0 0, L_0x5573081a9c80;  alias, 1 drivers
v0x557308193ee0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  1 drivers
S_0x557308113f80 .scope module, "dut0" "top" 3 25, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x557308163550_0 .net "chip_id", 3 0, v0x557308160c80_0;  alias, 1 drivers
v0x557308163630_0 .net "data_in", 0 0, v0x557308167ff0_0;  alias, 1 drivers
v0x557308163700_0 .net "data_out", 0 0, v0x557308161cc0_0;  alias, 1 drivers
v0x557308163800_0 .net "des_data_out", 7 0, v0x5573080aac80_0;  1 drivers
v0x5573081638f0_0 .net "div_8_clk", 0 0, L_0x557308196260;  1 drivers
v0x5573081639e0_0 .net "ettt_data_out", 31 0, v0x55730815f890_0;  1 drivers
v0x557308163ad0_0 .net "f_layer", 0 0, v0x557308194b20_0;  alias, 1 drivers
v0x557308163b70_0 .net "power_value_lower", 3 0, v0x557308161200_0;  alias, 1 drivers
v0x557308163c10_0 .net "power_value_upper", 3 0, v0x5573081612e0_0;  alias, 1 drivers
v0x557308163d40_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308163de0_0 .net "rst_sync_o", 0 0, L_0x557308196300;  1 drivers
v0x557308163e80_0 .net "sort_finish", 0 0, L_0x5573081a6850;  alias, 1 drivers
v0x557308163f20_0 .net "st_data_out", 31 0, v0x557308160f00_0;  1 drivers
v0x557308164010_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x5573081640b0_0 .net "ttte_data_out", 7 0, v0x557308163040_0;  1 drivers
v0x5573081641a0_0 .net "tx_out", 0 0, L_0x5573081a6460;  1 drivers
S_0x5573080fdfd0 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x5573080ae3f0_0 .var "cnt", 2 0;
v0x5573080a9af0_0 .net "div_8_clk", 0 0, L_0x557308196260;  alias, 1 drivers
v0x5573080a9b90_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573080aa2e0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557307ff9470/0 .event negedge, v0x5573080a9b90_0;
E_0x557307ff9470/1 .event posedge, v0x5573080aa2e0_0;
E_0x557307ff9470 .event/or E_0x557307ff9470/0, E_0x557307ff9470/1;
L_0x557308196260 .part v0x5573080ae3f0_0, 2, 1;
S_0x55730815ed50 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5573080aa380_0 .var "cnt", 4 0;
v0x5573080aabe0_0 .net "data_in", 0 0, v0x557308167ff0_0;  alias, 1 drivers
v0x5573080aac80_0 .var "data_out", 7 0;
v0x55730815f010_0 .var "data_reg", 7 0;
v0x55730815f0f0_0 .var "next_state", 0 0;
v0x55730815f200_0 .net "rst_n", 0 0, L_0x557308196300;  alias, 1 drivers
v0x55730815f2c0_0 .var "state", 0 0;
v0x55730815f380_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557307ff9220/0 .event negedge, v0x55730815f200_0;
E_0x557307ff9220/1 .event posedge, v0x5573080aa2e0_0;
E_0x557307ff9220 .event/or E_0x557307ff9220/0, E_0x557307ff9220/1;
E_0x557307ff8ff0 .event edge, v0x55730815f2c0_0, v0x55730815f010_0, v0x5573080aa380_0;
S_0x55730815f480 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x55730815f6a0_0 .var "cnt", 2 0;
v0x55730815f7a0_0 .net "data_in", 7 0, v0x5573080aac80_0;  alias, 1 drivers
v0x55730815f890_0 .var "data_out", 31 0;
v0x55730815f960_0 .var "data_reg", 31 0;
v0x55730815fa40_0 .net "div_8_clk", 0 0, L_0x557308196260;  alias, 1 drivers
v0x55730815fb30_0 .var "next_state", 0 0;
v0x55730815fbd0_0 .net "rst_n", 0 0, L_0x557308196300;  alias, 1 drivers
v0x55730815fca0_0 .var "state", 0 0;
E_0x557307ff3af0/0 .event negedge, v0x55730815f200_0;
E_0x557307ff3af0/1 .event posedge, v0x5573080a9af0_0;
E_0x557307ff3af0 .event/or E_0x557307ff3af0/0, E_0x557307ff3af0/1;
E_0x557308157e70 .event edge, v0x55730815fca0_0, v0x5573080aac80_0, v0x55730815f6a0_0;
S_0x55730815fdf0 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x55730815ffd0 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x557308160010 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x557308160050 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x557308160090 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x5573081600d0 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x557308160110 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a6850 .functor OR 1, L_0x5573081a66e0, v0x557308194b20_0, C4<0>, C4<0>;
v0x557308160600_0 .net *"_ivl_0", 31 0, L_0x557308196390;  1 drivers
L_0x7ff86e9360a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308160700_0 .net *"_ivl_11", 28 0, L_0x7ff86e9360a8;  1 drivers
L_0x7ff86e9360f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5573081607e0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e9360f0;  1 drivers
v0x5573081608d0_0 .net *"_ivl_14", 0 0, L_0x5573081a66e0;  1 drivers
L_0x7ff86e936018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308160990_0 .net *"_ivl_3", 28 0, L_0x7ff86e936018;  1 drivers
L_0x7ff86e936060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557308160ac0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e936060;  1 drivers
v0x557308160ba0_0 .net *"_ivl_8", 31 0, L_0x5573081a65a0;  1 drivers
v0x557308160c80_0 .var "chip_id", 3 0;
v0x557308160d60_0 .var "cnt", 4 0;
v0x557308160e40_0 .net "data_in", 31 0, v0x55730815f890_0;  alias, 1 drivers
v0x557308160f00_0 .var "data_out", 31 0;
v0x557308160fc0_0 .net "div_8_clk", 0 0, L_0x557308196260;  alias, 1 drivers
v0x557308161060_0 .net "f_layer", 0 0, v0x557308194b20_0;  alias, 1 drivers
v0x557308161120_0 .var "next_state", 2 0;
v0x557308161200_0 .var "power_value_lower", 3 0;
v0x5573081612e0_0 .var "power_value_upper", 3 0;
v0x5573081613c0_0 .net "rst_n", 0 0, L_0x557308196300;  alias, 1 drivers
v0x5573081614b0_0 .net "sort_finish", 0 0, L_0x5573081a6850;  alias, 1 drivers
v0x557308161570_0 .var "state", 2 0;
v0x557308161650_0 .net "tx_out", 0 0, L_0x5573081a6460;  alias, 1 drivers
E_0x557308158040 .event edge, v0x557308161570_0, v0x5573081612e0_0, v0x557308160c80_0, v0x557308161200_0;
E_0x557308160580/0 .event edge, v0x557308161570_0, v0x557308161060_0, v0x55730815f890_0, v0x557308160d60_0;
E_0x557308160580/1 .event edge, v0x557308160c80_0, v0x557308161200_0;
E_0x557308160580 .event/or E_0x557308160580/0, E_0x557308160580/1;
L_0x557308196390 .concat [ 3 29 0 0], v0x557308161570_0, L_0x7ff86e936018;
L_0x5573081a6460 .cmp/eq 32, L_0x557308196390, L_0x7ff86e936060;
L_0x5573081a65a0 .concat [ 3 29 0 0], v0x557308161570_0, L_0x7ff86e9360a8;
L_0x5573081a66e0 .cmp/eq 32, L_0x5573081a65a0, L_0x7ff86e9360f0;
S_0x5573081618b0 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x557308161ae0_0 .var "counter", 2 0;
v0x557308161be0_0 .net "data_in", 7 0, v0x557308163040_0;  alias, 1 drivers
v0x557308161cc0_0 .var "data_out", 0 0;
v0x557308161d60_0 .net "rst_n", 0 0, L_0x557308196300;  alias, 1 drivers
v0x557308161e00_0 .var "shift_reg", 7 0;
v0x557308161f30_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x5573081620a0 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x557308196300 .functor BUFZ 1, v0x557308162590_0, C4<0>, C4<0>, C4<0>;
v0x557308162370_0 .net "div_8_clk", 0 0, L_0x557308196260;  alias, 1 drivers
v0x557308162430_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573081624f0_0 .var "rst_s1", 0 0;
v0x557308162590_0 .var "rst_s2", 0 0;
v0x557308162630_0 .net "rst_sync_o", 0 0, L_0x557308196300;  alias, 1 drivers
E_0x5573081622f0/0 .event negedge, v0x5573080a9b90_0;
E_0x5573081622f0/1 .event posedge, v0x5573080a9af0_0;
E_0x5573081622f0 .event/or E_0x5573081622f0/0, E_0x5573081622f0/1;
S_0x557308162780 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x557308113f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x557308162910 .param/l "S_0" 1 11 12, C4<001>;
P_0x557308162950 .param/l "S_1" 1 11 13, C4<010>;
P_0x557308162990 .param/l "S_2" 1 11 14, C4<011>;
P_0x5573081629d0 .param/l "S_3" 1 11 15, C4<100>;
P_0x557308162a10 .param/l "idle" 1 11 11, C4<000>;
P_0x557308162a50 .param/l "wait_state" 1 11 16, C4<101>;
v0x557308162e80_0 .var "data_buffer", 31 0;
v0x557308162f80_0 .net "data_in", 31 0, v0x557308160f00_0;  alias, 1 drivers
v0x557308163040_0 .var "data_out", 7 0;
v0x557308163140_0 .net "div_8_clk", 0 0, L_0x557308196260;  alias, 1 drivers
v0x5573081631e0_0 .var "next_state", 2 0;
v0x557308163280_0 .net "rst_n", 0 0, L_0x557308196300;  alias, 1 drivers
v0x557308163320_0 .var "state", 2 0;
v0x557308163400_0 .net "tx_out", 0 0, L_0x5573081a6460;  alias, 1 drivers
E_0x557308162dc0 .event edge, v0x557308163320_0, v0x557308162e80_0;
E_0x557308162e20 .event edge, v0x557308163320_0, v0x557308161650_0;
S_0x5573081643c0 .scope module, "dut1" "top" 3 41, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x557308169920_0 .net "chip_id", 3 0, v0x557308167010_0;  alias, 1 drivers
v0x557308169a00_0 .net "data_in", 0 0, v0x557308161cc0_0;  alias, 1 drivers
v0x557308169aa0_0 .net "data_out", 0 0, v0x557308167ff0_0;  alias, 1 drivers
v0x557308169b70_0 .net "des_data_out", 7 0, v0x557308165190_0;  1 drivers
v0x557308169c60_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  1 drivers
v0x557308169d50_0 .net "ettt_data_out", 31 0, v0x557308165b50_0;  1 drivers
v0x557308169e40_0 .net "f_layer", 0 0, v0x557308194bc0_0;  alias, 1 drivers
v0x557308169ee0_0 .net "power_value_lower", 3 0, v0x557308167590_0;  alias, 1 drivers
v0x557308169f80_0 .net "power_value_upper", 3 0, v0x557308167670_0;  alias, 1 drivers
v0x55730816a0b0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730816a150_0 .net "rst_sync_o", 0 0, L_0x5573081a69f0;  1 drivers
v0x55730816a1f0_0 .net "sort_finish", 0 0, L_0x5573081a6fa0;  alias, 1 drivers
v0x55730816a2c0_0 .net "st_data_out", 31 0, v0x557308167290_0;  1 drivers
v0x55730816a360_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x55730816a400_0 .net "ttte_data_out", 7 0, v0x5573081693b0_0;  1 drivers
v0x55730816a4f0_0 .net "tx_out", 0 0, L_0x5573081a6bb0;  1 drivers
S_0x5573081646f0 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x557308164940_0 .var "cnt", 2 0;
v0x557308164a40_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  alias, 1 drivers
v0x557308164b00_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308164ba0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a6950 .part v0x557308164940_0, 2, 1;
S_0x557308164d30 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x557308164f80_0 .var "cnt", 4 0;
v0x557308165080_0 .net "data_in", 0 0, v0x557308161cc0_0;  alias, 1 drivers
v0x557308165190_0 .var "data_out", 7 0;
v0x557308165230_0 .var "data_reg", 7 0;
v0x557308165310_0 .var "next_state", 0 0;
v0x557308165420_0 .net "rst_n", 0 0, L_0x5573081a69f0;  alias, 1 drivers
v0x5573081654e0_0 .var "state", 0 0;
v0x5573081655a0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557308164ec0/0 .event negedge, v0x557308165420_0;
E_0x557308164ec0/1 .event posedge, v0x5573080aa2e0_0;
E_0x557308164ec0 .event/or E_0x557308164ec0/0, E_0x557308164ec0/1;
E_0x557308164f20 .event edge, v0x5573081654e0_0, v0x557308165230_0, v0x557308164f80_0;
S_0x5573081656c0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x557308165960_0 .var "cnt", 2 0;
v0x557308165a60_0 .net "data_in", 7 0, v0x557308165190_0;  alias, 1 drivers
v0x557308165b50_0 .var "data_out", 31 0;
v0x557308165c20_0 .var "data_reg", 31 0;
v0x557308165d00_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  alias, 1 drivers
v0x557308165df0_0 .var "next_state", 0 0;
v0x557308165e90_0 .net "rst_n", 0 0, L_0x5573081a69f0;  alias, 1 drivers
v0x557308165f60_0 .var "state", 0 0;
E_0x5573081658a0/0 .event negedge, v0x557308165420_0;
E_0x5573081658a0/1 .event posedge, v0x557308164a40_0;
E_0x5573081658a0 .event/or E_0x5573081658a0/0, E_0x5573081658a0/1;
E_0x557308165900 .event edge, v0x557308165f60_0, v0x557308165190_0, v0x557308165960_0;
S_0x5573081660b0 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x557308166290 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x5573081662d0 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x557308166310 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x557308166350 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x557308166390 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x5573081663d0 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a6fa0 .functor OR 1, L_0x5573081a6e30, v0x557308194bc0_0, C4<0>, C4<0>;
v0x557308166990_0 .net *"_ivl_0", 31 0, L_0x5573081a6a60;  1 drivers
L_0x7ff86e9361c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308166a90_0 .net *"_ivl_11", 28 0, L_0x7ff86e9361c8;  1 drivers
L_0x7ff86e936210 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x557308166b70_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e936210;  1 drivers
v0x557308166c60_0 .net *"_ivl_14", 0 0, L_0x5573081a6e30;  1 drivers
L_0x7ff86e936138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308166d20_0 .net *"_ivl_3", 28 0, L_0x7ff86e936138;  1 drivers
L_0x7ff86e936180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557308166e50_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e936180;  1 drivers
v0x557308166f30_0 .net *"_ivl_8", 31 0, L_0x5573081a6cf0;  1 drivers
v0x557308167010_0 .var "chip_id", 3 0;
v0x5573081670f0_0 .var "cnt", 4 0;
v0x5573081671d0_0 .net "data_in", 31 0, v0x557308165b50_0;  alias, 1 drivers
v0x557308167290_0 .var "data_out", 31 0;
v0x557308167350_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  alias, 1 drivers
v0x5573081673f0_0 .net "f_layer", 0 0, v0x557308194bc0_0;  alias, 1 drivers
v0x5573081674b0_0 .var "next_state", 2 0;
v0x557308167590_0 .var "power_value_lower", 3 0;
v0x557308167670_0 .var "power_value_upper", 3 0;
v0x557308167750_0 .net "rst_n", 0 0, L_0x5573081a69f0;  alias, 1 drivers
v0x557308167840_0 .net "sort_finish", 0 0, L_0x5573081a6fa0;  alias, 1 drivers
v0x557308167900_0 .var "state", 2 0;
v0x5573081679e0_0 .net "tx_out", 0 0, L_0x5573081a6bb0;  alias, 1 drivers
E_0x557308166880 .event edge, v0x557308167900_0, v0x557308167670_0, v0x557308167010_0, v0x557308167590_0;
E_0x557308166910/0 .event edge, v0x557308167900_0, v0x5573081673f0_0, v0x557308165b50_0, v0x5573081670f0_0;
E_0x557308166910/1 .event edge, v0x557308167010_0, v0x557308167590_0;
E_0x557308166910 .event/or E_0x557308166910/0, E_0x557308166910/1;
L_0x5573081a6a60 .concat [ 3 29 0 0], v0x557308167900_0, L_0x7ff86e936138;
L_0x5573081a6bb0 .cmp/eq 32, L_0x5573081a6a60, L_0x7ff86e936180;
L_0x5573081a6cf0 .concat [ 3 29 0 0], v0x557308167900_0, L_0x7ff86e9361c8;
L_0x5573081a6e30 .cmp/eq 32, L_0x5573081a6cf0, L_0x7ff86e936210;
S_0x557308167be0 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x557308167e10_0 .var "counter", 2 0;
v0x557308167f10_0 .net "data_in", 7 0, v0x5573081693b0_0;  alias, 1 drivers
v0x557308167ff0_0 .var "data_out", 0 0;
v0x5573081680e0_0 .net "rst_n", 0 0, L_0x5573081a69f0;  alias, 1 drivers
v0x557308168180_0 .var "shift_reg", 7 0;
v0x557308168290_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x5573081683b0 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a69f0 .functor BUFZ 1, v0x5573081688a0_0, C4<0>, C4<0>, C4<0>;
v0x557308168680_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  alias, 1 drivers
v0x557308168740_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308168800_0 .var "rst_s1", 0 0;
v0x5573081688a0_0 .var "rst_s2", 0 0;
v0x557308168940_0 .net "rst_sync_o", 0 0, L_0x5573081a69f0;  alias, 1 drivers
E_0x557308168600/0 .event negedge, v0x5573080a9b90_0;
E_0x557308168600/1 .event posedge, v0x557308164a40_0;
E_0x557308168600 .event/or E_0x557308168600/0, E_0x557308168600/1;
S_0x557308168af0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x5573081643c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x557308168c80 .param/l "S_0" 1 11 12, C4<001>;
P_0x557308168cc0 .param/l "S_1" 1 11 13, C4<010>;
P_0x557308168d00 .param/l "S_2" 1 11 14, C4<011>;
P_0x557308168d40 .param/l "S_3" 1 11 15, C4<100>;
P_0x557308168d80 .param/l "idle" 1 11 11, C4<000>;
P_0x557308168dc0 .param/l "wait_state" 1 11 16, C4<101>;
v0x5573081691f0_0 .var "data_buffer", 31 0;
v0x5573081692f0_0 .net "data_in", 31 0, v0x557308167290_0;  alias, 1 drivers
v0x5573081693b0_0 .var "data_out", 7 0;
v0x557308169480_0 .net "div_8_clk", 0 0, L_0x5573081a6950;  alias, 1 drivers
v0x5573081695b0_0 .var "next_state", 2 0;
v0x557308169650_0 .net "rst_n", 0 0, L_0x5573081a69f0;  alias, 1 drivers
v0x5573081696f0_0 .var "state", 2 0;
v0x5573081697d0_0 .net "tx_out", 0 0, L_0x5573081a6bb0;  alias, 1 drivers
E_0x557308169130 .event edge, v0x5573081696f0_0, v0x5573081691f0_0;
E_0x557308169190 .event edge, v0x5573081696f0_0, v0x5573081679e0_0;
S_0x55730816a750 .scope module, "dut2" "top" 3 57, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x55730816fee0_0 .net "chip_id", 3 0, v0x55730816d430_0;  alias, 1 drivers
v0x55730816ffc0_0 .net "data_in", 0 0, v0x557308167ff0_0;  alias, 1 drivers
v0x557308170060_0 .net "data_out", 0 0, v0x55730816e5f0_0;  alias, 1 drivers
v0x557308170160_0 .net "des_data_out", 7 0, v0x55730816b530_0;  1 drivers
v0x557308170250_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  1 drivers
v0x557308170340_0 .net "ettt_data_out", 31 0, v0x55730816bf70_0;  1 drivers
v0x557308170430_0 .net "f_layer", 0 0, v0x557308194c60_0;  alias, 1 drivers
v0x5573081704d0_0 .net "power_value_lower", 3 0, v0x55730816d9b0_0;  alias, 1 drivers
v0x557308170570_0 .net "power_value_upper", 3 0, v0x55730816da90_0;  alias, 1 drivers
v0x5573081706a0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308170850_0 .net "rst_sync_o", 0 0, L_0x5573081a71d0;  1 drivers
v0x5573081708f0_0 .net "sort_finish", 0 0, L_0x5573081a7740;  alias, 1 drivers
v0x5573081709c0_0 .net "st_data_out", 31 0, v0x55730816d6b0_0;  1 drivers
v0x557308170a60_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x557308170b00_0 .net "ttte_data_out", 7 0, v0x55730816f940_0;  1 drivers
v0x557308170bf0_0 .net "tx_out", 0 0, L_0x5573081a73a0;  1 drivers
S_0x55730816aa10 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x55730816ac60_0 .var "cnt", 2 0;
v0x55730816ad60_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  alias, 1 drivers
v0x55730816ae20_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730816aec0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a7130 .part v0x55730816ac60_0, 2, 1;
S_0x55730816b0d0 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x55730816b370_0 .var "cnt", 4 0;
v0x55730816b470_0 .net "data_in", 0 0, v0x557308167ff0_0;  alias, 1 drivers
v0x55730816b530_0 .var "data_out", 7 0;
v0x55730816b600_0 .var "data_reg", 7 0;
v0x55730816b6e0_0 .var "next_state", 0 0;
v0x55730816b7a0_0 .net "rst_n", 0 0, L_0x5573081a71d0;  alias, 1 drivers
v0x55730816b860_0 .var "state", 0 0;
v0x55730816b920_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x55730816b2b0/0 .event negedge, v0x55730816b7a0_0;
E_0x55730816b2b0/1 .event posedge, v0x5573080aa2e0_0;
E_0x55730816b2b0 .event/or E_0x55730816b2b0/0, E_0x55730816b2b0/1;
E_0x55730816b310 .event edge, v0x55730816b860_0, v0x55730816b600_0, v0x55730816b370_0;
S_0x55730816ba40 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x55730816bd80_0 .var "cnt", 2 0;
v0x55730816be80_0 .net "data_in", 7 0, v0x55730816b530_0;  alias, 1 drivers
v0x55730816bf70_0 .var "data_out", 31 0;
v0x55730816c040_0 .var "data_reg", 31 0;
v0x55730816c120_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  alias, 1 drivers
v0x55730816c210_0 .var "next_state", 0 0;
v0x55730816c2b0_0 .net "rst_n", 0 0, L_0x5573081a71d0;  alias, 1 drivers
v0x55730816c380_0 .var "state", 0 0;
E_0x55730816bcc0/0 .event negedge, v0x55730816b7a0_0;
E_0x55730816bcc0/1 .event posedge, v0x55730816ad60_0;
E_0x55730816bcc0 .event/or E_0x55730816bcc0/0, E_0x55730816bcc0/1;
E_0x55730816bd20 .event edge, v0x55730816c380_0, v0x55730816b530_0, v0x55730816bd80_0;
S_0x55730816c4d0 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x55730816c6b0 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x55730816c6f0 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x55730816c730 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x55730816c770 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x55730816c7b0 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x55730816c7f0 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a7740 .functor OR 1, L_0x5573081a75d0, v0x557308194c60_0, C4<0>, C4<0>;
v0x55730816cdb0_0 .net *"_ivl_0", 31 0, L_0x5573081a7240;  1 drivers
L_0x7ff86e9362e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55730816ceb0_0 .net *"_ivl_11", 28 0, L_0x7ff86e9362e8;  1 drivers
L_0x7ff86e936330 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55730816cf90_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e936330;  1 drivers
v0x55730816d080_0 .net *"_ivl_14", 0 0, L_0x5573081a75d0;  1 drivers
L_0x7ff86e936258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55730816d140_0 .net *"_ivl_3", 28 0, L_0x7ff86e936258;  1 drivers
L_0x7ff86e9362a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55730816d270_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e9362a0;  1 drivers
v0x55730816d350_0 .net *"_ivl_8", 31 0, L_0x5573081a7490;  1 drivers
v0x55730816d430_0 .var "chip_id", 3 0;
v0x55730816d510_0 .var "cnt", 4 0;
v0x55730816d5f0_0 .net "data_in", 31 0, v0x55730816bf70_0;  alias, 1 drivers
v0x55730816d6b0_0 .var "data_out", 31 0;
v0x55730816d770_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  alias, 1 drivers
v0x55730816d810_0 .net "f_layer", 0 0, v0x557308194c60_0;  alias, 1 drivers
v0x55730816d8d0_0 .var "next_state", 2 0;
v0x55730816d9b0_0 .var "power_value_lower", 3 0;
v0x55730816da90_0 .var "power_value_upper", 3 0;
v0x55730816db70_0 .net "rst_n", 0 0, L_0x5573081a71d0;  alias, 1 drivers
v0x55730816dd70_0 .net "sort_finish", 0 0, L_0x5573081a7740;  alias, 1 drivers
v0x55730816de30_0 .var "state", 2 0;
v0x55730816df10_0 .net "tx_out", 0 0, L_0x5573081a73a0;  alias, 1 drivers
E_0x55730816cca0 .event edge, v0x55730816de30_0, v0x55730816da90_0, v0x55730816d430_0, v0x55730816d9b0_0;
E_0x55730816cd30/0 .event edge, v0x55730816de30_0, v0x55730816d810_0, v0x55730816bf70_0, v0x55730816d510_0;
E_0x55730816cd30/1 .event edge, v0x55730816d430_0, v0x55730816d9b0_0;
E_0x55730816cd30 .event/or E_0x55730816cd30/0, E_0x55730816cd30/1;
L_0x5573081a7240 .concat [ 3 29 0 0], v0x55730816de30_0, L_0x7ff86e936258;
L_0x5573081a73a0 .cmp/eq 32, L_0x5573081a7240, L_0x7ff86e9362a0;
L_0x5573081a7490 .concat [ 3 29 0 0], v0x55730816de30_0, L_0x7ff86e9362e8;
L_0x5573081a75d0 .cmp/eq 32, L_0x5573081a7490, L_0x7ff86e936330;
S_0x55730816e170 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x55730816e410_0 .var "counter", 2 0;
v0x55730816e510_0 .net "data_in", 7 0, v0x55730816f940_0;  alias, 1 drivers
v0x55730816e5f0_0 .var "data_out", 0 0;
v0x55730816e690_0 .net "rst_n", 0 0, L_0x5573081a71d0;  alias, 1 drivers
v0x55730816e730_0 .var "shift_reg", 7 0;
v0x55730816e860_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x55730816e980 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a71d0 .functor BUFZ 1, v0x55730816ee70_0, C4<0>, C4<0>, C4<0>;
v0x55730816ec50_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  alias, 1 drivers
v0x55730816ed10_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730816edd0_0 .var "rst_s1", 0 0;
v0x55730816ee70_0 .var "rst_s2", 0 0;
v0x55730816ef10_0 .net "rst_sync_o", 0 0, L_0x5573081a71d0;  alias, 1 drivers
E_0x55730816ebd0/0 .event negedge, v0x5573080a9b90_0;
E_0x55730816ebd0/1 .event posedge, v0x55730816ad60_0;
E_0x55730816ebd0 .event/or E_0x55730816ebd0/0, E_0x55730816ebd0/1;
S_0x55730816f080 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x55730816a750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55730816f210 .param/l "S_0" 1 11 12, C4<001>;
P_0x55730816f250 .param/l "S_1" 1 11 13, C4<010>;
P_0x55730816f290 .param/l "S_2" 1 11 14, C4<011>;
P_0x55730816f2d0 .param/l "S_3" 1 11 15, C4<100>;
P_0x55730816f310 .param/l "idle" 1 11 11, C4<000>;
P_0x55730816f350 .param/l "wait_state" 1 11 16, C4<101>;
v0x55730816f780_0 .var "data_buffer", 31 0;
v0x55730816f880_0 .net "data_in", 31 0, v0x55730816d6b0_0;  alias, 1 drivers
v0x55730816f940_0 .var "data_out", 7 0;
v0x55730816fa40_0 .net "div_8_clk", 0 0, L_0x5573081a7130;  alias, 1 drivers
v0x55730816fb70_0 .var "next_state", 2 0;
v0x55730816fc10_0 .net "rst_n", 0 0, L_0x5573081a71d0;  alias, 1 drivers
v0x55730816fcb0_0 .var "state", 2 0;
v0x55730816fd90_0 .net "tx_out", 0 0, L_0x5573081a73a0;  alias, 1 drivers
E_0x55730816f6c0 .event edge, v0x55730816fcb0_0, v0x55730816f780_0;
E_0x55730816f720 .event edge, v0x55730816fcb0_0, v0x55730816df10_0;
S_0x557308170e30 .scope module, "dut3" "top" 3 76, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x5573081764f0_0 .net "chip_id", 3 0, v0x557308173a40_0;  alias, 1 drivers
v0x5573081765d0_0 .net "data_in", 0 0, v0x55730816e5f0_0;  alias, 1 drivers
v0x557308176670_0 .net "data_out", 0 0, v0x557308174c00_0;  alias, 1 drivers
v0x557308176770_0 .net "des_data_out", 7 0, v0x557308171be0_0;  1 drivers
v0x557308176860_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  1 drivers
v0x557308176950_0 .net "ettt_data_out", 31 0, v0x557308172610_0;  1 drivers
v0x557308176a40_0 .net "f_layer", 0 0, v0x557308194d00_0;  alias, 1 drivers
v0x557308176ae0_0 .net "power_value_lower", 3 0, v0x557308173fc0_0;  alias, 1 drivers
v0x557308176b80_0 .net "power_value_upper", 3 0, v0x5573081740a0_0;  alias, 1 drivers
v0x557308176cb0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308176d50_0 .net "rst_sync_o", 0 0, L_0x5573081a7970;  1 drivers
v0x557308176df0_0 .net "sort_finish", 0 0, L_0x5573081a7ed0;  alias, 1 drivers
v0x557308176ec0_0 .net "st_data_out", 31 0, v0x557308173cc0_0;  1 drivers
v0x557308176f60_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x557308177000_0 .net "ttte_data_out", 7 0, v0x557308175f50_0;  1 drivers
v0x5573081770f0_0 .net "tx_out", 0 0, L_0x5573081a7ae0;  1 drivers
S_0x5573081710f0 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x557308171360_0 .var "cnt", 2 0;
v0x557308171460_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  alias, 1 drivers
v0x557308171520_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573081715c0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a78d0 .part v0x557308171360_0, 2, 1;
S_0x5573081716c0 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5573081719d0_0 .var "cnt", 4 0;
v0x557308171ad0_0 .net "data_in", 0 0, v0x55730816e5f0_0;  alias, 1 drivers
v0x557308171be0_0 .var "data_out", 7 0;
v0x557308171c80_0 .var "data_reg", 7 0;
v0x557308171d60_0 .var "next_state", 0 0;
v0x557308171e70_0 .net "rst_n", 0 0, L_0x5573081a7970;  alias, 1 drivers
v0x557308171f30_0 .var "state", 0 0;
v0x557308171ff0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557308171910/0 .event negedge, v0x557308171e70_0;
E_0x557308171910/1 .event posedge, v0x5573080aa2e0_0;
E_0x557308171910 .event/or E_0x557308171910/0, E_0x557308171910/1;
E_0x557308171970 .event edge, v0x557308171f30_0, v0x557308171c80_0, v0x5573081719d0_0;
S_0x557308172110 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x557308172420_0 .var "cnt", 2 0;
v0x557308172520_0 .net "data_in", 7 0, v0x557308171be0_0;  alias, 1 drivers
v0x557308172610_0 .var "data_out", 31 0;
v0x5573081726e0_0 .var "data_reg", 31 0;
v0x5573081727c0_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  alias, 1 drivers
v0x5573081728b0_0 .var "next_state", 0 0;
v0x557308172950_0 .net "rst_n", 0 0, L_0x5573081a7970;  alias, 1 drivers
v0x557308172a20_0 .var "state", 0 0;
E_0x557308172360/0 .event negedge, v0x557308171e70_0;
E_0x557308172360/1 .event posedge, v0x557308171460_0;
E_0x557308172360 .event/or E_0x557308172360/0, E_0x557308172360/1;
E_0x5573081723c0 .event edge, v0x557308172a20_0, v0x557308171be0_0, v0x557308172420_0;
S_0x557308172b70 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x557308172d50 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x557308172d90 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x557308172dd0 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x557308172e10 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x557308172e50 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x557308172e90 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a7ed0 .functor OR 1, L_0x5573081a7d60, v0x557308194d00_0, C4<0>, C4<0>;
v0x5573081733c0_0 .net *"_ivl_0", 31 0, L_0x5573081a79e0;  1 drivers
L_0x7ff86e936408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573081734c0_0 .net *"_ivl_11", 28 0, L_0x7ff86e936408;  1 drivers
L_0x7ff86e936450 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5573081735a0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e936450;  1 drivers
v0x557308173690_0 .net *"_ivl_14", 0 0, L_0x5573081a7d60;  1 drivers
L_0x7ff86e936378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308173750_0 .net *"_ivl_3", 28 0, L_0x7ff86e936378;  1 drivers
L_0x7ff86e9363c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557308173880_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e9363c0;  1 drivers
v0x557308173960_0 .net *"_ivl_8", 31 0, L_0x5573081a7c20;  1 drivers
v0x557308173a40_0 .var "chip_id", 3 0;
v0x557308173b20_0 .var "cnt", 4 0;
v0x557308173c00_0 .net "data_in", 31 0, v0x557308172610_0;  alias, 1 drivers
v0x557308173cc0_0 .var "data_out", 31 0;
v0x557308173d80_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  alias, 1 drivers
v0x557308173e20_0 .net "f_layer", 0 0, v0x557308194d00_0;  alias, 1 drivers
v0x557308173ee0_0 .var "next_state", 2 0;
v0x557308173fc0_0 .var "power_value_lower", 3 0;
v0x5573081740a0_0 .var "power_value_upper", 3 0;
v0x557308174180_0 .net "rst_n", 0 0, L_0x5573081a7970;  alias, 1 drivers
v0x557308174380_0 .net "sort_finish", 0 0, L_0x5573081a7ed0;  alias, 1 drivers
v0x557308174440_0 .var "state", 2 0;
v0x557308174520_0 .net "tx_out", 0 0, L_0x5573081a7ae0;  alias, 1 drivers
E_0x5573081732b0 .event edge, v0x557308174440_0, v0x5573081740a0_0, v0x557308173a40_0, v0x557308173fc0_0;
E_0x557308173340/0 .event edge, v0x557308174440_0, v0x557308173e20_0, v0x557308172610_0, v0x557308173b20_0;
E_0x557308173340/1 .event edge, v0x557308173a40_0, v0x557308173fc0_0;
E_0x557308173340 .event/or E_0x557308173340/0, E_0x557308173340/1;
L_0x5573081a79e0 .concat [ 3 29 0 0], v0x557308174440_0, L_0x7ff86e936378;
L_0x5573081a7ae0 .cmp/eq 32, L_0x5573081a79e0, L_0x7ff86e9363c0;
L_0x5573081a7c20 .concat [ 3 29 0 0], v0x557308174440_0, L_0x7ff86e936408;
L_0x5573081a7d60 .cmp/eq 32, L_0x5573081a7c20, L_0x7ff86e936450;
S_0x557308174780 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x557308174a20_0 .var "counter", 2 0;
v0x557308174b20_0 .net "data_in", 7 0, v0x557308175f50_0;  alias, 1 drivers
v0x557308174c00_0 .var "data_out", 0 0;
v0x557308174ca0_0 .net "rst_n", 0 0, L_0x5573081a7970;  alias, 1 drivers
v0x557308174d40_0 .var "shift_reg", 7 0;
v0x557308174e70_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x557308174f90 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a7970 .functor BUFZ 1, v0x557308175480_0, C4<0>, C4<0>, C4<0>;
v0x557308175260_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  alias, 1 drivers
v0x557308175320_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573081753e0_0 .var "rst_s1", 0 0;
v0x557308175480_0 .var "rst_s2", 0 0;
v0x557308175520_0 .net "rst_sync_o", 0 0, L_0x5573081a7970;  alias, 1 drivers
E_0x5573081751e0/0 .event negedge, v0x5573080a9b90_0;
E_0x5573081751e0/1 .event posedge, v0x557308171460_0;
E_0x5573081751e0 .event/or E_0x5573081751e0/0, E_0x5573081751e0/1;
S_0x557308175690 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x557308170e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x557308175820 .param/l "S_0" 1 11 12, C4<001>;
P_0x557308175860 .param/l "S_1" 1 11 13, C4<010>;
P_0x5573081758a0 .param/l "S_2" 1 11 14, C4<011>;
P_0x5573081758e0 .param/l "S_3" 1 11 15, C4<100>;
P_0x557308175920 .param/l "idle" 1 11 11, C4<000>;
P_0x557308175960 .param/l "wait_state" 1 11 16, C4<101>;
v0x557308175d90_0 .var "data_buffer", 31 0;
v0x557308175e90_0 .net "data_in", 31 0, v0x557308173cc0_0;  alias, 1 drivers
v0x557308175f50_0 .var "data_out", 7 0;
v0x557308176050_0 .net "div_8_clk", 0 0, L_0x5573081a78d0;  alias, 1 drivers
v0x557308176180_0 .var "next_state", 2 0;
v0x557308176220_0 .net "rst_n", 0 0, L_0x5573081a7970;  alias, 1 drivers
v0x5573081762c0_0 .var "state", 2 0;
v0x5573081763a0_0 .net "tx_out", 0 0, L_0x5573081a7ae0;  alias, 1 drivers
E_0x557308175cd0 .event edge, v0x5573081762c0_0, v0x557308175d90_0;
E_0x557308175d30 .event edge, v0x5573081762c0_0, v0x557308174520_0;
S_0x557308177330 .scope module, "dut4" "top" 3 94, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x55730817cba0_0 .net "chip_id", 3 0, v0x55730817a200_0;  alias, 1 drivers
v0x55730817cc80_0 .net "data_in", 0 0, v0x557308174c00_0;  alias, 1 drivers
v0x55730817cd20_0 .net "data_out", 0 0, v0x55730817b2b0_0;  alias, 1 drivers
v0x55730817ce20_0 .net "des_data_out", 7 0, v0x557308178340_0;  1 drivers
v0x55730817cf10_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  1 drivers
v0x55730817d000_0 .net "ettt_data_out", 31 0, v0x557308178d40_0;  1 drivers
v0x55730817d0f0_0 .net "f_layer", 0 0, v0x557308194da0_0;  alias, 1 drivers
v0x55730817d190_0 .net "power_value_lower", 3 0, v0x55730817a780_0;  alias, 1 drivers
v0x55730817d230_0 .net "power_value_upper", 3 0, v0x55730817a860_0;  alias, 1 drivers
v0x55730817d360_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730817d400_0 .net "rst_sync_o", 0 0, L_0x5573081a8100;  1 drivers
v0x55730817d4a0_0 .net "sort_finish", 0 0, L_0x5573081a8660;  alias, 1 drivers
v0x55730817d570_0 .net "st_data_out", 31 0, v0x55730817a480_0;  1 drivers
v0x55730817d610_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x55730817d6b0_0 .net "ttte_data_out", 7 0, v0x55730817c600_0;  1 drivers
v0x55730817d7a0_0 .net "tx_out", 0 0, L_0x5573081a8270;  1 drivers
S_0x557308177640 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x5573081778b0_0 .var "cnt", 2 0;
v0x5573081779b0_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  alias, 1 drivers
v0x557308177a70_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308177b10_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a8060 .part v0x5573081778b0_0, 2, 1;
S_0x557308177e20 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x557308178130_0 .var "cnt", 4 0;
v0x557308178230_0 .net "data_in", 0 0, v0x557308174c00_0;  alias, 1 drivers
v0x557308178340_0 .var "data_out", 7 0;
v0x5573081783e0_0 .var "data_reg", 7 0;
v0x5573081784c0_0 .var "next_state", 0 0;
v0x5573081785d0_0 .net "rst_n", 0 0, L_0x5573081a8100;  alias, 1 drivers
v0x557308178690_0 .var "state", 0 0;
v0x557308178750_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557308178070/0 .event negedge, v0x5573081785d0_0;
E_0x557308178070/1 .event posedge, v0x5573080aa2e0_0;
E_0x557308178070 .event/or E_0x557308178070/0, E_0x557308178070/1;
E_0x5573081780d0 .event edge, v0x557308178690_0, v0x5573081783e0_0, v0x557308178130_0;
S_0x557308178870 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x557308178b80_0 .var "cnt", 2 0;
v0x557308178c80_0 .net "data_in", 7 0, v0x557308178340_0;  alias, 1 drivers
v0x557308178d40_0 .var "data_out", 31 0;
v0x557308178e10_0 .var "data_reg", 31 0;
v0x557308178ef0_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  alias, 1 drivers
v0x557308178fe0_0 .var "next_state", 0 0;
v0x557308179080_0 .net "rst_n", 0 0, L_0x5573081a8100;  alias, 1 drivers
v0x557308179150_0 .var "state", 0 0;
E_0x557308178ac0/0 .event negedge, v0x5573081785d0_0;
E_0x557308178ac0/1 .event posedge, v0x5573081779b0_0;
E_0x557308178ac0 .event/or E_0x557308178ac0/0, E_0x557308178ac0/1;
E_0x557308178b20 .event edge, v0x557308179150_0, v0x557308178340_0, v0x557308178b80_0;
S_0x5573081792a0 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x557308179480 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x5573081794c0 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x557308179500 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x557308179540 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x557308179580 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x5573081795c0 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a8660 .functor OR 1, L_0x5573081a84f0, v0x557308194da0_0, C4<0>, C4<0>;
v0x557308179b80_0 .net *"_ivl_0", 31 0, L_0x5573081a8170;  1 drivers
L_0x7ff86e936528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308179c80_0 .net *"_ivl_11", 28 0, L_0x7ff86e936528;  1 drivers
L_0x7ff86e936570 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x557308179d60_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e936570;  1 drivers
v0x557308179e50_0 .net *"_ivl_14", 0 0, L_0x5573081a84f0;  1 drivers
L_0x7ff86e936498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308179f10_0 .net *"_ivl_3", 28 0, L_0x7ff86e936498;  1 drivers
L_0x7ff86e9364e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55730817a040_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e9364e0;  1 drivers
v0x55730817a120_0 .net *"_ivl_8", 31 0, L_0x5573081a83b0;  1 drivers
v0x55730817a200_0 .var "chip_id", 3 0;
v0x55730817a2e0_0 .var "cnt", 4 0;
v0x55730817a3c0_0 .net "data_in", 31 0, v0x557308178d40_0;  alias, 1 drivers
v0x55730817a480_0 .var "data_out", 31 0;
v0x55730817a540_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  alias, 1 drivers
v0x55730817a5e0_0 .net "f_layer", 0 0, v0x557308194da0_0;  alias, 1 drivers
v0x55730817a6a0_0 .var "next_state", 2 0;
v0x55730817a780_0 .var "power_value_lower", 3 0;
v0x55730817a860_0 .var "power_value_upper", 3 0;
v0x55730817a940_0 .net "rst_n", 0 0, L_0x5573081a8100;  alias, 1 drivers
v0x55730817aa30_0 .net "sort_finish", 0 0, L_0x5573081a8660;  alias, 1 drivers
v0x55730817aaf0_0 .var "state", 2 0;
v0x55730817abd0_0 .net "tx_out", 0 0, L_0x5573081a8270;  alias, 1 drivers
E_0x557308179a70 .event edge, v0x55730817aaf0_0, v0x55730817a860_0, v0x55730817a200_0, v0x55730817a780_0;
E_0x557308179b00/0 .event edge, v0x55730817aaf0_0, v0x55730817a5e0_0, v0x557308178d40_0, v0x55730817a2e0_0;
E_0x557308179b00/1 .event edge, v0x55730817a200_0, v0x55730817a780_0;
E_0x557308179b00 .event/or E_0x557308179b00/0, E_0x557308179b00/1;
L_0x5573081a8170 .concat [ 3 29 0 0], v0x55730817aaf0_0, L_0x7ff86e936498;
L_0x5573081a8270 .cmp/eq 32, L_0x5573081a8170, L_0x7ff86e9364e0;
L_0x5573081a83b0 .concat [ 3 29 0 0], v0x55730817aaf0_0, L_0x7ff86e936528;
L_0x5573081a84f0 .cmp/eq 32, L_0x5573081a83b0, L_0x7ff86e936570;
S_0x55730817ae30 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x55730817b0d0_0 .var "counter", 2 0;
v0x55730817b1d0_0 .net "data_in", 7 0, v0x55730817c600_0;  alias, 1 drivers
v0x55730817b2b0_0 .var "data_out", 0 0;
v0x55730817b350_0 .net "rst_n", 0 0, L_0x5573081a8100;  alias, 1 drivers
v0x55730817b3f0_0 .var "shift_reg", 7 0;
v0x55730817b520_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x55730817b640 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a8100 .functor BUFZ 1, v0x55730817bb30_0, C4<0>, C4<0>, C4<0>;
v0x55730817b910_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  alias, 1 drivers
v0x55730817b9d0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730817ba90_0 .var "rst_s1", 0 0;
v0x55730817bb30_0 .var "rst_s2", 0 0;
v0x55730817bbd0_0 .net "rst_sync_o", 0 0, L_0x5573081a8100;  alias, 1 drivers
E_0x55730817b890/0 .event negedge, v0x5573080a9b90_0;
E_0x55730817b890/1 .event posedge, v0x5573081779b0_0;
E_0x55730817b890 .event/or E_0x55730817b890/0, E_0x55730817b890/1;
S_0x55730817bd40 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x557308177330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55730817bed0 .param/l "S_0" 1 11 12, C4<001>;
P_0x55730817bf10 .param/l "S_1" 1 11 13, C4<010>;
P_0x55730817bf50 .param/l "S_2" 1 11 14, C4<011>;
P_0x55730817bf90 .param/l "S_3" 1 11 15, C4<100>;
P_0x55730817bfd0 .param/l "idle" 1 11 11, C4<000>;
P_0x55730817c010 .param/l "wait_state" 1 11 16, C4<101>;
v0x55730817c440_0 .var "data_buffer", 31 0;
v0x55730817c540_0 .net "data_in", 31 0, v0x55730817a480_0;  alias, 1 drivers
v0x55730817c600_0 .var "data_out", 7 0;
v0x55730817c700_0 .net "div_8_clk", 0 0, L_0x5573081a8060;  alias, 1 drivers
v0x55730817c830_0 .var "next_state", 2 0;
v0x55730817c8d0_0 .net "rst_n", 0 0, L_0x5573081a8100;  alias, 1 drivers
v0x55730817c970_0 .var "state", 2 0;
v0x55730817ca50_0 .net "tx_out", 0 0, L_0x5573081a8270;  alias, 1 drivers
E_0x55730817c380 .event edge, v0x55730817c970_0, v0x55730817c440_0;
E_0x55730817c3e0 .event edge, v0x55730817c970_0, v0x55730817abd0_0;
S_0x55730817d9e0 .scope module, "dut5" "top" 3 112, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x557308183340_0 .net "chip_id", 3 0, v0x557308180680_0;  alias, 1 drivers
v0x557308183420_0 .net "data_in", 0 0, v0x55730817b2b0_0;  alias, 1 drivers
v0x5573081834c0_0 .net "data_out", 0 0, v0x557308181840_0;  alias, 1 drivers
v0x5573081835c0_0 .net "des_data_out", 7 0, v0x55730817e790_0;  1 drivers
v0x5573081836b0_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  1 drivers
v0x5573081837a0_0 .net "ettt_data_out", 31 0, v0x55730817f1c0_0;  1 drivers
v0x557308183890_0 .net "f_layer", 0 0, v0x557308194e40_0;  alias, 1 drivers
v0x557308183930_0 .net "power_value_lower", 3 0, v0x557308180c00_0;  alias, 1 drivers
v0x5573081839d0_0 .net "power_value_upper", 3 0, v0x557308180ce0_0;  alias, 1 drivers
v0x557308183b00_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308183ba0_0 .net "rst_sync_o", 0 0, L_0x5573081a8800;  1 drivers
v0x557308183c40_0 .net "sort_finish", 0 0, L_0x5573081a8d60;  alias, 1 drivers
v0x557308183d10_0 .net "st_data_out", 31 0, v0x557308180900_0;  1 drivers
v0x557308183db0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x557308183e50_0 .net "ttte_data_out", 7 0, v0x557308182da0_0;  1 drivers
v0x557308183f40_0 .net "tx_out", 0 0, L_0x5573081a8970;  1 drivers
S_0x55730817dca0 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x55730817df10_0 .var "cnt", 2 0;
v0x55730817e010_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  alias, 1 drivers
v0x55730817e0d0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730817e170_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a8760 .part v0x55730817df10_0, 2, 1;
S_0x55730817e270 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x55730817e580_0 .var "cnt", 4 0;
v0x55730817e680_0 .net "data_in", 0 0, v0x55730817b2b0_0;  alias, 1 drivers
v0x55730817e790_0 .var "data_out", 7 0;
v0x55730817e830_0 .var "data_reg", 7 0;
v0x55730817e910_0 .var "next_state", 0 0;
v0x55730817ea20_0 .net "rst_n", 0 0, L_0x5573081a8800;  alias, 1 drivers
v0x55730817eae0_0 .var "state", 0 0;
v0x55730817eba0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x55730817e4c0/0 .event negedge, v0x55730817ea20_0;
E_0x55730817e4c0/1 .event posedge, v0x5573080aa2e0_0;
E_0x55730817e4c0 .event/or E_0x55730817e4c0/0, E_0x55730817e4c0/1;
E_0x55730817e520 .event edge, v0x55730817eae0_0, v0x55730817e830_0, v0x55730817e580_0;
S_0x55730817ecc0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x55730817efd0_0 .var "cnt", 2 0;
v0x55730817f0d0_0 .net "data_in", 7 0, v0x55730817e790_0;  alias, 1 drivers
v0x55730817f1c0_0 .var "data_out", 31 0;
v0x55730817f290_0 .var "data_reg", 31 0;
v0x55730817f370_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  alias, 1 drivers
v0x55730817f460_0 .var "next_state", 0 0;
v0x55730817f500_0 .net "rst_n", 0 0, L_0x5573081a8800;  alias, 1 drivers
v0x55730817f5d0_0 .var "state", 0 0;
E_0x55730817ef10/0 .event negedge, v0x55730817ea20_0;
E_0x55730817ef10/1 .event posedge, v0x55730817e010_0;
E_0x55730817ef10 .event/or E_0x55730817ef10/0, E_0x55730817ef10/1;
E_0x55730817ef70 .event edge, v0x55730817f5d0_0, v0x55730817e790_0, v0x55730817efd0_0;
S_0x55730817f720 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x55730817f900 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x55730817f940 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x55730817f980 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x55730817f9c0 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x55730817fa00 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x55730817fa40 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a8d60 .functor OR 1, L_0x5573081a8bf0, v0x557308194e40_0, C4<0>, C4<0>;
v0x557308180000_0 .net *"_ivl_0", 31 0, L_0x5573081a8870;  1 drivers
L_0x7ff86e936648 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308180100_0 .net *"_ivl_11", 28 0, L_0x7ff86e936648;  1 drivers
L_0x7ff86e936690 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5573081801e0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e936690;  1 drivers
v0x5573081802d0_0 .net *"_ivl_14", 0 0, L_0x5573081a8bf0;  1 drivers
L_0x7ff86e9365b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308180390_0 .net *"_ivl_3", 28 0, L_0x7ff86e9365b8;  1 drivers
L_0x7ff86e936600 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5573081804c0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e936600;  1 drivers
v0x5573081805a0_0 .net *"_ivl_8", 31 0, L_0x5573081a8ab0;  1 drivers
v0x557308180680_0 .var "chip_id", 3 0;
v0x557308180760_0 .var "cnt", 4 0;
v0x557308180840_0 .net "data_in", 31 0, v0x55730817f1c0_0;  alias, 1 drivers
v0x557308180900_0 .var "data_out", 31 0;
v0x5573081809c0_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  alias, 1 drivers
v0x557308180a60_0 .net "f_layer", 0 0, v0x557308194e40_0;  alias, 1 drivers
v0x557308180b20_0 .var "next_state", 2 0;
v0x557308180c00_0 .var "power_value_lower", 3 0;
v0x557308180ce0_0 .var "power_value_upper", 3 0;
v0x557308180dc0_0 .net "rst_n", 0 0, L_0x5573081a8800;  alias, 1 drivers
v0x557308180fc0_0 .net "sort_finish", 0 0, L_0x5573081a8d60;  alias, 1 drivers
v0x557308181080_0 .var "state", 2 0;
v0x557308181160_0 .net "tx_out", 0 0, L_0x5573081a8970;  alias, 1 drivers
E_0x55730817fef0 .event edge, v0x557308181080_0, v0x557308180ce0_0, v0x557308180680_0, v0x557308180c00_0;
E_0x55730817ff80/0 .event edge, v0x557308181080_0, v0x557308180a60_0, v0x55730817f1c0_0, v0x557308180760_0;
E_0x55730817ff80/1 .event edge, v0x557308180680_0, v0x557308180c00_0;
E_0x55730817ff80 .event/or E_0x55730817ff80/0, E_0x55730817ff80/1;
L_0x5573081a8870 .concat [ 3 29 0 0], v0x557308181080_0, L_0x7ff86e9365b8;
L_0x5573081a8970 .cmp/eq 32, L_0x5573081a8870, L_0x7ff86e936600;
L_0x5573081a8ab0 .concat [ 3 29 0 0], v0x557308181080_0, L_0x7ff86e936648;
L_0x5573081a8bf0 .cmp/eq 32, L_0x5573081a8ab0, L_0x7ff86e936690;
S_0x5573081813c0 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x557308181660_0 .var "counter", 2 0;
v0x557308181760_0 .net "data_in", 7 0, v0x557308182da0_0;  alias, 1 drivers
v0x557308181840_0 .var "data_out", 0 0;
v0x5573081818e0_0 .net "rst_n", 0 0, L_0x5573081a8800;  alias, 1 drivers
v0x557308181980_0 .var "shift_reg", 7 0;
v0x557308181ab0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x557308181bd0 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a8800 .functor BUFZ 1, v0x5573081822d0_0, C4<0>, C4<0>, C4<0>;
v0x557308181ea0_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  alias, 1 drivers
v0x557308181f60_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308182230_0 .var "rst_s1", 0 0;
v0x5573081822d0_0 .var "rst_s2", 0 0;
v0x557308182370_0 .net "rst_sync_o", 0 0, L_0x5573081a8800;  alias, 1 drivers
E_0x557308181e20/0 .event negedge, v0x5573080a9b90_0;
E_0x557308181e20/1 .event posedge, v0x55730817e010_0;
E_0x557308181e20 .event/or E_0x557308181e20/0, E_0x557308181e20/1;
S_0x5573081824e0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x55730817d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x557308182670 .param/l "S_0" 1 11 12, C4<001>;
P_0x5573081826b0 .param/l "S_1" 1 11 13, C4<010>;
P_0x5573081826f0 .param/l "S_2" 1 11 14, C4<011>;
P_0x557308182730 .param/l "S_3" 1 11 15, C4<100>;
P_0x557308182770 .param/l "idle" 1 11 11, C4<000>;
P_0x5573081827b0 .param/l "wait_state" 1 11 16, C4<101>;
v0x557308182be0_0 .var "data_buffer", 31 0;
v0x557308182ce0_0 .net "data_in", 31 0, v0x557308180900_0;  alias, 1 drivers
v0x557308182da0_0 .var "data_out", 7 0;
v0x557308182ea0_0 .net "div_8_clk", 0 0, L_0x5573081a8760;  alias, 1 drivers
v0x557308182fd0_0 .var "next_state", 2 0;
v0x557308183070_0 .net "rst_n", 0 0, L_0x5573081a8800;  alias, 1 drivers
v0x557308183110_0 .var "state", 2 0;
v0x5573081831f0_0 .net "tx_out", 0 0, L_0x5573081a8970;  alias, 1 drivers
E_0x557308182b20 .event edge, v0x557308183110_0, v0x557308182be0_0;
E_0x557308182b80 .event edge, v0x557308183110_0, v0x557308181160_0;
S_0x557308184180 .scope module, "dut6" "top" 3 130, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x5573081897c0_0 .net "chip_id", 3 0, v0x557308186e20_0;  alias, 1 drivers
v0x5573081898a0_0 .net "data_in", 0 0, v0x557308181840_0;  alias, 1 drivers
v0x557308189940_0 .net "data_out", 0 0, v0x557308187ed0_0;  alias, 1 drivers
v0x557308189a40_0 .net "des_data_out", 7 0, v0x557308184f30_0;  1 drivers
v0x557308189b30_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  1 drivers
v0x557308189c20_0 .net "ettt_data_out", 31 0, v0x557308185960_0;  1 drivers
v0x557308189d10_0 .net "f_layer", 0 0, v0x557308194ee0_0;  alias, 1 drivers
v0x557308189db0_0 .net "power_value_lower", 3 0, v0x5573081873a0_0;  alias, 1 drivers
v0x557308189e50_0 .net "power_value_upper", 3 0, v0x557308187480_0;  alias, 1 drivers
v0x557308189f80_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730818a020_0 .net "rst_sync_o", 0 0, L_0x5573081a8f90;  1 drivers
v0x55730818a0c0_0 .net "sort_finish", 0 0, L_0x5573081a94f0;  alias, 1 drivers
v0x55730818a190_0 .net "st_data_out", 31 0, v0x5573081870a0_0;  1 drivers
v0x55730818a230_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x55730818a2d0_0 .net "ttte_data_out", 7 0, v0x557308189220_0;  1 drivers
v0x55730818a3c0_0 .net "tx_out", 0 0, L_0x5573081a9100;  1 drivers
S_0x557308184440 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x5573081846b0_0 .var "cnt", 2 0;
v0x5573081847b0_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  alias, 1 drivers
v0x557308184870_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x557308184910_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a8ef0 .part v0x5573081846b0_0, 2, 1;
S_0x557308184a10 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x557308184d20_0 .var "cnt", 4 0;
v0x557308184e20_0 .net "data_in", 0 0, v0x557308181840_0;  alias, 1 drivers
v0x557308184f30_0 .var "data_out", 7 0;
v0x557308184fd0_0 .var "data_reg", 7 0;
v0x5573081850b0_0 .var "next_state", 0 0;
v0x5573081851c0_0 .net "rst_n", 0 0, L_0x5573081a8f90;  alias, 1 drivers
v0x557308185280_0 .var "state", 0 0;
v0x557308185340_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x557308184c60/0 .event negedge, v0x5573081851c0_0;
E_0x557308184c60/1 .event posedge, v0x5573080aa2e0_0;
E_0x557308184c60 .event/or E_0x557308184c60/0, E_0x557308184c60/1;
E_0x557308184cc0 .event edge, v0x557308185280_0, v0x557308184fd0_0, v0x557308184d20_0;
S_0x557308185460 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x557308185770_0 .var "cnt", 2 0;
v0x557308185870_0 .net "data_in", 7 0, v0x557308184f30_0;  alias, 1 drivers
v0x557308185960_0 .var "data_out", 31 0;
v0x557308185a30_0 .var "data_reg", 31 0;
v0x557308185b10_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  alias, 1 drivers
v0x557308185c00_0 .var "next_state", 0 0;
v0x557308185ca0_0 .net "rst_n", 0 0, L_0x5573081a8f90;  alias, 1 drivers
v0x557308185d70_0 .var "state", 0 0;
E_0x5573081856b0/0 .event negedge, v0x5573081851c0_0;
E_0x5573081856b0/1 .event posedge, v0x5573081847b0_0;
E_0x5573081856b0 .event/or E_0x5573081856b0/0, E_0x5573081856b0/1;
E_0x557308185710 .event edge, v0x557308185d70_0, v0x557308184f30_0, v0x557308185770_0;
S_0x557308185ec0 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x5573081860a0 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x5573081860e0 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x557308186120 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x557308186160 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x5573081861a0 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x5573081861e0 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a94f0 .functor OR 1, L_0x5573081a9380, v0x557308194ee0_0, C4<0>, C4<0>;
v0x5573081867a0_0 .net *"_ivl_0", 31 0, L_0x5573081a9000;  1 drivers
L_0x7ff86e936768 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573081868a0_0 .net *"_ivl_11", 28 0, L_0x7ff86e936768;  1 drivers
L_0x7ff86e9367b0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x557308186980_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e9367b0;  1 drivers
v0x557308186a70_0 .net *"_ivl_14", 0 0, L_0x5573081a9380;  1 drivers
L_0x7ff86e9366d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557308186b30_0 .net *"_ivl_3", 28 0, L_0x7ff86e9366d8;  1 drivers
L_0x7ff86e936720 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557308186c60_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e936720;  1 drivers
v0x557308186d40_0 .net *"_ivl_8", 31 0, L_0x5573081a9240;  1 drivers
v0x557308186e20_0 .var "chip_id", 3 0;
v0x557308186f00_0 .var "cnt", 4 0;
v0x557308186fe0_0 .net "data_in", 31 0, v0x557308185960_0;  alias, 1 drivers
v0x5573081870a0_0 .var "data_out", 31 0;
v0x557308187160_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  alias, 1 drivers
v0x557308187200_0 .net "f_layer", 0 0, v0x557308194ee0_0;  alias, 1 drivers
v0x5573081872c0_0 .var "next_state", 2 0;
v0x5573081873a0_0 .var "power_value_lower", 3 0;
v0x557308187480_0 .var "power_value_upper", 3 0;
v0x557308187560_0 .net "rst_n", 0 0, L_0x5573081a8f90;  alias, 1 drivers
v0x557308187650_0 .net "sort_finish", 0 0, L_0x5573081a94f0;  alias, 1 drivers
v0x557308187710_0 .var "state", 2 0;
v0x5573081877f0_0 .net "tx_out", 0 0, L_0x5573081a9100;  alias, 1 drivers
E_0x557308186690 .event edge, v0x557308187710_0, v0x557308187480_0, v0x557308186e20_0, v0x5573081873a0_0;
E_0x557308186720/0 .event edge, v0x557308187710_0, v0x557308187200_0, v0x557308185960_0, v0x557308186f00_0;
E_0x557308186720/1 .event edge, v0x557308186e20_0, v0x5573081873a0_0;
E_0x557308186720 .event/or E_0x557308186720/0, E_0x557308186720/1;
L_0x5573081a9000 .concat [ 3 29 0 0], v0x557308187710_0, L_0x7ff86e9366d8;
L_0x5573081a9100 .cmp/eq 32, L_0x5573081a9000, L_0x7ff86e936720;
L_0x5573081a9240 .concat [ 3 29 0 0], v0x557308187710_0, L_0x7ff86e936768;
L_0x5573081a9380 .cmp/eq 32, L_0x5573081a9240, L_0x7ff86e9367b0;
S_0x557308187a50 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x557308187cf0_0 .var "counter", 2 0;
v0x557308187df0_0 .net "data_in", 7 0, v0x557308189220_0;  alias, 1 drivers
v0x557308187ed0_0 .var "data_out", 0 0;
v0x557308187f70_0 .net "rst_n", 0 0, L_0x5573081a8f90;  alias, 1 drivers
v0x557308188010_0 .var "shift_reg", 7 0;
v0x557308188140_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x557308188260 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a8f90 .functor BUFZ 1, v0x557308188750_0, C4<0>, C4<0>, C4<0>;
v0x557308188530_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  alias, 1 drivers
v0x5573081885f0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573081886b0_0 .var "rst_s1", 0 0;
v0x557308188750_0 .var "rst_s2", 0 0;
v0x5573081887f0_0 .net "rst_sync_o", 0 0, L_0x5573081a8f90;  alias, 1 drivers
E_0x5573081884b0/0 .event negedge, v0x5573080a9b90_0;
E_0x5573081884b0/1 .event posedge, v0x5573081847b0_0;
E_0x5573081884b0 .event/or E_0x5573081884b0/0, E_0x5573081884b0/1;
S_0x557308188960 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x557308184180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x557308188af0 .param/l "S_0" 1 11 12, C4<001>;
P_0x557308188b30 .param/l "S_1" 1 11 13, C4<010>;
P_0x557308188b70 .param/l "S_2" 1 11 14, C4<011>;
P_0x557308188bb0 .param/l "S_3" 1 11 15, C4<100>;
P_0x557308188bf0 .param/l "idle" 1 11 11, C4<000>;
P_0x557308188c30 .param/l "wait_state" 1 11 16, C4<101>;
v0x557308189060_0 .var "data_buffer", 31 0;
v0x557308189160_0 .net "data_in", 31 0, v0x5573081870a0_0;  alias, 1 drivers
v0x557308189220_0 .var "data_out", 7 0;
v0x557308189320_0 .net "div_8_clk", 0 0, L_0x5573081a8ef0;  alias, 1 drivers
v0x557308189450_0 .var "next_state", 2 0;
v0x5573081894f0_0 .net "rst_n", 0 0, L_0x5573081a8f90;  alias, 1 drivers
v0x557308189590_0 .var "state", 2 0;
v0x557308189670_0 .net "tx_out", 0 0, L_0x5573081a9100;  alias, 1 drivers
E_0x557308188fa0 .event edge, v0x557308189590_0, v0x557308189060_0;
E_0x557308189000 .event edge, v0x557308189590_0, v0x5573081877f0_0;
S_0x55730818a600 .scope module, "dut7" "top" 3 148, 4 1 0, S_0x557308129f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value_upper";
    .port_info 7 /OUTPUT 4 "power_value_lower";
    .port_info 8 /OUTPUT 1 "data_out";
v0x55730818fd50_0 .net "chip_id", 3 0, v0x55730818d2a0_0;  alias, 1 drivers
v0x55730818fe30_0 .net "data_in", 0 0, v0x557308187ed0_0;  alias, 1 drivers
v0x55730818fed0_0 .net "data_out", 0 0, v0x55730818e460_0;  alias, 1 drivers
v0x55730818ffd0_0 .net "des_data_out", 7 0, v0x55730818b3b0_0;  1 drivers
v0x5573081900c0_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  1 drivers
v0x5573081901b0_0 .net "ettt_data_out", 31 0, v0x55730818bde0_0;  1 drivers
v0x5573081902a0_0 .net "f_layer", 0 0, v0x557308194f80_0;  alias, 1 drivers
v0x557308190340_0 .net "power_value_lower", 3 0, v0x55730818d820_0;  alias, 1 drivers
v0x5573081903e0_0 .net "power_value_upper", 3 0, v0x55730818d900_0;  alias, 1 drivers
v0x557308190510_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x5573081905b0_0 .net "rst_sync_o", 0 0, L_0x5573081a9720;  1 drivers
v0x557308190650_0 .net "sort_finish", 0 0, L_0x5573081a9c80;  alias, 1 drivers
v0x557308190720_0 .net "st_data_out", 31 0, v0x55730818d520_0;  1 drivers
v0x5573081907c0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
v0x557308190860_0 .net "ttte_data_out", 7 0, v0x55730818f7b0_0;  1 drivers
v0x557308190950_0 .net "tx_out", 0 0, L_0x5573081a9890;  1 drivers
S_0x55730818a8c0 .scope module, "clk_eight_div" "clk_eight_div" 4 33, 5 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x55730818ab30_0 .var "cnt", 2 0;
v0x55730818ac30_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  alias, 1 drivers
v0x55730818acf0_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730818ad90_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
L_0x5573081a9680 .part v0x55730818ab30_0, 2, 1;
S_0x55730818ae90 .scope module, "deserializer" "deserializer" 4 47, 6 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x55730818b1a0_0 .var "cnt", 4 0;
v0x55730818b2a0_0 .net "data_in", 0 0, v0x557308187ed0_0;  alias, 1 drivers
v0x55730818b3b0_0 .var "data_out", 7 0;
v0x55730818b450_0 .var "data_reg", 7 0;
v0x55730818b530_0 .var "next_state", 0 0;
v0x55730818b640_0 .net "rst_n", 0 0, L_0x5573081a9720;  alias, 1 drivers
v0x55730818b700_0 .var "state", 0 0;
v0x55730818b7c0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
E_0x55730818b0e0/0 .event negedge, v0x55730818b640_0;
E_0x55730818b0e0/1 .event posedge, v0x5573080aa2e0_0;
E_0x55730818b0e0 .event/or E_0x55730818b0e0/0, E_0x55730818b0e0/1;
E_0x55730818b140 .event edge, v0x55730818b700_0, v0x55730818b450_0, v0x55730818b1a0_0;
S_0x55730818b8e0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 56, 7 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x55730818bbf0_0 .var "cnt", 2 0;
v0x55730818bcf0_0 .net "data_in", 7 0, v0x55730818b3b0_0;  alias, 1 drivers
v0x55730818bde0_0 .var "data_out", 31 0;
v0x55730818beb0_0 .var "data_reg", 31 0;
v0x55730818bf90_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  alias, 1 drivers
v0x55730818c080_0 .var "next_state", 0 0;
v0x55730818c120_0 .net "rst_n", 0 0, L_0x5573081a9720;  alias, 1 drivers
v0x55730818c1f0_0 .var "state", 0 0;
E_0x55730818bb30/0 .event negedge, v0x55730818b640_0;
E_0x55730818bb30/1 .event posedge, v0x55730818ac30_0;
E_0x55730818bb30 .event/or E_0x55730818bb30/0, E_0x55730818bb30/1;
E_0x55730818bb90 .event edge, v0x55730818c1f0_0, v0x55730818b3b0_0, v0x55730818bbf0_0;
S_0x55730818c340 .scope module, "self_test" "self_test" 4 64, 8 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value_upper";
    .port_info 9 /OUTPUT 4 "power_value_lower";
P_0x55730818c520 .param/l "idle" 0 8 17, +C4<00000000000000000000000000000000>;
P_0x55730818c560 .param/l "reply" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x55730818c5a0 .param/l "rx_0" 0 8 17, +C4<00000000000000000000000000000001>;
P_0x55730818c5e0 .param/l "rx_1" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x55730818c620 .param/l "standby" 0 8 17, +C4<00000000000000000000000000000101>;
P_0x55730818c660 .param/l "tx_0" 0 8 17, +C4<00000000000000000000000000000011>;
L_0x5573081a9c80 .functor OR 1, L_0x5573081a9b10, v0x557308194f80_0, C4<0>, C4<0>;
v0x55730818cc20_0 .net *"_ivl_0", 31 0, L_0x5573081a9790;  1 drivers
L_0x7ff86e936888 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55730818cd20_0 .net *"_ivl_11", 28 0, L_0x7ff86e936888;  1 drivers
L_0x7ff86e9368d0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55730818ce00_0 .net/2u *"_ivl_12", 31 0, L_0x7ff86e9368d0;  1 drivers
v0x55730818cef0_0 .net *"_ivl_14", 0 0, L_0x5573081a9b10;  1 drivers
L_0x7ff86e9367f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55730818cfb0_0 .net *"_ivl_3", 28 0, L_0x7ff86e9367f8;  1 drivers
L_0x7ff86e936840 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55730818d0e0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff86e936840;  1 drivers
v0x55730818d1c0_0 .net *"_ivl_8", 31 0, L_0x5573081a99d0;  1 drivers
v0x55730818d2a0_0 .var "chip_id", 3 0;
v0x55730818d380_0 .var "cnt", 4 0;
v0x55730818d460_0 .net "data_in", 31 0, v0x55730818bde0_0;  alias, 1 drivers
v0x55730818d520_0 .var "data_out", 31 0;
v0x55730818d5e0_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  alias, 1 drivers
v0x55730818d680_0 .net "f_layer", 0 0, v0x557308194f80_0;  alias, 1 drivers
v0x55730818d740_0 .var "next_state", 2 0;
v0x55730818d820_0 .var "power_value_lower", 3 0;
v0x55730818d900_0 .var "power_value_upper", 3 0;
v0x55730818d9e0_0 .net "rst_n", 0 0, L_0x5573081a9720;  alias, 1 drivers
v0x55730818dbe0_0 .net "sort_finish", 0 0, L_0x5573081a9c80;  alias, 1 drivers
v0x55730818dca0_0 .var "state", 2 0;
v0x55730818dd80_0 .net "tx_out", 0 0, L_0x5573081a9890;  alias, 1 drivers
E_0x55730818cb10 .event edge, v0x55730818dca0_0, v0x55730818d900_0, v0x55730818d2a0_0, v0x55730818d820_0;
E_0x55730818cba0/0 .event edge, v0x55730818dca0_0, v0x55730818d680_0, v0x55730818bde0_0, v0x55730818d380_0;
E_0x55730818cba0/1 .event edge, v0x55730818d2a0_0, v0x55730818d820_0;
E_0x55730818cba0 .event/or E_0x55730818cba0/0, E_0x55730818cba0/1;
L_0x5573081a9790 .concat [ 3 29 0 0], v0x55730818dca0_0, L_0x7ff86e9367f8;
L_0x5573081a9890 .cmp/eq 32, L_0x5573081a9790, L_0x7ff86e936840;
L_0x5573081a99d0 .concat [ 3 29 0 0], v0x55730818dca0_0, L_0x7ff86e936888;
L_0x5573081a9b10 .cmp/eq 32, L_0x5573081a99d0, L_0x7ff86e9368d0;
S_0x55730818dfe0 .scope module, "serializer" "serializer" 4 89, 9 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x55730818e280_0 .var "counter", 2 0;
v0x55730818e380_0 .net "data_in", 7 0, v0x55730818f7b0_0;  alias, 1 drivers
v0x55730818e460_0 .var "data_out", 0 0;
v0x55730818e500_0 .net "rst_n", 0 0, L_0x5573081a9720;  alias, 1 drivers
v0x55730818e5a0_0 .var "shift_reg", 7 0;
v0x55730818e6d0_0 .net "t_clk", 0 0, v0x5573081961c0_0;  alias, 1 drivers
S_0x55730818e7f0 .scope module, "sync_async_reset" "sync_async_reset" 4 40, 10 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5573081a9720 .functor BUFZ 1, v0x55730818ece0_0, C4<0>, C4<0>, C4<0>;
v0x55730818eac0_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  alias, 1 drivers
v0x55730818eb80_0 .net "rst_n", 0 0, v0x557308195c20_0;  alias, 1 drivers
v0x55730818ec40_0 .var "rst_s1", 0 0;
v0x55730818ece0_0 .var "rst_s2", 0 0;
v0x55730818ed80_0 .net "rst_sync_o", 0 0, L_0x5573081a9720;  alias, 1 drivers
E_0x55730818ea40/0 .event negedge, v0x5573080a9b90_0;
E_0x55730818ea40/1 .event posedge, v0x55730818ac30_0;
E_0x55730818ea40 .event/or E_0x55730818ea40/0, E_0x55730818ea40/1;
S_0x55730818eef0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 79, 11 1 0, S_0x55730818a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55730818f080 .param/l "S_0" 1 11 12, C4<001>;
P_0x55730818f0c0 .param/l "S_1" 1 11 13, C4<010>;
P_0x55730818f100 .param/l "S_2" 1 11 14, C4<011>;
P_0x55730818f140 .param/l "S_3" 1 11 15, C4<100>;
P_0x55730818f180 .param/l "idle" 1 11 11, C4<000>;
P_0x55730818f1c0 .param/l "wait_state" 1 11 16, C4<101>;
v0x55730818f5f0_0 .var "data_buffer", 31 0;
v0x55730818f6f0_0 .net "data_in", 31 0, v0x55730818d520_0;  alias, 1 drivers
v0x55730818f7b0_0 .var "data_out", 7 0;
v0x55730818f8b0_0 .net "div_8_clk", 0 0, L_0x5573081a9680;  alias, 1 drivers
v0x55730818f9e0_0 .var "next_state", 2 0;
v0x55730818fa80_0 .net "rst_n", 0 0, L_0x5573081a9720;  alias, 1 drivers
v0x55730818fb20_0 .var "state", 2 0;
v0x55730818fc00_0 .net "tx_out", 0 0, L_0x5573081a9890;  alias, 1 drivers
E_0x55730818f530 .event edge, v0x55730818fb20_0, v0x55730818f5f0_0;
E_0x55730818f590 .event edge, v0x55730818fb20_0, v0x55730818dd80_0;
    .scope S_0x5573080fdfd0;
T_0 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x5573080a9b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5573080ae3f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5573080ae3f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5573080ae3f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5573081620a0;
T_1 ;
    %wait E_0x5573081622f0;
    %load/vec4 v0x557308162430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081624f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308162590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573081624f0_0, 0;
    %load/vec4 v0x5573081624f0_0;
    %assign/vec4 v0x557308162590_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55730815ed50;
T_2 ;
    %wait E_0x557307ff8ff0;
    %load/vec4 v0x55730815f2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730815f0f0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x55730815f010_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x55730815f0f0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5573080aa380_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x55730815f0f0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55730815ed50;
T_3 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x55730815f200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730815f2c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55730815f0f0_0;
    %assign/vec4 v0x55730815f2c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55730815ed50;
T_4 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x55730815f200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730815f010_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55730815f010_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5573080aabe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730815f010_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55730815ed50;
T_5 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x55730815f200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573080aa380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55730815f0f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5573080aa380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5573080aa380_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573080aa380_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55730815ed50;
T_6 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x55730815f200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5573080aac80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5573080aa380_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5573080aa380_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5573080aa380_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5573080aa380_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55730815f010_0;
    %assign/vec4 v0x5573080aac80_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5573080aac80_0;
    %assign/vec4 v0x5573080aac80_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55730815f480;
T_7 ;
    %wait E_0x557308157e70;
    %load/vec4 v0x55730815fca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x55730815f7a0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730815fb30_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730815fb30_0, 0, 1;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x55730815f6a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730815fb30_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730815fb30_0, 0, 1;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55730815f480;
T_8 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x55730815fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730815fca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55730815fb30_0;
    %assign/vec4 v0x55730815fca0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55730815f480;
T_9 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x55730815fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730815f960_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55730815fb30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x55730815f960_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55730815f7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730815f960_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55730815f960_0;
    %assign/vec4 v0x55730815f960_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55730815f480;
T_10 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x55730815fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730815f890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55730815f960_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730815f960_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55730815f960_0;
    %assign/vec4 v0x55730815f890_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55730815f890_0;
    %assign/vec4 v0x55730815f890_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55730815f480;
T_11 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x55730815fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730815f6a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55730815f6a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730815f6a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55730815fb30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x55730815f6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730815f6a0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730815f6a0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55730815fdf0;
T_12 ;
    %wait E_0x557308160580;
    %load/vec4 v0x557308161570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x557308161060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
T_12.9 ;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x557308160e40_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
T_12.11 ;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x557308160d60_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308160e40_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557308160e40_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x557308160c80_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x557308160d60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308161200_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x557308160d60_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
T_12.15 ;
T_12.13 ;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308161120_0, 0, 3;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55730815fdf0;
T_13 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x5573081613c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308161570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308160d60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557308161570_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308160d60_0, 0;
    %load/vec4 v0x557308161120_0;
    %assign/vec4 v0x557308161570_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x557308161570_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x557308160d60_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308160d60_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x557308160d60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308160d60_0, 0;
    %load/vec4 v0x557308161120_0;
    %assign/vec4 v0x557308161570_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x557308161120_0;
    %assign/vec4 v0x557308161570_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55730815fdf0;
T_14 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x5573081613c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573081612e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557308161570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x557308161120_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x557308160e40_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x5573081612e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5573081612e0_0;
    %assign/vec4 v0x5573081612e0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55730815fdf0;
T_15 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x5573081613c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308161200_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x557308161120_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308161200_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x557308161200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557308161200_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x557308161200_0;
    %assign/vec4 v0x557308161200_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55730815fdf0;
T_16 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x5573081613c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308160c80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x557308161570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0x557308160c80_0;
    %assign/vec4 v0x557308160c80_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x557308161060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557308160c80_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308160c80_0, 0;
T_16.7 ;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x557308160e40_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x557308160e40_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x557308160c80_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x557308160c80_0;
    %assign/vec4 v0x557308160c80_0, 0;
T_16.9 ;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55730815fdf0;
T_17 ;
    %wait E_0x557308158040;
    %load/vec4 v0x557308161570_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557308160f00_0, 0, 32;
    %jmp T_17.3;
T_17.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x5573081612e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308160c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308160c80_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308160f00_0, 0, 32;
    %jmp T_17.3;
T_17.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308161200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308160c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308160c80_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308160f00_0, 0, 32;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557308162780;
T_18 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x557308163280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308162e80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x557308163400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x557308162f80_0;
    %assign/vec4 v0x557308162e80_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x557308162e80_0;
    %assign/vec4 v0x557308162e80_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x557308162780;
T_19 ;
    %wait E_0x557308162e20;
    %load/vec4 v0x557308163320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v0x557308163400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
T_19.9 ;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v0x557308163400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081631e0_0, 0, 3;
T_19.11 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x557308162780;
T_20 ;
    %wait E_0x557307ff3af0;
    %load/vec4 v0x557308163280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308163320_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5573081631e0_0;
    %assign/vec4 v0x557308163320_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557308162780;
T_21 ;
    %wait E_0x557308162dc0;
    %load/vec4 v0x557308163320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308163040_0, 0;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0x557308162e80_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x557308163040_0, 0;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v0x557308162e80_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x557308163040_0, 0;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x557308162e80_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557308163040_0, 0;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x557308162e80_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557308163040_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5573081618b0;
T_22 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x557308161d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308161e00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x557308161ae0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x557308161be0_0;
    %assign/vec4 v0x557308161e00_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x557308161e00_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557308161e00_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5573081618b0;
T_23 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x557308161d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308161ae0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x557308161ae0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308161ae0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5573081618b0;
T_24 ;
    %wait E_0x557307ff9220;
    %load/vec4 v0x557308161d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308161cc0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x557308161e00_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x557308161cc0_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5573081646f0;
T_25 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x557308164b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557308164940_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x557308164940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308164940_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5573081683b0;
T_26 ;
    %wait E_0x557308168600;
    %load/vec4 v0x557308168740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308168800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081688a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557308168800_0, 0;
    %load/vec4 v0x557308168800_0;
    %assign/vec4 v0x5573081688a0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x557308164d30;
T_27 ;
    %wait E_0x557308164f20;
    %load/vec4 v0x5573081654e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308165310_0, 0, 1;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0x557308165230_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v0x557308165310_0, 0, 1;
    %jmp T_27.3;
T_27.1 ;
    %load/vec4 v0x557308164f80_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_27.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v0x557308165310_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x557308164d30;
T_28 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x557308165420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081654e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x557308165310_0;
    %assign/vec4 v0x5573081654e0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x557308164d30;
T_29 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x557308165420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308165230_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x557308165230_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x557308165080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308165230_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x557308164d30;
T_30 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x557308165420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308164f80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x557308165310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x557308164f80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308164f80_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308164f80_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x557308164d30;
T_31 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x557308165420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308165190_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x557308164f80_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x557308164f80_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308164f80_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308164f80_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x557308165230_0;
    %assign/vec4 v0x557308165190_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x557308165190_0;
    %assign/vec4 v0x557308165190_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5573081656c0;
T_32 ;
    %wait E_0x557308165900;
    %load/vec4 v0x557308165f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0x557308165a60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_32.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308165df0_0, 0, 1;
    %jmp T_32.4;
T_32.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308165df0_0, 0, 1;
T_32.4 ;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0x557308165960_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_32.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308165df0_0, 0, 1;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308165df0_0, 0, 1;
T_32.6 ;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5573081656c0;
T_33 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308165e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308165f60_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x557308165df0_0;
    %assign/vec4 v0x557308165f60_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5573081656c0;
T_34 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308165e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308165c20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x557308165df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.2, 4;
    %load/vec4 v0x557308165c20_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x557308165a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308165c20_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x557308165c20_0;
    %assign/vec4 v0x557308165c20_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5573081656c0;
T_35 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308165e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308165b50_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x557308165c20_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308165c20_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x557308165c20_0;
    %assign/vec4 v0x557308165b50_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x557308165b50_0;
    %assign/vec4 v0x557308165b50_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5573081656c0;
T_36 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308165e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308165960_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x557308165960_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308165960_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x557308165df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.4, 4;
    %load/vec4 v0x557308165960_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308165960_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308165960_0, 0;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5573081660b0;
T_37 ;
    %wait E_0x557308166910;
    %load/vec4 v0x557308167900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.7;
T_37.0 ;
    %load/vec4 v0x5573081673f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
T_37.9 ;
    %jmp T_37.7;
T_37.1 ;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
T_37.11 ;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0x5573081670f0_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x557308167010_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x5573081670f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308167590_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x5573081670f0_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
T_37.15 ;
T_37.13 ;
    %jmp T_37.7;
T_37.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081674b0_0, 0, 3;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5573081660b0;
T_38 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308167750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308167900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573081670f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x557308167900_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573081670f0_0, 0;
    %load/vec4 v0x5573081674b0_0;
    %assign/vec4 v0x557308167900_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x557308167900_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x5573081670f0_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_38.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573081670f0_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x5573081670f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5573081670f0_0, 0;
    %load/vec4 v0x5573081674b0_0;
    %assign/vec4 v0x557308167900_0, 0;
T_38.7 ;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x5573081674b0_0;
    %assign/vec4 v0x557308167900_0, 0;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5573081660b0;
T_39 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308167750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308167670_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x557308167900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5573081674b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x557308167670_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x557308167670_0;
    %assign/vec4 v0x557308167670_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5573081660b0;
T_40 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308167750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308167590_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5573081674b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308167590_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x557308167590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557308167590_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x557308167590_0;
    %assign/vec4 v0x557308167590_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5573081660b0;
T_41 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308167750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308167010_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x557308167900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %load/vec4 v0x557308167010_0;
    %assign/vec4 v0x557308167010_0, 0;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x5573081673f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557308167010_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308167010_0, 0;
T_41.7 ;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x5573081671d0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x557308167010_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x557308167010_0;
    %assign/vec4 v0x557308167010_0, 0;
T_41.9 ;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5573081660b0;
T_42 ;
    %wait E_0x557308166880;
    %load/vec4 v0x557308167900_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557308167290_0, 0, 32;
    %jmp T_42.3;
T_42.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308167670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308167010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308167010_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308167290_0, 0, 32;
    %jmp T_42.3;
T_42.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308167590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308167010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308167010_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308167290_0, 0, 32;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x557308168af0;
T_43 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308169650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5573081691f0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5573081697d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5573081692f0_0;
    %assign/vec4 v0x5573081691f0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x5573081691f0_0;
    %assign/vec4 v0x5573081691f0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x557308168af0;
T_44 ;
    %wait E_0x557308169190;
    %load/vec4 v0x5573081696f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.7;
T_44.0 ;
    %load/vec4 v0x5573081697d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.9;
T_44.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
T_44.9 ;
    %jmp T_44.7;
T_44.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.7;
T_44.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.7;
T_44.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.7;
T_44.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.7;
T_44.5 ;
    %load/vec4 v0x5573081697d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
    %jmp T_44.11;
T_44.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081695b0_0, 0, 3;
T_44.11 ;
    %jmp T_44.7;
T_44.7 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x557308168af0;
T_45 ;
    %wait E_0x5573081658a0;
    %load/vec4 v0x557308169650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5573081696f0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5573081695b0_0;
    %assign/vec4 v0x5573081696f0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x557308168af0;
T_46 ;
    %wait E_0x557308169130;
    %load/vec4 v0x5573081696f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5573081693b0_0, 0;
    %jmp T_46.5;
T_46.0 ;
    %load/vec4 v0x5573081691f0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5573081693b0_0, 0;
    %jmp T_46.5;
T_46.1 ;
    %load/vec4 v0x5573081691f0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5573081693b0_0, 0;
    %jmp T_46.5;
T_46.2 ;
    %load/vec4 v0x5573081691f0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5573081693b0_0, 0;
    %jmp T_46.5;
T_46.3 ;
    %load/vec4 v0x5573081691f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5573081693b0_0, 0;
    %jmp T_46.5;
T_46.5 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x557308167be0;
T_47 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x5573081680e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308168180_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x557308167e10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x557308167f10_0;
    %assign/vec4 v0x557308168180_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x557308168180_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557308168180_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x557308167be0;
T_48 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x5573081680e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308167e10_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x557308167e10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308167e10_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x557308167be0;
T_49 ;
    %wait E_0x557308164ec0;
    %load/vec4 v0x5573081680e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308167ff0_0, 0, 1;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x557308168180_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x557308167ff0_0, 0, 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55730816aa10;
T_50 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x55730816ae20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55730816ac60_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55730816ac60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730816ac60_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55730816e980;
T_51 ;
    %wait E_0x55730816ebd0;
    %load/vec4 v0x55730816ed10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730816edd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730816ee70_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55730816edd0_0, 0;
    %load/vec4 v0x55730816edd0_0;
    %assign/vec4 v0x55730816ee70_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55730816b0d0;
T_52 ;
    %wait E_0x55730816b310;
    %load/vec4 v0x55730816b860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730816b6e0_0, 0, 1;
    %jmp T_52.3;
T_52.0 ;
    %load/vec4 v0x55730816b600_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_52.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_52.5, 8;
T_52.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_52.5, 8;
 ; End of false expr.
    %blend;
T_52.5;
    %store/vec4 v0x55730816b6e0_0, 0, 1;
    %jmp T_52.3;
T_52.1 ;
    %load/vec4 v0x55730816b370_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_52.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.7, 8;
T_52.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_52.7, 8;
 ; End of false expr.
    %blend;
T_52.7;
    %store/vec4 v0x55730816b6e0_0, 0, 1;
    %jmp T_52.3;
T_52.3 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55730816b0d0;
T_53 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730816b860_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55730816b6e0_0;
    %assign/vec4 v0x55730816b860_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55730816b0d0;
T_54 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730816b600_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55730816b600_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55730816b470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730816b600_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55730816b0d0;
T_55 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730816b370_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55730816b6e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_55.2, 4;
    %load/vec4 v0x55730816b370_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730816b370_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730816b370_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55730816b0d0;
T_56 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730816b530_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55730816b370_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55730816b370_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730816b370_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730816b370_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x55730816b600_0;
    %assign/vec4 v0x55730816b530_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x55730816b530_0;
    %assign/vec4 v0x55730816b530_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55730816ba40;
T_57 ;
    %wait E_0x55730816bd20;
    %load/vec4 v0x55730816c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %jmp T_57.2;
T_57.0 ;
    %load/vec4 v0x55730816be80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_57.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730816c210_0, 0, 1;
    %jmp T_57.4;
T_57.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730816c210_0, 0, 1;
T_57.4 ;
    %jmp T_57.2;
T_57.1 ;
    %load/vec4 v0x55730816bd80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_57.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730816c210_0, 0, 1;
    %jmp T_57.6;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730816c210_0, 0, 1;
T_57.6 ;
    %jmp T_57.2;
T_57.2 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55730816ba40;
T_58 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816c2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730816c380_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55730816c210_0;
    %assign/vec4 v0x55730816c380_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55730816ba40;
T_59 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816c2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730816c040_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55730816c210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_59.2, 4;
    %load/vec4 v0x55730816c040_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55730816be80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730816c040_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x55730816c040_0;
    %assign/vec4 v0x55730816c040_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55730816ba40;
T_60 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816c2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730816bf70_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55730816c040_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730816c040_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x55730816c040_0;
    %assign/vec4 v0x55730816bf70_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x55730816bf70_0;
    %assign/vec4 v0x55730816bf70_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55730816ba40;
T_61 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816c2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816bd80_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55730816bd80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_61.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816bd80_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x55730816c210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.4, 4;
    %load/vec4 v0x55730816bd80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730816bd80_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816bd80_0, 0;
T_61.5 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55730816c4d0;
T_62 ;
    %wait E_0x55730816cd30;
    %load/vec4 v0x55730816de30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.7;
T_62.0 ;
    %load/vec4 v0x55730816d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.9;
T_62.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
T_62.9 ;
    %jmp T_62.7;
T_62.1 ;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_62.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.11;
T_62.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
T_62.11 ;
    %jmp T_62.7;
T_62.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.7;
T_62.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.7;
T_62.4 ;
    %load/vec4 v0x55730816d510_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x55730816d430_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x55730816d510_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730816d9b0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_62.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.13;
T_62.12 ;
    %load/vec4 v0x55730816d510_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_62.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.15;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
T_62.15 ;
T_62.13 ;
    %jmp T_62.7;
T_62.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730816d8d0_0, 0, 3;
    %jmp T_62.7;
T_62.7 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55730816c4d0;
T_63 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816db70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816de30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730816d510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55730816de30_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730816d510_0, 0;
    %load/vec4 v0x55730816d8d0_0;
    %assign/vec4 v0x55730816de30_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x55730816de30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_63.4, 4;
    %load/vec4 v0x55730816d510_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_63.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730816d510_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x55730816d510_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730816d510_0, 0;
    %load/vec4 v0x55730816d8d0_0;
    %assign/vec4 v0x55730816de30_0, 0;
T_63.7 ;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0x55730816d8d0_0;
    %assign/vec4 v0x55730816de30_0, 0;
T_63.5 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55730816c4d0;
T_64 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816db70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730816da90_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x55730816de30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55730816d8d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x55730816da90_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x55730816da90_0;
    %assign/vec4 v0x55730816da90_0, 0;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x55730816c4d0;
T_65 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816db70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730816d9b0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x55730816d8d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730816d9b0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x55730816d9b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55730816d9b0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x55730816d9b0_0;
    %assign/vec4 v0x55730816d9b0_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55730816c4d0;
T_66 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816db70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730816d430_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x55730816de30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %load/vec4 v0x55730816d430_0;
    %assign/vec4 v0x55730816d430_0, 0;
    %jmp T_66.5;
T_66.2 ;
    %load/vec4 v0x55730816d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55730816d430_0, 0;
    %jmp T_66.7;
T_66.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730816d430_0, 0;
T_66.7 ;
    %jmp T_66.5;
T_66.3 ;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_66.8, 4;
    %load/vec4 v0x55730816d5f0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x55730816d430_0, 0;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v0x55730816d430_0;
    %assign/vec4 v0x55730816d430_0, 0;
T_66.9 ;
    %jmp T_66.5;
T_66.5 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55730816c4d0;
T_67 ;
    %wait E_0x55730816cca0;
    %load/vec4 v0x55730816de30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55730816d6b0_0, 0, 32;
    %jmp T_67.3;
T_67.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730816da90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730816d430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730816d430_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730816d6b0_0, 0, 32;
    %jmp T_67.3;
T_67.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730816d9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730816d430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730816d430_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730816d6b0_0, 0, 32;
    %jmp T_67.3;
T_67.3 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55730816f080;
T_68 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816fc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730816f780_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x55730816fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x55730816f880_0;
    %assign/vec4 v0x55730816f780_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x55730816f780_0;
    %assign/vec4 v0x55730816f780_0, 0;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55730816f080;
T_69 ;
    %wait E_0x55730816f720;
    %load/vec4 v0x55730816fcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.7;
T_69.0 ;
    %load/vec4 v0x55730816fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.9;
T_69.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
T_69.9 ;
    %jmp T_69.7;
T_69.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.7;
T_69.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.7;
T_69.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.7;
T_69.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.7;
T_69.5 ;
    %load/vec4 v0x55730816fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
    %jmp T_69.11;
T_69.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730816fb70_0, 0, 3;
T_69.11 ;
    %jmp T_69.7;
T_69.7 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55730816f080;
T_70 ;
    %wait E_0x55730816bcc0;
    %load/vec4 v0x55730816fc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816fcb0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x55730816fb70_0;
    %assign/vec4 v0x55730816fcb0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55730816f080;
T_71 ;
    %wait E_0x55730816f6c0;
    %load/vec4 v0x55730816fcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730816f940_0, 0;
    %jmp T_71.5;
T_71.0 ;
    %load/vec4 v0x55730816f780_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x55730816f940_0, 0;
    %jmp T_71.5;
T_71.1 ;
    %load/vec4 v0x55730816f780_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55730816f940_0, 0;
    %jmp T_71.5;
T_71.2 ;
    %load/vec4 v0x55730816f780_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55730816f940_0, 0;
    %jmp T_71.5;
T_71.3 ;
    %load/vec4 v0x55730816f780_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55730816f940_0, 0;
    %jmp T_71.5;
T_71.5 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55730816e170;
T_72 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816e690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730816e730_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x55730816e410_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_72.2, 4;
    %load/vec4 v0x55730816e510_0;
    %assign/vec4 v0x55730816e730_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x55730816e730_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55730816e730_0, 0;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55730816e170;
T_73 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816e690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730816e410_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55730816e410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730816e410_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55730816e170;
T_74 ;
    %wait E_0x55730816b2b0;
    %load/vec4 v0x55730816e690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730816e5f0_0, 0, 1;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x55730816e730_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55730816e5f0_0, 0, 1;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5573081710f0;
T_75 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x557308171520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557308171360_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x557308171360_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308171360_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x557308174f90;
T_76 ;
    %wait E_0x5573081751e0;
    %load/vec4 v0x557308175320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081753e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308175480_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573081753e0_0, 0;
    %load/vec4 v0x5573081753e0_0;
    %assign/vec4 v0x557308175480_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5573081716c0;
T_77 ;
    %wait E_0x557308171970;
    %load/vec4 v0x557308171f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308171d60_0, 0, 1;
    %jmp T_77.3;
T_77.0 ;
    %load/vec4 v0x557308171c80_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_77.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_77.5, 8;
T_77.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_77.5, 8;
 ; End of false expr.
    %blend;
T_77.5;
    %store/vec4 v0x557308171d60_0, 0, 1;
    %jmp T_77.3;
T_77.1 ;
    %load/vec4 v0x5573081719d0_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.7, 8;
T_77.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_77.7, 8;
 ; End of false expr.
    %blend;
T_77.7;
    %store/vec4 v0x557308171d60_0, 0, 1;
    %jmp T_77.3;
T_77.3 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5573081716c0;
T_78 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308171e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308171f30_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x557308171d60_0;
    %assign/vec4 v0x557308171f30_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5573081716c0;
T_79 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308171e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308171c80_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x557308171c80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x557308171ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308171c80_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5573081716c0;
T_80 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308171e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573081719d0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x557308171d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_80.2, 4;
    %load/vec4 v0x5573081719d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5573081719d0_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5573081719d0_0, 0;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5573081716c0;
T_81 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308171e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308171be0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x5573081719d0_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5573081719d0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5573081719d0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5573081719d0_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_81.2, 4;
    %load/vec4 v0x557308171c80_0;
    %assign/vec4 v0x557308171be0_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v0x557308171be0_0;
    %assign/vec4 v0x557308171be0_0, 0;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x557308172110;
T_82 ;
    %wait E_0x5573081723c0;
    %load/vec4 v0x557308172a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %jmp T_82.2;
T_82.0 ;
    %load/vec4 v0x557308172520_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_82.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573081728b0_0, 0, 1;
    %jmp T_82.4;
T_82.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573081728b0_0, 0, 1;
T_82.4 ;
    %jmp T_82.2;
T_82.1 ;
    %load/vec4 v0x557308172420_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_82.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573081728b0_0, 0, 1;
    %jmp T_82.6;
T_82.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573081728b0_0, 0, 1;
T_82.6 ;
    %jmp T_82.2;
T_82.2 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x557308172110;
T_83 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308172950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308172a20_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5573081728b0_0;
    %assign/vec4 v0x557308172a20_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x557308172110;
T_84 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308172950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5573081726e0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5573081728b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_84.2, 4;
    %load/vec4 v0x5573081726e0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x557308172520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5573081726e0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x5573081726e0_0;
    %assign/vec4 v0x5573081726e0_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x557308172110;
T_85 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308172950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308172610_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5573081726e0_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5573081726e0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x5573081726e0_0;
    %assign/vec4 v0x557308172610_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x557308172610_0;
    %assign/vec4 v0x557308172610_0, 0;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x557308172110;
T_86 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308172950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308172420_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x557308172420_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_86.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308172420_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x5573081728b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_86.4, 4;
    %load/vec4 v0x557308172420_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308172420_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308172420_0, 0;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x557308172b70;
T_87 ;
    %wait E_0x557308173340;
    %load/vec4 v0x557308174440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_87.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_87.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.7;
T_87.0 ;
    %load/vec4 v0x557308173e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
T_87.9 ;
    %jmp T_87.7;
T_87.1 ;
    %load/vec4 v0x557308173c00_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_87.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.11;
T_87.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
T_87.11 ;
    %jmp T_87.7;
T_87.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.7;
T_87.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.7;
T_87.4 ;
    %load/vec4 v0x557308173b20_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308173c00_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557308173c00_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x557308173a40_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x557308173b20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308173fc0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_87.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.13;
T_87.12 ;
    %load/vec4 v0x557308173b20_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
T_87.15 ;
T_87.13 ;
    %jmp T_87.7;
T_87.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308173ee0_0, 0, 3;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x557308172b70;
T_88 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308174180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308174440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308173b20_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x557308174440_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_88.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308173b20_0, 0;
    %load/vec4 v0x557308173ee0_0;
    %assign/vec4 v0x557308174440_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x557308174440_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_88.4, 4;
    %load/vec4 v0x557308173b20_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_88.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308173b20_0, 0;
    %jmp T_88.7;
T_88.6 ;
    %load/vec4 v0x557308173b20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308173b20_0, 0;
    %load/vec4 v0x557308173ee0_0;
    %assign/vec4 v0x557308174440_0, 0;
T_88.7 ;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x557308173ee0_0;
    %assign/vec4 v0x557308174440_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x557308172b70;
T_89 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308174180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573081740a0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x557308174440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x557308173ee0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_89.2, 4;
    %load/vec4 v0x557308173c00_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x5573081740a0_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x5573081740a0_0;
    %assign/vec4 v0x5573081740a0_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x557308172b70;
T_90 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308174180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308173fc0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x557308173ee0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308173fc0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x557308173fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557308173fc0_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x557308173fc0_0;
    %assign/vec4 v0x557308173fc0_0, 0;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x557308172b70;
T_91 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308174180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308173a40_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x557308174440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_91.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_91.3, 6;
    %load/vec4 v0x557308173a40_0;
    %assign/vec4 v0x557308173a40_0, 0;
    %jmp T_91.5;
T_91.2 ;
    %load/vec4 v0x557308173e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557308173a40_0, 0;
    %jmp T_91.7;
T_91.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308173a40_0, 0;
T_91.7 ;
    %jmp T_91.5;
T_91.3 ;
    %load/vec4 v0x557308173c00_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_91.8, 4;
    %load/vec4 v0x557308173c00_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x557308173a40_0, 0;
    %jmp T_91.9;
T_91.8 ;
    %load/vec4 v0x557308173a40_0;
    %assign/vec4 v0x557308173a40_0, 0;
T_91.9 ;
    %jmp T_91.5;
T_91.5 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x557308172b70;
T_92 ;
    %wait E_0x5573081732b0;
    %load/vec4 v0x557308174440_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557308173cc0_0, 0, 32;
    %jmp T_92.3;
T_92.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x5573081740a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308173a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308173a40_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308173cc0_0, 0, 32;
    %jmp T_92.3;
T_92.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308173fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308173a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308173a40_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308173cc0_0, 0, 32;
    %jmp T_92.3;
T_92.3 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x557308175690;
T_93 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308176220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308175d90_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x5573081763a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x557308175e90_0;
    %assign/vec4 v0x557308175d90_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x557308175d90_0;
    %assign/vec4 v0x557308175d90_0, 0;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x557308175690;
T_94 ;
    %wait E_0x557308175d30;
    %load/vec4 v0x5573081762c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.7;
T_94.0 ;
    %load/vec4 v0x5573081763a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.9;
T_94.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
T_94.9 ;
    %jmp T_94.7;
T_94.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.7;
T_94.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.7;
T_94.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.7;
T_94.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.7;
T_94.5 ;
    %load/vec4 v0x5573081763a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
    %jmp T_94.11;
T_94.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308176180_0, 0, 3;
T_94.11 ;
    %jmp T_94.7;
T_94.7 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x557308175690;
T_95 ;
    %wait E_0x557308172360;
    %load/vec4 v0x557308176220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5573081762c0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x557308176180_0;
    %assign/vec4 v0x5573081762c0_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x557308175690;
T_96 ;
    %wait E_0x557308175cd0;
    %load/vec4 v0x5573081762c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_96.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308175f50_0, 0;
    %jmp T_96.5;
T_96.0 ;
    %load/vec4 v0x557308175d90_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x557308175f50_0, 0;
    %jmp T_96.5;
T_96.1 ;
    %load/vec4 v0x557308175d90_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x557308175f50_0, 0;
    %jmp T_96.5;
T_96.2 ;
    %load/vec4 v0x557308175d90_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557308175f50_0, 0;
    %jmp T_96.5;
T_96.3 ;
    %load/vec4 v0x557308175d90_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557308175f50_0, 0;
    %jmp T_96.5;
T_96.5 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x557308174780;
T_97 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308174ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308174d40_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x557308174a20_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_97.2, 4;
    %load/vec4 v0x557308174b20_0;
    %assign/vec4 v0x557308174d40_0, 0;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v0x557308174d40_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557308174d40_0, 0;
T_97.3 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x557308174780;
T_98 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308174ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308174a20_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x557308174a20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308174a20_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x557308174780;
T_99 ;
    %wait E_0x557308171910;
    %load/vec4 v0x557308174ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308174c00_0, 0, 1;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x557308174d40_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x557308174c00_0, 0, 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x557308177640;
T_100 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x557308177a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5573081778b0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5573081778b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5573081778b0_0, 0;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55730817b640;
T_101 ;
    %wait E_0x55730817b890;
    %load/vec4 v0x55730817b9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730817ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730817bb30_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55730817ba90_0, 0;
    %load/vec4 v0x55730817ba90_0;
    %assign/vec4 v0x55730817bb30_0, 0;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x557308177e20;
T_102 ;
    %wait E_0x5573081780d0;
    %load/vec4 v0x557308178690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573081784c0_0, 0, 1;
    %jmp T_102.3;
T_102.0 ;
    %load/vec4 v0x5573081783e0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_102.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_102.5, 8;
T_102.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_102.5, 8;
 ; End of false expr.
    %blend;
T_102.5;
    %store/vec4 v0x5573081784c0_0, 0, 1;
    %jmp T_102.3;
T_102.1 ;
    %load/vec4 v0x557308178130_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_102.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.7, 8;
T_102.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_102.7, 8;
 ; End of false expr.
    %blend;
T_102.7;
    %store/vec4 v0x5573081784c0_0, 0, 1;
    %jmp T_102.3;
T_102.3 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x557308177e20;
T_103 ;
    %wait E_0x557308178070;
    %load/vec4 v0x5573081785d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308178690_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x5573081784c0_0;
    %assign/vec4 v0x557308178690_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x557308177e20;
T_104 ;
    %wait E_0x557308178070;
    %load/vec4 v0x5573081785d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5573081783e0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5573081783e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x557308178230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5573081783e0_0, 0;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x557308177e20;
T_105 ;
    %wait E_0x557308178070;
    %load/vec4 v0x5573081785d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308178130_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x5573081784c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.2, 4;
    %load/vec4 v0x557308178130_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308178130_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308178130_0, 0;
T_105.3 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x557308177e20;
T_106 ;
    %wait E_0x557308178070;
    %load/vec4 v0x5573081785d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308178340_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x557308178130_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x557308178130_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308178130_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308178130_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_106.2, 4;
    %load/vec4 v0x5573081783e0_0;
    %assign/vec4 v0x557308178340_0, 0;
    %jmp T_106.3;
T_106.2 ;
    %load/vec4 v0x557308178340_0;
    %assign/vec4 v0x557308178340_0, 0;
T_106.3 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x557308178870;
T_107 ;
    %wait E_0x557308178b20;
    %load/vec4 v0x557308179150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_107.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_107.1, 6;
    %jmp T_107.2;
T_107.0 ;
    %load/vec4 v0x557308178c80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_107.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308178fe0_0, 0, 1;
    %jmp T_107.4;
T_107.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308178fe0_0, 0, 1;
T_107.4 ;
    %jmp T_107.2;
T_107.1 ;
    %load/vec4 v0x557308178b80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_107.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308178fe0_0, 0, 1;
    %jmp T_107.6;
T_107.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308178fe0_0, 0, 1;
T_107.6 ;
    %jmp T_107.2;
T_107.2 ;
    %pop/vec4 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x557308178870;
T_108 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x557308179080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308179150_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x557308178fe0_0;
    %assign/vec4 v0x557308179150_0, 0;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x557308178870;
T_109 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x557308179080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308178e10_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x557308178fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_109.2, 4;
    %load/vec4 v0x557308178e10_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x557308178c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308178e10_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x557308178e10_0;
    %assign/vec4 v0x557308178e10_0, 0;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x557308178870;
T_110 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x557308179080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308178d40_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x557308178e10_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308178e10_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x557308178e10_0;
    %assign/vec4 v0x557308178d40_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x557308178d40_0;
    %assign/vec4 v0x557308178d40_0, 0;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x557308178870;
T_111 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x557308179080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308178b80_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x557308178b80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_111.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308178b80_0, 0;
    %jmp T_111.3;
T_111.2 ;
    %load/vec4 v0x557308178fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_111.4, 4;
    %load/vec4 v0x557308178b80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308178b80_0, 0;
    %jmp T_111.5;
T_111.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308178b80_0, 0;
T_111.5 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x5573081792a0;
T_112 ;
    %wait E_0x557308179b00;
    %load/vec4 v0x55730817aaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_112.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_112.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.7;
T_112.0 ;
    %load/vec4 v0x55730817a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.9;
T_112.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
T_112.9 ;
    %jmp T_112.7;
T_112.1 ;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_112.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.11;
T_112.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
T_112.11 ;
    %jmp T_112.7;
T_112.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.7;
T_112.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.7;
T_112.4 ;
    %load/vec4 v0x55730817a2e0_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x55730817a200_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x55730817a2e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730817a780_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_112.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.13;
T_112.12 ;
    %load/vec4 v0x55730817a2e0_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_112.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.15;
T_112.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
T_112.15 ;
T_112.13 ;
    %jmp T_112.7;
T_112.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730817a6a0_0, 0, 3;
    %jmp T_112.7;
T_112.7 ;
    %pop/vec4 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x5573081792a0;
T_113 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817aaf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730817a2e0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x55730817aaf0_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_113.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730817a2e0_0, 0;
    %load/vec4 v0x55730817a6a0_0;
    %assign/vec4 v0x55730817aaf0_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x55730817aaf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_113.4, 4;
    %load/vec4 v0x55730817a2e0_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_113.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730817a2e0_0, 0;
    %jmp T_113.7;
T_113.6 ;
    %load/vec4 v0x55730817a2e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730817a2e0_0, 0;
    %load/vec4 v0x55730817a6a0_0;
    %assign/vec4 v0x55730817aaf0_0, 0;
T_113.7 ;
    %jmp T_113.5;
T_113.4 ;
    %load/vec4 v0x55730817a6a0_0;
    %assign/vec4 v0x55730817aaf0_0, 0;
T_113.5 ;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x5573081792a0;
T_114 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730817a860_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55730817aaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55730817a6a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_114.2, 4;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x55730817a860_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x55730817a860_0;
    %assign/vec4 v0x55730817a860_0, 0;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5573081792a0;
T_115 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730817a780_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x55730817a6a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730817a780_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x55730817a780_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55730817a780_0, 0;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0x55730817a780_0;
    %assign/vec4 v0x55730817a780_0, 0;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x5573081792a0;
T_116 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730817a200_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55730817aaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %load/vec4 v0x55730817a200_0;
    %assign/vec4 v0x55730817a200_0, 0;
    %jmp T_116.5;
T_116.2 ;
    %load/vec4 v0x55730817a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55730817a200_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730817a200_0, 0;
T_116.7 ;
    %jmp T_116.5;
T_116.3 ;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_116.8, 4;
    %load/vec4 v0x55730817a3c0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x55730817a200_0, 0;
    %jmp T_116.9;
T_116.8 ;
    %load/vec4 v0x55730817a200_0;
    %assign/vec4 v0x55730817a200_0, 0;
T_116.9 ;
    %jmp T_116.5;
T_116.5 ;
    %pop/vec4 1;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5573081792a0;
T_117 ;
    %wait E_0x557308179a70;
    %load/vec4 v0x55730817aaf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55730817a480_0, 0, 32;
    %jmp T_117.3;
T_117.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730817a860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730817a200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730817a200_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730817a480_0, 0, 32;
    %jmp T_117.3;
T_117.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730817a780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730817a200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730817a200_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730817a480_0, 0, 32;
    %jmp T_117.3;
T_117.3 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55730817bd40;
T_118 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730817c440_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x55730817ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x55730817c540_0;
    %assign/vec4 v0x55730817c440_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %load/vec4 v0x55730817c440_0;
    %assign/vec4 v0x55730817c440_0, 0;
T_118.3 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x55730817bd40;
T_119 ;
    %wait E_0x55730817c3e0;
    %load/vec4 v0x55730817c970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.7;
T_119.0 ;
    %load/vec4 v0x55730817ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.9;
T_119.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
T_119.9 ;
    %jmp T_119.7;
T_119.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.7;
T_119.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.7;
T_119.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.7;
T_119.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.7;
T_119.5 ;
    %load/vec4 v0x55730817ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
    %jmp T_119.11;
T_119.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730817c830_0, 0, 3;
T_119.11 ;
    %jmp T_119.7;
T_119.7 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x55730817bd40;
T_120 ;
    %wait E_0x557308178ac0;
    %load/vec4 v0x55730817c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817c970_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x55730817c830_0;
    %assign/vec4 v0x55730817c970_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55730817bd40;
T_121 ;
    %wait E_0x55730817c380;
    %load/vec4 v0x55730817c970_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730817c600_0, 0;
    %jmp T_121.5;
T_121.0 ;
    %load/vec4 v0x55730817c440_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x55730817c600_0, 0;
    %jmp T_121.5;
T_121.1 ;
    %load/vec4 v0x55730817c440_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55730817c600_0, 0;
    %jmp T_121.5;
T_121.2 ;
    %load/vec4 v0x55730817c440_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55730817c600_0, 0;
    %jmp T_121.5;
T_121.3 ;
    %load/vec4 v0x55730817c440_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55730817c600_0, 0;
    %jmp T_121.5;
T_121.5 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x55730817ae30;
T_122 ;
    %wait E_0x557308178070;
    %load/vec4 v0x55730817b350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730817b3f0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x55730817b0d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_122.2, 4;
    %load/vec4 v0x55730817b1d0_0;
    %assign/vec4 v0x55730817b3f0_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v0x55730817b3f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55730817b3f0_0, 0;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x55730817ae30;
T_123 ;
    %wait E_0x557308178070;
    %load/vec4 v0x55730817b350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817b0d0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55730817b0d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730817b0d0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55730817ae30;
T_124 ;
    %wait E_0x557308178070;
    %load/vec4 v0x55730817b350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730817b2b0_0, 0, 1;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x55730817b3f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55730817b2b0_0, 0, 1;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x55730817dca0;
T_125 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x55730817e0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55730817df10_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x55730817df10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730817df10_0, 0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x557308181bd0;
T_126 ;
    %wait E_0x557308181e20;
    %load/vec4 v0x557308181f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308182230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081822d0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557308182230_0, 0;
    %load/vec4 v0x557308182230_0;
    %assign/vec4 v0x5573081822d0_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55730817e270;
T_127 ;
    %wait E_0x55730817e520;
    %load/vec4 v0x55730817eae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730817e910_0, 0, 1;
    %jmp T_127.3;
T_127.0 ;
    %load/vec4 v0x55730817e830_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_127.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_127.5, 8;
T_127.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_127.5, 8;
 ; End of false expr.
    %blend;
T_127.5;
    %store/vec4 v0x55730817e910_0, 0, 1;
    %jmp T_127.3;
T_127.1 ;
    %load/vec4 v0x55730817e580_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_127.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.7, 8;
T_127.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_127.7, 8;
 ; End of false expr.
    %blend;
T_127.7;
    %store/vec4 v0x55730817e910_0, 0, 1;
    %jmp T_127.3;
T_127.3 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x55730817e270;
T_128 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x55730817ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730817eae0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x55730817e910_0;
    %assign/vec4 v0x55730817eae0_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x55730817e270;
T_129 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x55730817ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730817e830_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x55730817e830_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55730817e680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730817e830_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55730817e270;
T_130 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x55730817ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730817e580_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x55730817e910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_130.2, 4;
    %load/vec4 v0x55730817e580_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730817e580_0, 0;
    %jmp T_130.3;
T_130.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730817e580_0, 0;
T_130.3 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x55730817e270;
T_131 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x55730817ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730817e790_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55730817e580_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55730817e580_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730817e580_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730817e580_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_131.2, 4;
    %load/vec4 v0x55730817e830_0;
    %assign/vec4 v0x55730817e790_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x55730817e790_0;
    %assign/vec4 v0x55730817e790_0, 0;
T_131.3 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x55730817ecc0;
T_132 ;
    %wait E_0x55730817ef70;
    %load/vec4 v0x55730817f5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %jmp T_132.2;
T_132.0 ;
    %load/vec4 v0x55730817f0d0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_132.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730817f460_0, 0, 1;
    %jmp T_132.4;
T_132.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730817f460_0, 0, 1;
T_132.4 ;
    %jmp T_132.2;
T_132.1 ;
    %load/vec4 v0x55730817efd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_132.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730817f460_0, 0, 1;
    %jmp T_132.6;
T_132.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730817f460_0, 0, 1;
T_132.6 ;
    %jmp T_132.2;
T_132.2 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x55730817ecc0;
T_133 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x55730817f500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730817f5d0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x55730817f460_0;
    %assign/vec4 v0x55730817f5d0_0, 0;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55730817ecc0;
T_134 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x55730817f500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730817f290_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x55730817f460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_134.2, 4;
    %load/vec4 v0x55730817f290_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55730817f0d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730817f290_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %load/vec4 v0x55730817f290_0;
    %assign/vec4 v0x55730817f290_0, 0;
T_134.3 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x55730817ecc0;
T_135 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x55730817f500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730817f1c0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x55730817f290_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730817f290_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x55730817f290_0;
    %assign/vec4 v0x55730817f1c0_0, 0;
    %jmp T_135.3;
T_135.2 ;
    %load/vec4 v0x55730817f1c0_0;
    %assign/vec4 v0x55730817f1c0_0, 0;
T_135.3 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55730817ecc0;
T_136 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x55730817f500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817efd0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x55730817efd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_136.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817efd0_0, 0;
    %jmp T_136.3;
T_136.2 ;
    %load/vec4 v0x55730817f460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_136.4, 4;
    %load/vec4 v0x55730817efd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730817efd0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730817efd0_0, 0;
T_136.5 ;
T_136.3 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x55730817f720;
T_137 ;
    %wait E_0x55730817ff80;
    %load/vec4 v0x557308181080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_137.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_137.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_137.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_137.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_137.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_137.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.7;
T_137.0 ;
    %load/vec4 v0x557308180a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.9;
T_137.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
T_137.9 ;
    %jmp T_137.7;
T_137.1 ;
    %load/vec4 v0x557308180840_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_137.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.11;
T_137.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
T_137.11 ;
    %jmp T_137.7;
T_137.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.7;
T_137.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.7;
T_137.4 ;
    %load/vec4 v0x557308180760_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308180840_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557308180840_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x557308180680_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x557308180760_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308180c00_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_137.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.13;
T_137.12 ;
    %load/vec4 v0x557308180760_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_137.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.15;
T_137.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
T_137.15 ;
T_137.13 ;
    %jmp T_137.7;
T_137.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308180b20_0, 0, 3;
    %jmp T_137.7;
T_137.7 ;
    %pop/vec4 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x55730817f720;
T_138 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308180dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308181080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308180760_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x557308181080_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_138.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308180760_0, 0;
    %load/vec4 v0x557308180b20_0;
    %assign/vec4 v0x557308181080_0, 0;
    %jmp T_138.3;
T_138.2 ;
    %load/vec4 v0x557308181080_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_138.4, 4;
    %load/vec4 v0x557308180760_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_138.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308180760_0, 0;
    %jmp T_138.7;
T_138.6 ;
    %load/vec4 v0x557308180760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308180760_0, 0;
    %load/vec4 v0x557308180b20_0;
    %assign/vec4 v0x557308181080_0, 0;
T_138.7 ;
    %jmp T_138.5;
T_138.4 ;
    %load/vec4 v0x557308180b20_0;
    %assign/vec4 v0x557308181080_0, 0;
T_138.5 ;
T_138.3 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x55730817f720;
T_139 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308180dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308180ce0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x557308181080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x557308180b20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_139.2, 4;
    %load/vec4 v0x557308180840_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x557308180ce0_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x557308180ce0_0;
    %assign/vec4 v0x557308180ce0_0, 0;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x55730817f720;
T_140 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308180dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308180c00_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x557308180b20_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308180c00_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x557308180c00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557308180c00_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x557308180c00_0;
    %assign/vec4 v0x557308180c00_0, 0;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x55730817f720;
T_141 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308180dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308180680_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x557308181080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_141.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_141.3, 6;
    %load/vec4 v0x557308180680_0;
    %assign/vec4 v0x557308180680_0, 0;
    %jmp T_141.5;
T_141.2 ;
    %load/vec4 v0x557308180a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557308180680_0, 0;
    %jmp T_141.7;
T_141.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308180680_0, 0;
T_141.7 ;
    %jmp T_141.5;
T_141.3 ;
    %load/vec4 v0x557308180840_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_141.8, 4;
    %load/vec4 v0x557308180840_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x557308180680_0, 0;
    %jmp T_141.9;
T_141.8 ;
    %load/vec4 v0x557308180680_0;
    %assign/vec4 v0x557308180680_0, 0;
T_141.9 ;
    %jmp T_141.5;
T_141.5 ;
    %pop/vec4 1;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x55730817f720;
T_142 ;
    %wait E_0x55730817fef0;
    %load/vec4 v0x557308181080_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557308180900_0, 0, 32;
    %jmp T_142.3;
T_142.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308180ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308180680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308180680_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308180900_0, 0, 32;
    %jmp T_142.3;
T_142.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308180c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308180680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308180680_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x557308180900_0, 0, 32;
    %jmp T_142.3;
T_142.3 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x5573081824e0;
T_143 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308183070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308182be0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x5573081831f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0x557308182ce0_0;
    %assign/vec4 v0x557308182be0_0, 0;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v0x557308182be0_0;
    %assign/vec4 v0x557308182be0_0, 0;
T_143.3 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x5573081824e0;
T_144 ;
    %wait E_0x557308182b80;
    %load/vec4 v0x557308183110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_144.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_144.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.7;
T_144.0 ;
    %load/vec4 v0x5573081831f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.9;
T_144.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
T_144.9 ;
    %jmp T_144.7;
T_144.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.7;
T_144.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.7;
T_144.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.7;
T_144.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.7;
T_144.5 ;
    %load/vec4 v0x5573081831f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
    %jmp T_144.11;
T_144.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308182fd0_0, 0, 3;
T_144.11 ;
    %jmp T_144.7;
T_144.7 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x5573081824e0;
T_145 ;
    %wait E_0x55730817ef10;
    %load/vec4 v0x557308183070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308183110_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x557308182fd0_0;
    %assign/vec4 v0x557308183110_0, 0;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x5573081824e0;
T_146 ;
    %wait E_0x557308182b20;
    %load/vec4 v0x557308183110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308182da0_0, 0;
    %jmp T_146.5;
T_146.0 ;
    %load/vec4 v0x557308182be0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x557308182da0_0, 0;
    %jmp T_146.5;
T_146.1 ;
    %load/vec4 v0x557308182be0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x557308182da0_0, 0;
    %jmp T_146.5;
T_146.2 ;
    %load/vec4 v0x557308182be0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557308182da0_0, 0;
    %jmp T_146.5;
T_146.3 ;
    %load/vec4 v0x557308182be0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557308182da0_0, 0;
    %jmp T_146.5;
T_146.5 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x5573081813c0;
T_147 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x5573081818e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308181980_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x557308181660_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_147.2, 4;
    %load/vec4 v0x557308181760_0;
    %assign/vec4 v0x557308181980_0, 0;
    %jmp T_147.3;
T_147.2 ;
    %load/vec4 v0x557308181980_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557308181980_0, 0;
T_147.3 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5573081813c0;
T_148 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x5573081818e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308181660_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x557308181660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308181660_0, 0;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x5573081813c0;
T_149 ;
    %wait E_0x55730817e4c0;
    %load/vec4 v0x5573081818e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308181840_0, 0, 1;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x557308181980_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x557308181840_0, 0, 1;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x557308184440;
T_150 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x557308184870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5573081846b0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x5573081846b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5573081846b0_0, 0;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x557308188260;
T_151 ;
    %wait E_0x5573081884b0;
    %load/vec4 v0x5573081885f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573081886b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308188750_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573081886b0_0, 0;
    %load/vec4 v0x5573081886b0_0;
    %assign/vec4 v0x557308188750_0, 0;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x557308184a10;
T_152 ;
    %wait E_0x557308184cc0;
    %load/vec4 v0x557308185280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573081850b0_0, 0, 1;
    %jmp T_152.3;
T_152.0 ;
    %load/vec4 v0x557308184fd0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_152.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_152.5, 8;
T_152.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_152.5, 8;
 ; End of false expr.
    %blend;
T_152.5;
    %store/vec4 v0x5573081850b0_0, 0, 1;
    %jmp T_152.3;
T_152.1 ;
    %load/vec4 v0x557308184d20_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_152.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.7, 8;
T_152.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_152.7, 8;
 ; End of false expr.
    %blend;
T_152.7;
    %store/vec4 v0x5573081850b0_0, 0, 1;
    %jmp T_152.3;
T_152.3 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x557308184a10;
T_153 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x5573081851c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308185280_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x5573081850b0_0;
    %assign/vec4 v0x557308185280_0, 0;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x557308184a10;
T_154 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x5573081851c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308184fd0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x557308184fd0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x557308184e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308184fd0_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x557308184a10;
T_155 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x5573081851c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308184d20_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x5573081850b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_155.2, 4;
    %load/vec4 v0x557308184d20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308184d20_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308184d20_0, 0;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x557308184a10;
T_156 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x5573081851c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308184f30_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x557308184d20_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x557308184d20_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308184d20_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557308184d20_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_156.2, 4;
    %load/vec4 v0x557308184fd0_0;
    %assign/vec4 v0x557308184f30_0, 0;
    %jmp T_156.3;
T_156.2 ;
    %load/vec4 v0x557308184f30_0;
    %assign/vec4 v0x557308184f30_0, 0;
T_156.3 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x557308185460;
T_157 ;
    %wait E_0x557308185710;
    %load/vec4 v0x557308185d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_157.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_157.1, 6;
    %jmp T_157.2;
T_157.0 ;
    %load/vec4 v0x557308185870_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_157.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308185c00_0, 0, 1;
    %jmp T_157.4;
T_157.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308185c00_0, 0, 1;
T_157.4 ;
    %jmp T_157.2;
T_157.1 ;
    %load/vec4 v0x557308185770_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_157.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308185c00_0, 0, 1;
    %jmp T_157.6;
T_157.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308185c00_0, 0, 1;
T_157.6 ;
    %jmp T_157.2;
T_157.2 ;
    %pop/vec4 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x557308185460;
T_158 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308185ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557308185d70_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x557308185c00_0;
    %assign/vec4 v0x557308185d70_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x557308185460;
T_159 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308185ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308185a30_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x557308185c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_159.2, 4;
    %load/vec4 v0x557308185a30_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x557308185870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557308185a30_0, 0;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x557308185a30_0;
    %assign/vec4 v0x557308185a30_0, 0;
T_159.3 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x557308185460;
T_160 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308185ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308185960_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x557308185a30_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557308185a30_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %load/vec4 v0x557308185a30_0;
    %assign/vec4 v0x557308185960_0, 0;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0x557308185960_0;
    %assign/vec4 v0x557308185960_0, 0;
T_160.3 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x557308185460;
T_161 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308185ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308185770_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x557308185770_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_161.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308185770_0, 0;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0x557308185c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_161.4, 4;
    %load/vec4 v0x557308185770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308185770_0, 0;
    %jmp T_161.5;
T_161.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308185770_0, 0;
T_161.5 ;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x557308185ec0;
T_162 ;
    %wait E_0x557308186720;
    %load/vec4 v0x557308187710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_162.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_162.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_162.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_162.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_162.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_162.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.7;
T_162.0 ;
    %load/vec4 v0x557308187200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.9;
T_162.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
T_162.9 ;
    %jmp T_162.7;
T_162.1 ;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_162.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.11;
T_162.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
T_162.11 ;
    %jmp T_162.7;
T_162.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.7;
T_162.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.7;
T_162.4 ;
    %load/vec4 v0x557308186f00_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x557308186e20_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x557308186f00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5573081873a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_162.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.13;
T_162.12 ;
    %load/vec4 v0x557308186f00_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_162.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.15;
T_162.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
T_162.15 ;
T_162.13 ;
    %jmp T_162.7;
T_162.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5573081872c0_0, 0, 3;
    %jmp T_162.7;
T_162.7 ;
    %pop/vec4 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x557308185ec0;
T_163 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308187560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308187710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308186f00_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x557308187710_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_163.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308186f00_0, 0;
    %load/vec4 v0x5573081872c0_0;
    %assign/vec4 v0x557308187710_0, 0;
    %jmp T_163.3;
T_163.2 ;
    %load/vec4 v0x557308187710_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_163.4, 4;
    %load/vec4 v0x557308186f00_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_163.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557308186f00_0, 0;
    %jmp T_163.7;
T_163.6 ;
    %load/vec4 v0x557308186f00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557308186f00_0, 0;
    %load/vec4 v0x5573081872c0_0;
    %assign/vec4 v0x557308187710_0, 0;
T_163.7 ;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x5573081872c0_0;
    %assign/vec4 v0x557308187710_0, 0;
T_163.5 ;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x557308185ec0;
T_164 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308187560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308187480_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x557308187710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5573081872c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_164.2, 4;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x557308187480_0, 0;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v0x557308187480_0;
    %assign/vec4 v0x557308187480_0, 0;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x557308185ec0;
T_165 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308187560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573081873a0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x5573081872c0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5573081873a0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x5573081873a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5573081873a0_0, 0;
    %jmp T_165.3;
T_165.2 ;
    %load/vec4 v0x5573081873a0_0;
    %assign/vec4 v0x5573081873a0_0, 0;
T_165.3 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x557308185ec0;
T_166 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x557308187560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308186e20_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x557308187710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_166.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_166.3, 6;
    %load/vec4 v0x557308186e20_0;
    %assign/vec4 v0x557308186e20_0, 0;
    %jmp T_166.5;
T_166.2 ;
    %load/vec4 v0x557308187200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557308186e20_0, 0;
    %jmp T_166.7;
T_166.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557308186e20_0, 0;
T_166.7 ;
    %jmp T_166.5;
T_166.3 ;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_166.8, 4;
    %load/vec4 v0x557308186fe0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x557308186e20_0, 0;
    %jmp T_166.9;
T_166.8 ;
    %load/vec4 v0x557308186e20_0;
    %assign/vec4 v0x557308186e20_0, 0;
T_166.9 ;
    %jmp T_166.5;
T_166.5 ;
    %pop/vec4 1;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x557308185ec0;
T_167 ;
    %wait E_0x557308186690;
    %load/vec4 v0x557308187710_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_167.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_167.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5573081870a0_0, 0, 32;
    %jmp T_167.3;
T_167.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x557308187480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308186e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308186e20_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x5573081870a0_0, 0, 32;
    %jmp T_167.3;
T_167.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x5573081873a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308186e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557308186e20_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x5573081870a0_0, 0, 32;
    %jmp T_167.3;
T_167.3 ;
    %pop/vec4 1;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x557308188960;
T_168 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x5573081894f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557308189060_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x557308189670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x557308189160_0;
    %assign/vec4 v0x557308189060_0, 0;
    %jmp T_168.3;
T_168.2 ;
    %load/vec4 v0x557308189060_0;
    %assign/vec4 v0x557308189060_0, 0;
T_168.3 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x557308188960;
T_169 ;
    %wait E_0x557308189000;
    %load/vec4 v0x557308189590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_169.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_169.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_169.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_169.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_169.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_169.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.7;
T_169.0 ;
    %load/vec4 v0x557308189670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.9;
T_169.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
T_169.9 ;
    %jmp T_169.7;
T_169.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.7;
T_169.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.7;
T_169.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.7;
T_169.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.7;
T_169.5 ;
    %load/vec4 v0x557308189670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
    %jmp T_169.11;
T_169.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557308189450_0, 0, 3;
T_169.11 ;
    %jmp T_169.7;
T_169.7 ;
    %pop/vec4 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x557308188960;
T_170 ;
    %wait E_0x5573081856b0;
    %load/vec4 v0x5573081894f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308189590_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x557308189450_0;
    %assign/vec4 v0x557308189590_0, 0;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x557308188960;
T_171 ;
    %wait E_0x557308188fa0;
    %load/vec4 v0x557308189590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_171.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_171.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_171.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_171.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308189220_0, 0;
    %jmp T_171.5;
T_171.0 ;
    %load/vec4 v0x557308189060_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x557308189220_0, 0;
    %jmp T_171.5;
T_171.1 ;
    %load/vec4 v0x557308189060_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x557308189220_0, 0;
    %jmp T_171.5;
T_171.2 ;
    %load/vec4 v0x557308189060_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557308189220_0, 0;
    %jmp T_171.5;
T_171.3 ;
    %load/vec4 v0x557308189060_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557308189220_0, 0;
    %jmp T_171.5;
T_171.5 ;
    %pop/vec4 1;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x557308187a50;
T_172 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x557308187f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557308188010_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x557308187cf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_172.2, 4;
    %load/vec4 v0x557308187df0_0;
    %assign/vec4 v0x557308188010_0, 0;
    %jmp T_172.3;
T_172.2 ;
    %load/vec4 v0x557308188010_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557308188010_0, 0;
T_172.3 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x557308187a50;
T_173 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x557308187f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557308187cf0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x557308187cf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557308187cf0_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x557308187a50;
T_174 ;
    %wait E_0x557308184c60;
    %load/vec4 v0x557308187f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308187ed0_0, 0, 1;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x557308188010_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x557308187ed0_0, 0, 1;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x55730818a8c0;
T_175 ;
    %wait E_0x557307ff9470;
    %load/vec4 v0x55730818acf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55730818ab30_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x55730818ab30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730818ab30_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x55730818e7f0;
T_176 ;
    %wait E_0x55730818ea40;
    %load/vec4 v0x55730818eb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730818ec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730818ece0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55730818ec40_0, 0;
    %load/vec4 v0x55730818ec40_0;
    %assign/vec4 v0x55730818ece0_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x55730818ae90;
T_177 ;
    %wait E_0x55730818b140;
    %load/vec4 v0x55730818b700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_177.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_177.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730818b530_0, 0, 1;
    %jmp T_177.3;
T_177.0 ;
    %load/vec4 v0x55730818b450_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_177.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_177.5, 8;
T_177.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_177.5, 8;
 ; End of false expr.
    %blend;
T_177.5;
    %store/vec4 v0x55730818b530_0, 0, 1;
    %jmp T_177.3;
T_177.1 ;
    %load/vec4 v0x55730818b1a0_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_177.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.7, 8;
T_177.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_177.7, 8;
 ; End of false expr.
    %blend;
T_177.7;
    %store/vec4 v0x55730818b530_0, 0, 1;
    %jmp T_177.3;
T_177.3 ;
    %pop/vec4 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x55730818ae90;
T_178 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730818b700_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x55730818b530_0;
    %assign/vec4 v0x55730818b700_0, 0;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x55730818ae90;
T_179 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730818b450_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x55730818b450_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55730818b2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730818b450_0, 0;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x55730818ae90;
T_180 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730818b1a0_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x55730818b530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_180.2, 4;
    %load/vec4 v0x55730818b1a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730818b1a0_0, 0;
    %jmp T_180.3;
T_180.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730818b1a0_0, 0;
T_180.3 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x55730818ae90;
T_181 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730818b3b0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x55730818b1a0_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55730818b1a0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730818b1a0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55730818b1a0_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_181.2, 4;
    %load/vec4 v0x55730818b450_0;
    %assign/vec4 v0x55730818b3b0_0, 0;
    %jmp T_181.3;
T_181.2 ;
    %load/vec4 v0x55730818b3b0_0;
    %assign/vec4 v0x55730818b3b0_0, 0;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x55730818b8e0;
T_182 ;
    %wait E_0x55730818bb90;
    %load/vec4 v0x55730818c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_182.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_182.1, 6;
    %jmp T_182.2;
T_182.0 ;
    %load/vec4 v0x55730818bcf0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_182.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730818c080_0, 0, 1;
    %jmp T_182.4;
T_182.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730818c080_0, 0, 1;
T_182.4 ;
    %jmp T_182.2;
T_182.1 ;
    %load/vec4 v0x55730818bbf0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_182.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730818c080_0, 0, 1;
    %jmp T_182.6;
T_182.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55730818c080_0, 0, 1;
T_182.6 ;
    %jmp T_182.2;
T_182.2 ;
    %pop/vec4 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x55730818b8e0;
T_183 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55730818c1f0_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x55730818c080_0;
    %assign/vec4 v0x55730818c1f0_0, 0;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x55730818b8e0;
T_184 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730818beb0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x55730818c080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_184.2, 4;
    %load/vec4 v0x55730818beb0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55730818bcf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55730818beb0_0, 0;
    %jmp T_184.3;
T_184.2 ;
    %load/vec4 v0x55730818beb0_0;
    %assign/vec4 v0x55730818beb0_0, 0;
T_184.3 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x55730818b8e0;
T_185 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730818bde0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x55730818beb0_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730818beb0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x55730818beb0_0;
    %assign/vec4 v0x55730818bde0_0, 0;
    %jmp T_185.3;
T_185.2 ;
    %load/vec4 v0x55730818bde0_0;
    %assign/vec4 v0x55730818bde0_0, 0;
T_185.3 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x55730818b8e0;
T_186 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818bbf0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x55730818bbf0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_186.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818bbf0_0, 0;
    %jmp T_186.3;
T_186.2 ;
    %load/vec4 v0x55730818c080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_186.4, 4;
    %load/vec4 v0x55730818bbf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730818bbf0_0, 0;
    %jmp T_186.5;
T_186.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818bbf0_0, 0;
T_186.5 ;
T_186.3 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x55730818c340;
T_187 ;
    %wait E_0x55730818cba0;
    %load/vec4 v0x55730818dca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_187.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_187.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_187.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_187.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_187.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_187.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.7;
T_187.0 ;
    %load/vec4 v0x55730818d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.9;
T_187.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
T_187.9 ;
    %jmp T_187.7;
T_187.1 ;
    %load/vec4 v0x55730818d460_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_187.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.11;
T_187.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
T_187.11 ;
    %jmp T_187.7;
T_187.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.7;
T_187.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.7;
T_187.4 ;
    %load/vec4 v0x55730818d380_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730818d460_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55730818d460_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x55730818d2a0_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x55730818d380_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55730818d820_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_187.12, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.13;
T_187.12 ;
    %load/vec4 v0x55730818d380_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_187.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.15;
T_187.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
T_187.15 ;
T_187.13 ;
    %jmp T_187.7;
T_187.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730818d740_0, 0, 3;
    %jmp T_187.7;
T_187.7 ;
    %pop/vec4 1;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_0x55730818c340;
T_188 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818d9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818dca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730818d380_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x55730818dca0_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_188.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730818d380_0, 0;
    %load/vec4 v0x55730818d740_0;
    %assign/vec4 v0x55730818dca0_0, 0;
    %jmp T_188.3;
T_188.2 ;
    %load/vec4 v0x55730818dca0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_188.4, 4;
    %load/vec4 v0x55730818d380_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_188.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55730818d380_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x55730818d380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55730818d380_0, 0;
    %load/vec4 v0x55730818d740_0;
    %assign/vec4 v0x55730818dca0_0, 0;
T_188.7 ;
    %jmp T_188.5;
T_188.4 ;
    %load/vec4 v0x55730818d740_0;
    %assign/vec4 v0x55730818dca0_0, 0;
T_188.5 ;
T_188.3 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x55730818c340;
T_189 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818d9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730818d900_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x55730818dca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55730818d740_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_189.2, 4;
    %load/vec4 v0x55730818d460_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v0x55730818d900_0, 0;
    %jmp T_189.3;
T_189.2 ;
    %load/vec4 v0x55730818d900_0;
    %assign/vec4 v0x55730818d900_0, 0;
T_189.3 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x55730818c340;
T_190 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818d9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730818d820_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x55730818d740_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55730818d820_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x55730818d820_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55730818d820_0, 0;
    %jmp T_190.3;
T_190.2 ;
    %load/vec4 v0x55730818d820_0;
    %assign/vec4 v0x55730818d820_0, 0;
T_190.3 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x55730818c340;
T_191 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818d9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730818d2a0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x55730818dca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_191.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_191.3, 6;
    %load/vec4 v0x55730818d2a0_0;
    %assign/vec4 v0x55730818d2a0_0, 0;
    %jmp T_191.5;
T_191.2 ;
    %load/vec4 v0x55730818d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55730818d2a0_0, 0;
    %jmp T_191.7;
T_191.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55730818d2a0_0, 0;
T_191.7 ;
    %jmp T_191.5;
T_191.3 ;
    %load/vec4 v0x55730818d460_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_191.8, 4;
    %load/vec4 v0x55730818d460_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x55730818d2a0_0, 0;
    %jmp T_191.9;
T_191.8 ;
    %load/vec4 v0x55730818d2a0_0;
    %assign/vec4 v0x55730818d2a0_0, 0;
T_191.9 ;
    %jmp T_191.5;
T_191.5 ;
    %pop/vec4 1;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x55730818c340;
T_192 ;
    %wait E_0x55730818cb10;
    %load/vec4 v0x55730818dca0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_192.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_192.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55730818d520_0, 0, 32;
    %jmp T_192.3;
T_192.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730818d900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730818d2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730818d2a0_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730818d520_0, 0, 32;
    %jmp T_192.3;
T_192.1 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x55730818d820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730818d2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55730818d2a0_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x55730818d520_0, 0, 32;
    %jmp T_192.3;
T_192.3 ;
    %pop/vec4 1;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x55730818eef0;
T_193 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818fa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55730818f5f0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x55730818fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x55730818f6f0_0;
    %assign/vec4 v0x55730818f5f0_0, 0;
    %jmp T_193.3;
T_193.2 ;
    %load/vec4 v0x55730818f5f0_0;
    %assign/vec4 v0x55730818f5f0_0, 0;
T_193.3 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x55730818eef0;
T_194 ;
    %wait E_0x55730818f590;
    %load/vec4 v0x55730818fb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_194.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_194.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_194.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_194.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_194.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_194.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.7;
T_194.0 ;
    %load/vec4 v0x55730818fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.9;
T_194.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
T_194.9 ;
    %jmp T_194.7;
T_194.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.7;
T_194.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.7;
T_194.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.7;
T_194.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.7;
T_194.5 ;
    %load/vec4 v0x55730818fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
    %jmp T_194.11;
T_194.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55730818f9e0_0, 0, 3;
T_194.11 ;
    %jmp T_194.7;
T_194.7 ;
    %pop/vec4 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x55730818eef0;
T_195 ;
    %wait E_0x55730818bb30;
    %load/vec4 v0x55730818fa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818fb20_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x55730818f9e0_0;
    %assign/vec4 v0x55730818fb20_0, 0;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x55730818eef0;
T_196 ;
    %wait E_0x55730818f530;
    %load/vec4 v0x55730818fb20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_196.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_196.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_196.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_196.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730818f7b0_0, 0;
    %jmp T_196.5;
T_196.0 ;
    %load/vec4 v0x55730818f5f0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x55730818f7b0_0, 0;
    %jmp T_196.5;
T_196.1 ;
    %load/vec4 v0x55730818f5f0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55730818f7b0_0, 0;
    %jmp T_196.5;
T_196.2 ;
    %load/vec4 v0x55730818f5f0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55730818f7b0_0, 0;
    %jmp T_196.5;
T_196.3 ;
    %load/vec4 v0x55730818f5f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55730818f7b0_0, 0;
    %jmp T_196.5;
T_196.5 ;
    %pop/vec4 1;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x55730818dfe0;
T_197 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55730818e5a0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x55730818e280_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x55730818e380_0;
    %assign/vec4 v0x55730818e5a0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x55730818e5a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55730818e5a0_0, 0;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x55730818dfe0;
T_198 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55730818e280_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x55730818e280_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55730818e280_0, 0;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x55730818dfe0;
T_199 ;
    %wait E_0x55730818b0e0;
    %load/vec4 v0x55730818e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55730818e460_0, 0, 1;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x55730818e5a0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55730818e460_0, 0, 1;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x55730813fee0;
T_200 ;
    %vpi_call 2 14 "$dumpfile", "wave_eight_chip_top.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55730813fee0 {0 0 0};
    %end;
    .thread T_200;
    .scope S_0x55730813fee0;
T_201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573081961c0_0, 0, 1;
T_201.0 ;
    %delay 5, 0;
    %load/vec4 v0x5573081961c0_0;
    %inv;
    %store/vec4 v0x5573081961c0_0, 0, 1;
    %jmp T_201.0;
    %end;
    .thread T_201;
    .scope S_0x55730813fee0;
T_202 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308195c20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308195c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557308194b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557308194bc0_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_202;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "eight_chip_top_tb.v";
    "eight_chip_top.v";
    "../..//top.v";
    "../../self_test/clk_eight_div.v";
    "../../self_test/deserializer.v";
    "../../self_test/eight_to_thirty_two.v";
    "../../self_test/self_test.v";
    "../../self_test/serializer.v";
    "../../self_test/sync_async_reset.v";
    "../../self_test/thirty_two_to_eight.v";
