{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@216:242@HdlStmIf", "  assign up_wack = 1'b0;\n\nend\nendgenerate\n\ngenerate if (MM_IF_TYPE == UP_FIFO) begin\n\n  // assign clock and reset\n\n  assign clk = up_clk;\n  assign rstn = up_rstn;\n\n  assign up_wreq_s = up_wreq;\n  assign up_waddr_s = up_waddr;\n  assign up_wdata_s = up_wdata;\n  assign up_wack = up_wack_ff;\n  assign up_rreq_s = up_rreq;\n  assign up_raddr_s = up_raddr;\n  assign up_rdata = up_rdata_ff;\n  assign up_rack = up_rack_ff;\n\nend\nendgenerate\n\n\n\n// IRQ handling\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[221, "generate if (MM_IF_TYPE == UP_FIFO) begin\n"], [225, "  assign clk = up_clk;\n"], [226, "  assign rstn = up_rstn;\n"], [228, "  assign up_wreq_s = up_wreq;\n"], [229, "  assign up_waddr_s = up_waddr;\n"], [230, "  assign up_wdata_s = up_wdata;\n"], [231, "  assign up_wack = up_wack_ff;\n"], [232, "  assign up_rreq_s = up_rreq;\n"], [233, "  assign up_raddr_s = up_raddr;\n"], [234, "  assign up_rdata = up_rdata_ff;\n"], [235, "  assign up_rack = up_rack_ff;\n"], [237, "end\n"]], "Add": []}}