$date
	Mon Jun 03 15:43:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! out $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ reset $end
$scope module UUT $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
0$
#20
1!
1#
1"
#30
0#
#40
1#
0"
#50
