/*
 * Driver for the amlogic vpu controller
 *
 *
 */
#include <config.h>
#include <asm/arch/io.h> 
#include <asm/arch/clock.h>

#define VPU_VERION	"v03"

extern void udelay(unsigned long usec);
extern int printf(const char *fmt, ...);
#ifdef CONFIG_OF_LIBFDT
extern int fdt_path_offset(const void *fdt, const char *path);
extern const char *fdt_strerror(int errval);
extern const void *fdt_getprop(const void *fdt, int nodeoffset, const char *name, int *lenp);
#endif
extern int fdt_check_header(const void *fdt);

typedef enum {
	VPU_CHIP_M8 = 0,
	VPU_CHIP_M8M2,
	VPU_CHIP_MAX,
} VPU_Chip_t;

static const char* vpu_chip_name[] = {
	"m8",
	"m8m2",
	"invalid",
};

typedef struct {
	VPU_Chip_t   chip_type;
	unsigned int clk_level_dft;
	unsigned int clk_level_max;
	unsigned int clk_level;
}VPU_Conf_t;

static char * dt_addr;
static int dts_ready = 0;

#define CLK_LEVEL_DFT		7
#define CLK_LEVEL_MAX		8	//limit max clk to 425M
static unsigned int vpu_clk_setting[][10][3] = {
    {   //frequency    clk_mux   div //M8
        {106250000,    1,        7}, //0
        {127500000,    2,        3}, //1
        {159375000,    0,        3}, //2
        {212500000,    1,        3}, //3
        {255000000,    2,        1}, //4
        {283333000,    1,        2}, //5
        {318750000,    0,        1}, //6
        {364300000,    3,        0}, //7
        {425000000,    1,        1}, //8
        {510000000,    2,        0}, //9
    },
    {   //frequency    clk_mux   div //M8M2
        {106250000,    1,        7}, //0
        {127500000,    2,        3}, //1
        {159375000,    0,        3}, //2
        {212500000,    1,        3}, //3
        {255000000,    2,        1}, //4
        {283333000,    1,        2}, //5
        {318750000,    0,        1}, //6
        {364000000,    3,        0}, //7 //use gp_pll
        {425000000,    1,        1}, //8
        {510000000,    2,        0}, //9
    },
};

static VPU_Conf_t vpu_config = {
	.chip_type = VPU_CHIP_MAX,
	.clk_level_dft = CLK_LEVEL_DFT,
	.clk_level_max = CLK_LEVEL_MAX,
	.clk_level = CLK_LEVEL_DFT,
};

static unsigned int get_vpu_clk_level(unsigned int video_clk)
{
	unsigned int video_bw;
	unsigned clk_level;
	int i;
	
	video_bw = video_clk + 2000000;

	for (i=0; i<vpu_config.clk_level_max; i++) {
		if (video_bw <= vpu_clk_setting[vpu_config.chip_type][i][0])
			break;
	}
	clk_level = i;

	return clk_level;
}

static unsigned int get_vpu_clk(void)
{
	unsigned int clk_freq;
	unsigned int clk_source, clk_div;
	
	switch ((readl(P_HHI_VPU_CLK_CNTL) >> 9) & 0x7) {
		case 0:
			clk_source = 637500000;
			break;
		case 1:
			clk_source = 850000000;
			break;
		case 2:
			clk_source = 510000000;
			break;
		case 3:
			if (vpu_config.chip_type == VPU_CHIP_M8M2)
				clk_source = 364000000;
			else
				clk_source = 364300000;
			break;
		default:
			clk_source = 0;
			break;
	}
	
	clk_div = ((readl(P_HHI_VPU_CLK_CNTL) >> 0) & 0x7f) + 1;
	clk_freq = clk_source / clk_div;
	
	return clk_freq;
}

static int switch_gp_pll(int flag)
{
	int cnt = 100;
	int ret = 0;
	
	if (flag) { //enable gp_pll
		//M=182, N=3, OD=2. gp_pll=24*M/N/2^OD=364M
		writel(0x206b6, P_HHI_GP_PLL_CNTL); //set gp_pll frequency fixed to 364M
		setbits_le32(P_HHI_GP_PLL_CNTL, (1 << 30)); //enable
		do{
			udelay(10);
			setbits_le32(P_HHI_GP_PLL_CNTL, (1 << 29)); //reset
			udelay(50);
			clrbits_le32(P_HHI_GP_PLL_CNTL, (1 << 29)); //release reset
			udelay(50);
		}while(((readl(P_HHI_GP_PLL_CNTL)&(1<<31)) == 0) && (cnt > 0));
		if (cnt == 0) {
			ret = 1;
			clrbits_le32(P_HHI_GP_PLL_CNTL, (1 << 30));
			printf("[error]: GP_PLL lock failed, can't use the clk source!\n");
		}
	}
	else { //disable gp_pll
		clrbits_le32(P_HHI_GP_PLL_CNTL, (1 << 30));
	}
	
	return ret;
}

static int set_vpu_clk(unsigned int vclk)
{
	int ret = 0;
	unsigned clk_level;
	
	if (vclk >= 100) {	//regard as vpu_clk
		clk_level = get_vpu_clk_level(vclk);
	}
	else {	//regard as clk_level
		clk_level = vclk;
	}

	if (clk_level >= vpu_config.clk_level_max) {
		ret = 1;
		clk_level = vpu_config.clk_level_dft;
		printf("vpu clk out of supported range, set to default\n");
	}
	
	vpu_config.clk_level = clk_level;
	switch (vpu_config.chip_type) {
		case VPU_CHIP_M8M2:
			if (clk_level == 7) {
				ret = switch_gp_pll(1);
				if (ret)
					clk_level = 6;
			}
			else
				ret = switch_gp_pll(0);
			break;
		default:
			break;
	}
	
	writel(((vpu_clk_setting[vpu_config.chip_type][clk_level][1] << 9) | (vpu_clk_setting[vpu_config.chip_type][clk_level][2] << 0) | (1<<8)), P_HHI_VPU_CLK_CNTL);
	
	printf("set vpu clk: %uHz, readback: %uHz(0x%x)\n", vpu_clk_setting[vpu_config.chip_type][clk_level][0], get_vpu_clk(), (readl(P_HHI_VPU_CLK_CNTL)));

	return ret;
}

static void vpu_driver_init(void)
{
	set_vpu_clk(vpu_config.clk_level);

	if (vpu_config.chip_type == VPU_CHIP_M8) {
		writel(0x00000000, P_HHI_VPU_MEM_PD_REG0);
		writel(0x00000000, P_HHI_VPU_MEM_PD_REG1);
		
		writel(0x00000000, P_VPU_MEM_PD_REG0);
		writel(0x00000000, P_VPU_MEM_PD_REG1);
	}
	else {
		clrbits_le32(P_AO_RTI_GEN_PWR_SLEEP0, (0x1<<8)); // [8] power on
		writel(0x00000000, P_HHI_VPU_MEM_PD_REG0);
		writel(0x00000000, P_HHI_VPU_MEM_PD_REG1);
		clrbits_le32(P_HHI_MEM_PD_REG0, (0xff << 8)); // MEM-PD
		udelay(2);

		//Reset VIU + VENC
		//Reset VENCI + VENCP + VADC + VENCL
		//Reset HDMI-APB + HDMI-SYS + HDMI-TX + HDMI-CEC
		clrbits_le32(P_RESET0_MASK, ((0x1 << 5) | (0x1<<10)));
		clrbits_le32(P_RESET4_MASK, ((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)));
		clrbits_le32(P_RESET2_MASK, ((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)));
		writel(((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)), P_RESET2_REGISTER);
		writel(((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)), P_RESET4_REGISTER);    // reset this will cause VBUS reg to 0
		writel(((0x1 << 5) | (0x1<<10)), P_RESET0_REGISTER);
		writel(((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)), P_RESET4_REGISTER);
		writel(((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)), P_RESET2_REGISTER);
		setbits_le32(P_RESET0_MASK, ((0x1 << 5) | (0x1<<10)));
		setbits_le32(P_RESET4_MASK, ((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)));
		setbits_le32(P_RESET2_MASK, ((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)));

		//Remove VPU_HDMI ISO
		clrbits_le32(P_AO_RTI_GEN_PWR_SLEEP0, (0x1<<9)); // [9] VPU_HDMI
	}
}

static void vpu_driver_disable(void)
{
	if (vpu_config.chip_type == VPU_CHIP_M8) {
		writel(0xffffffff, P_VPU_MEM_PD_REG0);
		writel(0xffffffff, P_VPU_MEM_PD_REG1);
		
		writel(0xffffffff, P_HHI_VPU_MEM_PD_REG0);
		writel(0xffffffff, P_HHI_VPU_MEM_PD_REG1);
	}
	else {
		// Power down VPU_HDMI
		// Enable Isolation
		setbits_le32(P_AO_RTI_GEN_PWR_SLEEP0, (0x1 << 9)); //ISO
		//Power off memory
		writel(0xffffffff, P_HHI_VPU_MEM_PD_REG0);
		writel(0xffffffff, P_HHI_VPU_MEM_PD_REG1);
		setbits_le32(P_HHI_MEM_PD_REG0, (0xff << 8)); //HDMI MEM-PD

		// Power down VPU domain
		setbits_le32(P_AO_RTI_GEN_PWR_SLEEP0, (0x1 << 8)); //PDN
	}
	clrbits_le32(P_HHI_VPU_CLK_CNTL, (1 << 8));
}

static void detect_vpu_chip(void)
{
	if (IS_MESON_M8M2_CPU)
		vpu_config.chip_type = VPU_CHIP_M8M2;
	else if (IS_MESON_M8_CPU)
		vpu_config.chip_type = VPU_CHIP_M8;
	else
		vpu_config.chip_type = VPU_CHIP_MAX;
	
	vpu_config.clk_level_dft = CLK_LEVEL_DFT;
	vpu_config.clk_level_max = CLK_LEVEL_MAX;
	
	printf("vpu driver detect cpu type: %s\n", vpu_chip_name[vpu_config.chip_type]);
}

static int get_vpu_config(void)
{
	//int ret=0;
	int nodeoffset;
	char * propdata;
	
	if (dts_ready == 1) {
#ifdef CONFIG_OF_LIBFDT
		nodeoffset = fdt_path_offset(dt_addr, "/vpu");
		if(nodeoffset < 0) {
			printf("vpu preset: not find /vpu node in dts %s.\n",fdt_strerror(nodeoffset));
			return 0;
		}
		
		propdata = (char *)fdt_getprop(dt_addr, nodeoffset, "clk_level", NULL);
		if(propdata == NULL){
			vpu_config.clk_level = vpu_config.clk_level_dft;
			printf("don't find to match clk_level in dts, use default setting.\n");
		}
		else {
			vpu_config.clk_level = (unsigned short)(be32_to_cpup((u32*)propdata));
			printf("vpu clk_level in dts: %u\n", vpu_config.clk_level);
		}
#endif
	}
	else {
		vpu_config.clk_level = vpu_config.clk_level_dft;
		printf("vpu clk_level = %u\n", vpu_config.clk_level);
	}
	return 0;
}

int vpu_probe(void)
{
	dts_ready = 0;
#ifdef CONFIG_OF_LIBFDT
#ifdef CONFIG_DT_PRELOAD
#ifdef CONFIG_DTB_LOAD_ADDR
	dt_addr = (char *)CONFIG_DTB_LOAD_ADDR;
#else
	dt_addr = (char *)0x0f000000;
#endif
	int ret;
	ret = fdt_check_header((const void *)dt_addr);
	if(ret < 0) {
		printf("check dts: %s, load default vpu parameters\n", fdt_strerror(ret));
	}
	else {
		dts_ready = 1;
	}
#endif
#endif
	
	detect_vpu_chip();
	get_vpu_config();
	vpu_driver_init();

	return 0;
}

int vpu_remove(void)
{
	vpu_driver_disable();
	return 0;
}
