// Seed: 1433399544
module module_0 ();
  wire id_1, id_2, id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    input wand id_4
);
  initial begin : LABEL_0
    id_6 <= id_6;
    id_7 <= 1'b0;
  end
  assign id_8 = -1'b0 ? id_2 : id_1;
  tri0 id_9, id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  tri  id_2;
  string id_3, id_4, id_5 = "", id_6;
  assign id_4 = id_4;
  wire id_7 = - ~id_2;
endmodule
