|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
if_loop_1_start[0] => if_loop_1_start_reg[0].DATAIN
if_loop_1_busy[0] <= if_loop_1_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_done[0] <= if_loop_1_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_stall[0] => if_loop_1_stall_reg[0].DATAIN
if_loop_1_returndata[0] <= if_loop_1_returndata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[1] <= if_loop_1_returndata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[2] <= if_loop_1_returndata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[3] <= if_loop_1_returndata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[4] <= if_loop_1_returndata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[5] <= if_loop_1_returndata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[6] <= if_loop_1_returndata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[7] <= if_loop_1_returndata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[8] <= if_loop_1_returndata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[9] <= if_loop_1_returndata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[10] <= if_loop_1_returndata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[11] <= if_loop_1_returndata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[12] <= if_loop_1_returndata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[13] <= if_loop_1_returndata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[14] <= if_loop_1_returndata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[15] <= if_loop_1_returndata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[16] <= if_loop_1_returndata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[17] <= if_loop_1_returndata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[18] <= if_loop_1_returndata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[19] <= if_loop_1_returndata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[20] <= if_loop_1_returndata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[21] <= if_loop_1_returndata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[22] <= if_loop_1_returndata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[23] <= if_loop_1_returndata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[24] <= if_loop_1_returndata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[25] <= if_loop_1_returndata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[26] <= if_loop_1_returndata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[27] <= if_loop_1_returndata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[28] <= if_loop_1_returndata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[29] <= if_loop_1_returndata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[30] <= if_loop_1_returndata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_returndata[31] <= if_loop_1_returndata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_a[0] => if_loop_1_a_reg[0].DATAIN
if_loop_1_a[1] => if_loop_1_a_reg[1].DATAIN
if_loop_1_a[2] => if_loop_1_a_reg[2].DATAIN
if_loop_1_a[3] => if_loop_1_a_reg[3].DATAIN
if_loop_1_a[4] => if_loop_1_a_reg[4].DATAIN
if_loop_1_a[5] => if_loop_1_a_reg[5].DATAIN
if_loop_1_a[6] => if_loop_1_a_reg[6].DATAIN
if_loop_1_a[7] => if_loop_1_a_reg[7].DATAIN
if_loop_1_a[8] => if_loop_1_a_reg[8].DATAIN
if_loop_1_a[9] => if_loop_1_a_reg[9].DATAIN
if_loop_1_a[10] => if_loop_1_a_reg[10].DATAIN
if_loop_1_a[11] => if_loop_1_a_reg[11].DATAIN
if_loop_1_a[12] => if_loop_1_a_reg[12].DATAIN
if_loop_1_a[13] => if_loop_1_a_reg[13].DATAIN
if_loop_1_a[14] => if_loop_1_a_reg[14].DATAIN
if_loop_1_a[15] => if_loop_1_a_reg[15].DATAIN
if_loop_1_a[16] => if_loop_1_a_reg[16].DATAIN
if_loop_1_a[17] => if_loop_1_a_reg[17].DATAIN
if_loop_1_a[18] => if_loop_1_a_reg[18].DATAIN
if_loop_1_a[19] => if_loop_1_a_reg[19].DATAIN
if_loop_1_a[20] => if_loop_1_a_reg[20].DATAIN
if_loop_1_a[21] => if_loop_1_a_reg[21].DATAIN
if_loop_1_a[22] => if_loop_1_a_reg[22].DATAIN
if_loop_1_a[23] => if_loop_1_a_reg[23].DATAIN
if_loop_1_a[24] => if_loop_1_a_reg[24].DATAIN
if_loop_1_a[25] => if_loop_1_a_reg[25].DATAIN
if_loop_1_a[26] => if_loop_1_a_reg[26].DATAIN
if_loop_1_a[27] => if_loop_1_a_reg[27].DATAIN
if_loop_1_a[28] => if_loop_1_a_reg[28].DATAIN
if_loop_1_a[29] => if_loop_1_a_reg[29].DATAIN
if_loop_1_a[30] => if_loop_1_a_reg[30].DATAIN
if_loop_1_a[31] => if_loop_1_a_reg[31].DATAIN
if_loop_1_a[32] => if_loop_1_a_reg[32].DATAIN
if_loop_1_a[33] => if_loop_1_a_reg[33].DATAIN
if_loop_1_a[34] => if_loop_1_a_reg[34].DATAIN
if_loop_1_a[35] => if_loop_1_a_reg[35].DATAIN
if_loop_1_a[36] => if_loop_1_a_reg[36].DATAIN
if_loop_1_a[37] => if_loop_1_a_reg[37].DATAIN
if_loop_1_a[38] => if_loop_1_a_reg[38].DATAIN
if_loop_1_a[39] => if_loop_1_a_reg[39].DATAIN
if_loop_1_a[40] => if_loop_1_a_reg[40].DATAIN
if_loop_1_a[41] => if_loop_1_a_reg[41].DATAIN
if_loop_1_a[42] => if_loop_1_a_reg[42].DATAIN
if_loop_1_a[43] => if_loop_1_a_reg[43].DATAIN
if_loop_1_a[44] => if_loop_1_a_reg[44].DATAIN
if_loop_1_a[45] => if_loop_1_a_reg[45].DATAIN
if_loop_1_a[46] => if_loop_1_a_reg[46].DATAIN
if_loop_1_a[47] => if_loop_1_a_reg[47].DATAIN
if_loop_1_a[48] => if_loop_1_a_reg[48].DATAIN
if_loop_1_a[49] => if_loop_1_a_reg[49].DATAIN
if_loop_1_a[50] => if_loop_1_a_reg[50].DATAIN
if_loop_1_a[51] => if_loop_1_a_reg[51].DATAIN
if_loop_1_a[52] => if_loop_1_a_reg[52].DATAIN
if_loop_1_a[53] => if_loop_1_a_reg[53].DATAIN
if_loop_1_a[54] => if_loop_1_a_reg[54].DATAIN
if_loop_1_a[55] => if_loop_1_a_reg[55].DATAIN
if_loop_1_a[56] => if_loop_1_a_reg[56].DATAIN
if_loop_1_a[57] => if_loop_1_a_reg[57].DATAIN
if_loop_1_a[58] => if_loop_1_a_reg[58].DATAIN
if_loop_1_a[59] => if_loop_1_a_reg[59].DATAIN
if_loop_1_a[60] => if_loop_1_a_reg[60].DATAIN
if_loop_1_a[61] => if_loop_1_a_reg[61].DATAIN
if_loop_1_a[62] => if_loop_1_a_reg[62].DATAIN
if_loop_1_a[63] => if_loop_1_a_reg[63].DATAIN
if_loop_1_n[0] => if_loop_1_n_reg[0].DATAIN
if_loop_1_n[1] => if_loop_1_n_reg[1].DATAIN
if_loop_1_n[2] => if_loop_1_n_reg[2].DATAIN
if_loop_1_n[3] => if_loop_1_n_reg[3].DATAIN
if_loop_1_n[4] => if_loop_1_n_reg[4].DATAIN
if_loop_1_n[5] => if_loop_1_n_reg[5].DATAIN
if_loop_1_n[6] => if_loop_1_n_reg[6].DATAIN
if_loop_1_n[7] => if_loop_1_n_reg[7].DATAIN
if_loop_1_n[8] => if_loop_1_n_reg[8].DATAIN
if_loop_1_n[9] => if_loop_1_n_reg[9].DATAIN
if_loop_1_n[10] => if_loop_1_n_reg[10].DATAIN
if_loop_1_n[11] => if_loop_1_n_reg[11].DATAIN
if_loop_1_n[12] => if_loop_1_n_reg[12].DATAIN
if_loop_1_n[13] => if_loop_1_n_reg[13].DATAIN
if_loop_1_n[14] => if_loop_1_n_reg[14].DATAIN
if_loop_1_n[15] => if_loop_1_n_reg[15].DATAIN
if_loop_1_n[16] => if_loop_1_n_reg[16].DATAIN
if_loop_1_n[17] => if_loop_1_n_reg[17].DATAIN
if_loop_1_n[18] => if_loop_1_n_reg[18].DATAIN
if_loop_1_n[19] => if_loop_1_n_reg[19].DATAIN
if_loop_1_n[20] => if_loop_1_n_reg[20].DATAIN
if_loop_1_n[21] => if_loop_1_n_reg[21].DATAIN
if_loop_1_n[22] => if_loop_1_n_reg[22].DATAIN
if_loop_1_n[23] => if_loop_1_n_reg[23].DATAIN
if_loop_1_n[24] => if_loop_1_n_reg[24].DATAIN
if_loop_1_n[25] => if_loop_1_n_reg[25].DATAIN
if_loop_1_n[26] => if_loop_1_n_reg[26].DATAIN
if_loop_1_n[27] => if_loop_1_n_reg[27].DATAIN
if_loop_1_n[28] => if_loop_1_n_reg[28].DATAIN
if_loop_1_n[29] => if_loop_1_n_reg[29].DATAIN
if_loop_1_n[30] => if_loop_1_n_reg[30].DATAIN
if_loop_1_n[31] => if_loop_1_n_reg[31].DATAIN
if_loop_1_avmm_1_rw_address[0] <= if_loop_1_avmm_1_rw_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[1] <= if_loop_1_avmm_1_rw_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[2] <= if_loop_1_avmm_1_rw_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[3] <= if_loop_1_avmm_1_rw_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[4] <= if_loop_1_avmm_1_rw_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[5] <= if_loop_1_avmm_1_rw_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[6] <= if_loop_1_avmm_1_rw_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[7] <= if_loop_1_avmm_1_rw_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[8] <= if_loop_1_avmm_1_rw_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[9] <= if_loop_1_avmm_1_rw_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[10] <= if_loop_1_avmm_1_rw_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[11] <= if_loop_1_avmm_1_rw_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[12] <= if_loop_1_avmm_1_rw_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[13] <= if_loop_1_avmm_1_rw_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[14] <= if_loop_1_avmm_1_rw_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[15] <= if_loop_1_avmm_1_rw_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[16] <= if_loop_1_avmm_1_rw_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[17] <= if_loop_1_avmm_1_rw_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[18] <= if_loop_1_avmm_1_rw_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[19] <= if_loop_1_avmm_1_rw_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[20] <= if_loop_1_avmm_1_rw_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[21] <= if_loop_1_avmm_1_rw_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[22] <= if_loop_1_avmm_1_rw_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[23] <= if_loop_1_avmm_1_rw_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[24] <= if_loop_1_avmm_1_rw_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[25] <= if_loop_1_avmm_1_rw_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[26] <= if_loop_1_avmm_1_rw_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[27] <= if_loop_1_avmm_1_rw_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[28] <= if_loop_1_avmm_1_rw_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[29] <= if_loop_1_avmm_1_rw_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[30] <= if_loop_1_avmm_1_rw_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_address[31] <= if_loop_1_avmm_1_rw_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_byteenable[0] <= if_loop_1_avmm_1_rw_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_byteenable[1] <= if_loop_1_avmm_1_rw_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_byteenable[2] <= if_loop_1_avmm_1_rw_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_byteenable[3] <= if_loop_1_avmm_1_rw_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_read[0] <= if_loop_1_avmm_1_rw_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_readdata[0] => if_loop_1_avmm_1_rw_readdata_reg[0].DATAIN
if_loop_1_avmm_1_rw_readdata[1] => if_loop_1_avmm_1_rw_readdata_reg[1].DATAIN
if_loop_1_avmm_1_rw_readdata[2] => if_loop_1_avmm_1_rw_readdata_reg[2].DATAIN
if_loop_1_avmm_1_rw_readdata[3] => if_loop_1_avmm_1_rw_readdata_reg[3].DATAIN
if_loop_1_avmm_1_rw_readdata[4] => if_loop_1_avmm_1_rw_readdata_reg[4].DATAIN
if_loop_1_avmm_1_rw_readdata[5] => if_loop_1_avmm_1_rw_readdata_reg[5].DATAIN
if_loop_1_avmm_1_rw_readdata[6] => if_loop_1_avmm_1_rw_readdata_reg[6].DATAIN
if_loop_1_avmm_1_rw_readdata[7] => if_loop_1_avmm_1_rw_readdata_reg[7].DATAIN
if_loop_1_avmm_1_rw_readdata[8] => if_loop_1_avmm_1_rw_readdata_reg[8].DATAIN
if_loop_1_avmm_1_rw_readdata[9] => if_loop_1_avmm_1_rw_readdata_reg[9].DATAIN
if_loop_1_avmm_1_rw_readdata[10] => if_loop_1_avmm_1_rw_readdata_reg[10].DATAIN
if_loop_1_avmm_1_rw_readdata[11] => if_loop_1_avmm_1_rw_readdata_reg[11].DATAIN
if_loop_1_avmm_1_rw_readdata[12] => if_loop_1_avmm_1_rw_readdata_reg[12].DATAIN
if_loop_1_avmm_1_rw_readdata[13] => if_loop_1_avmm_1_rw_readdata_reg[13].DATAIN
if_loop_1_avmm_1_rw_readdata[14] => if_loop_1_avmm_1_rw_readdata_reg[14].DATAIN
if_loop_1_avmm_1_rw_readdata[15] => if_loop_1_avmm_1_rw_readdata_reg[15].DATAIN
if_loop_1_avmm_1_rw_readdata[16] => if_loop_1_avmm_1_rw_readdata_reg[16].DATAIN
if_loop_1_avmm_1_rw_readdata[17] => if_loop_1_avmm_1_rw_readdata_reg[17].DATAIN
if_loop_1_avmm_1_rw_readdata[18] => if_loop_1_avmm_1_rw_readdata_reg[18].DATAIN
if_loop_1_avmm_1_rw_readdata[19] => if_loop_1_avmm_1_rw_readdata_reg[19].DATAIN
if_loop_1_avmm_1_rw_readdata[20] => if_loop_1_avmm_1_rw_readdata_reg[20].DATAIN
if_loop_1_avmm_1_rw_readdata[21] => if_loop_1_avmm_1_rw_readdata_reg[21].DATAIN
if_loop_1_avmm_1_rw_readdata[22] => if_loop_1_avmm_1_rw_readdata_reg[22].DATAIN
if_loop_1_avmm_1_rw_readdata[23] => if_loop_1_avmm_1_rw_readdata_reg[23].DATAIN
if_loop_1_avmm_1_rw_readdata[24] => if_loop_1_avmm_1_rw_readdata_reg[24].DATAIN
if_loop_1_avmm_1_rw_readdata[25] => if_loop_1_avmm_1_rw_readdata_reg[25].DATAIN
if_loop_1_avmm_1_rw_readdata[26] => if_loop_1_avmm_1_rw_readdata_reg[26].DATAIN
if_loop_1_avmm_1_rw_readdata[27] => if_loop_1_avmm_1_rw_readdata_reg[27].DATAIN
if_loop_1_avmm_1_rw_readdata[28] => if_loop_1_avmm_1_rw_readdata_reg[28].DATAIN
if_loop_1_avmm_1_rw_readdata[29] => if_loop_1_avmm_1_rw_readdata_reg[29].DATAIN
if_loop_1_avmm_1_rw_readdata[30] => if_loop_1_avmm_1_rw_readdata_reg[30].DATAIN
if_loop_1_avmm_1_rw_readdata[31] => if_loop_1_avmm_1_rw_readdata_reg[31].DATAIN
if_loop_1_avmm_1_rw_write[0] <= if_loop_1_avmm_1_rw_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[0] <= if_loop_1_avmm_1_rw_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[1] <= if_loop_1_avmm_1_rw_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[2] <= if_loop_1_avmm_1_rw_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[3] <= if_loop_1_avmm_1_rw_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[4] <= if_loop_1_avmm_1_rw_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[5] <= if_loop_1_avmm_1_rw_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[6] <= if_loop_1_avmm_1_rw_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[7] <= if_loop_1_avmm_1_rw_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[8] <= if_loop_1_avmm_1_rw_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[9] <= if_loop_1_avmm_1_rw_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[10] <= if_loop_1_avmm_1_rw_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[11] <= if_loop_1_avmm_1_rw_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[12] <= if_loop_1_avmm_1_rw_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[13] <= if_loop_1_avmm_1_rw_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[14] <= if_loop_1_avmm_1_rw_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[15] <= if_loop_1_avmm_1_rw_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[16] <= if_loop_1_avmm_1_rw_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[17] <= if_loop_1_avmm_1_rw_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[18] <= if_loop_1_avmm_1_rw_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[19] <= if_loop_1_avmm_1_rw_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[20] <= if_loop_1_avmm_1_rw_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[21] <= if_loop_1_avmm_1_rw_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[22] <= if_loop_1_avmm_1_rw_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[23] <= if_loop_1_avmm_1_rw_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[24] <= if_loop_1_avmm_1_rw_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[25] <= if_loop_1_avmm_1_rw_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[26] <= if_loop_1_avmm_1_rw_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[27] <= if_loop_1_avmm_1_rw_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[28] <= if_loop_1_avmm_1_rw_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[29] <= if_loop_1_avmm_1_rw_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[30] <= if_loop_1_avmm_1_rw_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_loop_1_avmm_1_rw_writedata[31] <= if_loop_1_avmm_1_rw_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
a[32] => a[32].IN1
a[33] => a[33].IN1
a[34] => a[34].IN1
a[35] => a[35].IN1
a[36] => a[36].IN1
a[37] => a[37].IN1
a[38] => a[38].IN1
a[39] => a[39].IN1
a[40] => a[40].IN1
a[41] => a[41].IN1
a[42] => a[42].IN1
a[43] => a[43].IN1
a[44] => a[44].IN1
a[45] => a[45].IN1
a[46] => a[46].IN1
a[47] => a[47].IN1
a[48] => a[48].IN1
a[49] => a[49].IN1
a[50] => a[50].IN1
a[51] => a[51].IN1
a[52] => a[52].IN1
a[53] => a[53].IN1
a[54] => a[54].IN1
a[55] => a[55].IN1
a[56] => a[56].IN1
a[57] => a[57].IN1
a[58] => a[58].IN1
a[59] => a[59].IN1
a[60] => a[60].IN1
a[61] => a[61].IN1
a[62] => a[62].IN1
a[63] => a[63].IN1
avmm_1_rw_address[0] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[1] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[2] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[3] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[4] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[5] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[6] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[7] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[8] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[9] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[10] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[11] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[12] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[13] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[14] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[15] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[16] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[17] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[18] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[19] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[20] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[21] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[22] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[23] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[24] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[25] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[26] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[27] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[28] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[29] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[30] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_address[31] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_address
avmm_1_rw_byteenable[0] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[1] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[2] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[3] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_read <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_read
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_write <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_write
avmm_1_rw_writedata[0] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[1] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[2] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[3] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[4] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[5] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[6] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[7] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[8] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[9] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[10] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[11] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[12] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[13] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[14] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[15] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[16] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[17] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[18] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[19] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[20] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[21] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[22] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[23] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[24] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[25] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[26] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[27] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[28] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[29] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[30] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[31] <= if_loop_1_internal:if_loop_1_internal_inst.avmm_1_rw_writedata
start => start.IN1
busy <= if_loop_1_internal:if_loop_1_internal_inst.busy
clock => clock.IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
n[2] => n[2].IN1
n[3] => n[3].IN1
n[4] => n[4].IN1
n[5] => n[5].IN1
n[6] => n[6].IN1
n[7] => n[7].IN1
n[8] => n[8].IN1
n[9] => n[9].IN1
n[10] => n[10].IN1
n[11] => n[11].IN1
n[12] => n[12].IN1
n[13] => n[13].IN1
n[14] => n[14].IN1
n[15] => n[15].IN1
n[16] => n[16].IN1
n[17] => n[17].IN1
n[18] => n[18].IN1
n[19] => n[19].IN1
n[20] => n[20].IN1
n[21] => n[21].IN1
n[22] => n[22].IN1
n[23] => n[23].IN1
n[24] => n[24].IN1
n[25] => n[25].IN1
n[26] => n[26].IN1
n[27] => n[27].IN1
n[28] => n[28].IN1
n[29] => n[29].IN1
n[30] => n[30].IN1
n[31] => n[31].IN1
resetn => resetn.IN1
done <= if_loop_1_internal:if_loop_1_internal_inst.done
stall => stall.IN1
returndata[0] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[1] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[2] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[3] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[4] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[5] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[6] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[7] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[8] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[9] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[10] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[11] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[12] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[13] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[14] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[15] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[16] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[17] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[18] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[19] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[20] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[21] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[22] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[23] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[24] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[25] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[26] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[27] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[28] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[29] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[30] <= if_loop_1_internal:if_loop_1_internal_inst.returndata
returndata[31] <= if_loop_1_internal:if_loop_1_internal_inst.returndata


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst
clock => clock.IN2
resetn => resetn.IN2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
a[32] => a[32].IN1
a[33] => a[33].IN1
a[34] => a[34].IN1
a[35] => a[35].IN1
a[36] => a[36].IN1
a[37] => a[37].IN1
a[38] => a[38].IN1
a[39] => a[39].IN1
a[40] => a[40].IN1
a[41] => a[41].IN1
a[42] => a[42].IN1
a[43] => a[43].IN1
a[44] => a[44].IN1
a[45] => a[45].IN1
a[46] => a[46].IN1
a[47] => a[47].IN1
a[48] => a[48].IN1
a[49] => a[49].IN1
a[50] => a[50].IN1
a[51] => a[51].IN1
a[52] => a[52].IN1
a[53] => a[53].IN1
a[54] => a[54].IN1
a[55] => a[55].IN1
a[56] => a[56].IN1
a[57] => a[57].IN1
a[58] => a[58].IN1
a[59] => a[59].IN1
a[60] => a[60].IN1
a[61] => a[61].IN1
a[62] => a[62].IN1
a[63] => a[63].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
n[2] => n[2].IN1
n[3] => n[3].IN1
n[4] => n[4].IN1
n[5] => n[5].IN1
n[6] => n[6].IN1
n[7] => n[7].IN1
n[8] => n[8].IN1
n[9] => n[9].IN1
n[10] => n[10].IN1
n[11] => n[11].IN1
n[12] => n[12].IN1
n[13] => n[13].IN1
n[14] => n[14].IN1
n[15] => n[15].IN1
n[16] => n[16].IN1
n[17] => n[17].IN1
n[18] => n[18].IN1
n[19] => n[19].IN1
n[20] => n[20].IN1
n[21] => n[21].IN1
n[22] => n[22].IN1
n[23] => n[23].IN1
n[24] => n[24].IN1
n[25] => n[25].IN1
n[26] => n[26].IN1
n[27] => n[27].IN1
n[28] => n[28].IN1
n[29] => n[29].IN1
n[30] => n[30].IN1
n[31] => n[31].IN1
start => start.IN1
busy <= if_loop_1_function_wrapper:if_loop_1_internal.busy
done <= if_loop_1_function_wrapper:if_loop_1_internal.done
stall => stall.IN1
returndata[0] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[1] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[2] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[3] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[4] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[5] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[6] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[7] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[8] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[9] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[10] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[11] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[12] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[13] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[14] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[15] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[16] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[17] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[18] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[19] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[20] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[21] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[22] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[23] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[24] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[25] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[26] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[27] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[28] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[29] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[30] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
returndata[31] <= if_loop_1_function_wrapper:if_loop_1_internal.returndata
avmm_1_rw_enable <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_enable
avmm_1_rw_read <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_read
avmm_1_rw_write <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_write
avmm_1_rw_address[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_writedata[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_byteenable[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_readdatavalid => avmm_1_rw_readdatavalid.IN1
avmm_1_rw_burstcount <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_burstcount
avmm_1_rw_writeack => avmm_1_rw_writeack.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal
a[0] => implicit_input_q[0].IN1
a[1] => implicit_input_q[1].IN1
a[2] => implicit_input_q[2].IN1
a[3] => implicit_input_q[3].IN1
a[4] => implicit_input_q[4].IN1
a[5] => implicit_input_q[5].IN1
a[6] => implicit_input_q[6].IN1
a[7] => implicit_input_q[7].IN1
a[8] => implicit_input_q[8].IN1
a[9] => implicit_input_q[9].IN1
a[10] => implicit_input_q[10].IN1
a[11] => implicit_input_q[11].IN1
a[12] => implicit_input_q[12].IN1
a[13] => implicit_input_q[13].IN1
a[14] => implicit_input_q[14].IN1
a[15] => implicit_input_q[15].IN1
a[16] => implicit_input_q[16].IN1
a[17] => implicit_input_q[17].IN1
a[18] => implicit_input_q[18].IN1
a[19] => implicit_input_q[19].IN1
a[20] => implicit_input_q[20].IN1
a[21] => implicit_input_q[21].IN1
a[22] => implicit_input_q[22].IN1
a[23] => implicit_input_q[23].IN1
a[24] => implicit_input_q[24].IN1
a[25] => implicit_input_q[25].IN1
a[26] => implicit_input_q[26].IN1
a[27] => implicit_input_q[27].IN1
a[28] => implicit_input_q[28].IN1
a[29] => implicit_input_q[29].IN1
a[30] => implicit_input_q[30].IN1
a[31] => implicit_input_q[31].IN1
a[32] => implicit_input_q[32].IN1
a[33] => implicit_input_q[33].IN1
a[34] => implicit_input_q[34].IN1
a[35] => implicit_input_q[35].IN1
a[36] => implicit_input_q[36].IN1
a[37] => implicit_input_q[37].IN1
a[38] => implicit_input_q[38].IN1
a[39] => implicit_input_q[39].IN1
a[40] => implicit_input_q[40].IN1
a[41] => implicit_input_q[41].IN1
a[42] => implicit_input_q[42].IN1
a[43] => implicit_input_q[43].IN1
a[44] => implicit_input_q[44].IN1
a[45] => implicit_input_q[45].IN1
a[46] => implicit_input_q[46].IN1
a[47] => implicit_input_q[47].IN1
a[48] => implicit_input_q[48].IN1
a[49] => implicit_input_q[49].IN1
a[50] => implicit_input_q[50].IN1
a[51] => implicit_input_q[51].IN1
a[52] => implicit_input_q[52].IN1
a[53] => implicit_input_q[53].IN1
a[54] => implicit_input_q[54].IN1
a[55] => implicit_input_q[55].IN1
a[56] => implicit_input_q[56].IN1
a[57] => implicit_input_q[57].IN1
a[58] => implicit_input_q[58].IN1
a[59] => implicit_input_q[59].IN1
a[60] => implicit_input_q[60].IN1
a[61] => implicit_input_q[61].IN1
a[62] => implicit_input_q[62].IN1
a[63] => implicit_input_q[63].IN1
avm_lm1_if_loop_1_readdata[0] => avm_lm1_if_loop_1_readdata[0].IN1
avm_lm1_if_loop_1_readdata[1] => avm_lm1_if_loop_1_readdata[1].IN1
avm_lm1_if_loop_1_readdata[2] => avm_lm1_if_loop_1_readdata[2].IN1
avm_lm1_if_loop_1_readdata[3] => avm_lm1_if_loop_1_readdata[3].IN1
avm_lm1_if_loop_1_readdata[4] => avm_lm1_if_loop_1_readdata[4].IN1
avm_lm1_if_loop_1_readdata[5] => avm_lm1_if_loop_1_readdata[5].IN1
avm_lm1_if_loop_1_readdata[6] => avm_lm1_if_loop_1_readdata[6].IN1
avm_lm1_if_loop_1_readdata[7] => avm_lm1_if_loop_1_readdata[7].IN1
avm_lm1_if_loop_1_readdata[8] => avm_lm1_if_loop_1_readdata[8].IN1
avm_lm1_if_loop_1_readdata[9] => avm_lm1_if_loop_1_readdata[9].IN1
avm_lm1_if_loop_1_readdata[10] => avm_lm1_if_loop_1_readdata[10].IN1
avm_lm1_if_loop_1_readdata[11] => avm_lm1_if_loop_1_readdata[11].IN1
avm_lm1_if_loop_1_readdata[12] => avm_lm1_if_loop_1_readdata[12].IN1
avm_lm1_if_loop_1_readdata[13] => avm_lm1_if_loop_1_readdata[13].IN1
avm_lm1_if_loop_1_readdata[14] => avm_lm1_if_loop_1_readdata[14].IN1
avm_lm1_if_loop_1_readdata[15] => avm_lm1_if_loop_1_readdata[15].IN1
avm_lm1_if_loop_1_readdata[16] => avm_lm1_if_loop_1_readdata[16].IN1
avm_lm1_if_loop_1_readdata[17] => avm_lm1_if_loop_1_readdata[17].IN1
avm_lm1_if_loop_1_readdata[18] => avm_lm1_if_loop_1_readdata[18].IN1
avm_lm1_if_loop_1_readdata[19] => avm_lm1_if_loop_1_readdata[19].IN1
avm_lm1_if_loop_1_readdata[20] => avm_lm1_if_loop_1_readdata[20].IN1
avm_lm1_if_loop_1_readdata[21] => avm_lm1_if_loop_1_readdata[21].IN1
avm_lm1_if_loop_1_readdata[22] => avm_lm1_if_loop_1_readdata[22].IN1
avm_lm1_if_loop_1_readdata[23] => avm_lm1_if_loop_1_readdata[23].IN1
avm_lm1_if_loop_1_readdata[24] => avm_lm1_if_loop_1_readdata[24].IN1
avm_lm1_if_loop_1_readdata[25] => avm_lm1_if_loop_1_readdata[25].IN1
avm_lm1_if_loop_1_readdata[26] => avm_lm1_if_loop_1_readdata[26].IN1
avm_lm1_if_loop_1_readdata[27] => avm_lm1_if_loop_1_readdata[27].IN1
avm_lm1_if_loop_1_readdata[28] => avm_lm1_if_loop_1_readdata[28].IN1
avm_lm1_if_loop_1_readdata[29] => avm_lm1_if_loop_1_readdata[29].IN1
avm_lm1_if_loop_1_readdata[30] => avm_lm1_if_loop_1_readdata[30].IN1
avm_lm1_if_loop_1_readdata[31] => avm_lm1_if_loop_1_readdata[31].IN1
avm_lm1_if_loop_1_readdatavalid[0] => avm_lm1_if_loop_1_readdatavalid[0].IN1
avm_lm1_if_loop_1_waitrequest[0] => avm_lm1_if_loop_1_waitrequest[0].IN1
avm_lm1_if_loop_1_writeack[0] => avm_lm1_if_loop_1_writeack[0].IN1
avst_iord_bl_call_if_loop_1_data[0] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[1] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[2] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[3] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[4] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[5] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[6] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[7] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[8] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[9] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[10] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[11] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[12] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[13] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[14] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[15] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[16] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[17] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[18] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[19] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[20] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[21] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[22] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[23] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[24] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[25] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[26] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[27] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[28] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[29] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[30] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[31] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[32] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[33] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[34] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[35] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[36] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[37] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[38] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[39] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[40] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[41] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[42] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[43] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[44] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[45] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[46] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[47] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[48] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[49] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[50] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[51] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[52] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[53] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[54] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[55] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[56] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[57] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[58] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[59] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[60] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[61] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[62] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[63] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[64] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[65] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[66] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[67] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[68] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[69] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[70] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[71] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[72] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[73] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[74] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[75] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[76] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[77] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[78] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[79] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[80] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[81] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[82] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[83] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[84] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[85] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[86] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[87] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[88] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[89] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[90] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[91] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[92] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[93] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[94] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[95] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[96] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[97] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[98] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[99] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[100] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[101] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[102] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[103] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[104] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[105] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[106] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[107] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[108] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[109] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[110] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[111] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[112] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[113] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[114] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[115] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[116] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[117] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[118] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[119] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[120] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[121] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[122] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[123] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[124] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[125] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[126] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_data[127] => ~NO_FANOUT~
avst_iord_bl_call_if_loop_1_valid[0] => ~NO_FANOUT~
avst_iowr_bl_return_if_loop_1_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_return_if_loop_1_ready[0] => ~NO_FANOUT~
n[0] => implicit_input_q[64].IN1
n[1] => implicit_input_q[65].IN1
n[2] => implicit_input_q[66].IN1
n[3] => implicit_input_q[67].IN1
n[4] => implicit_input_q[68].IN1
n[5] => implicit_input_q[69].IN1
n[6] => implicit_input_q[70].IN1
n[7] => implicit_input_q[71].IN1
n[8] => implicit_input_q[72].IN1
n[9] => implicit_input_q[73].IN1
n[10] => implicit_input_q[74].IN1
n[11] => implicit_input_q[75].IN1
n[12] => implicit_input_q[76].IN1
n[13] => implicit_input_q[77].IN1
n[14] => implicit_input_q[78].IN1
n[15] => implicit_input_q[79].IN1
n[16] => implicit_input_q[80].IN1
n[17] => implicit_input_q[81].IN1
n[18] => implicit_input_q[82].IN1
n[19] => implicit_input_q[83].IN1
n[20] => implicit_input_q[84].IN1
n[21] => implicit_input_q[85].IN1
n[22] => implicit_input_q[86].IN1
n[23] => implicit_input_q[87].IN1
n[24] => implicit_input_q[88].IN1
n[25] => implicit_input_q[89].IN1
n[26] => implicit_input_q[90].IN1
n[27] => implicit_input_q[91].IN1
n[28] => implicit_input_q[92].IN1
n[29] => implicit_input_q[93].IN1
n[30] => implicit_input_q[94].IN1
n[31] => implicit_input_q[95].IN1
stall[0] => not_stall_q[0].IN1
stall_in[0] => ~NO_FANOUT~
start[0] => start[0].IN1
valid_in[0] => ~NO_FANOUT~
avm_lm1_if_loop_1_address[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[1] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[2] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[3] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[4] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[5] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[6] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[7] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[8] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[9] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[10] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[11] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[12] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[13] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[14] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[15] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[16] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[17] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[18] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[19] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[20] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[21] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[22] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[23] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[24] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[25] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[26] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[27] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[28] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[29] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[30] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_address[31] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_address
avm_lm1_if_loop_1_burstcount[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_burstcount
avm_lm1_if_loop_1_byteenable[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_byteenable
avm_lm1_if_loop_1_byteenable[1] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_byteenable
avm_lm1_if_loop_1_byteenable[2] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_byteenable
avm_lm1_if_loop_1_byteenable[3] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_byteenable
avm_lm1_if_loop_1_enable[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_enable
avm_lm1_if_loop_1_read[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_read
avm_lm1_if_loop_1_write[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_write
avm_lm1_if_loop_1_writedata[0] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[1] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[2] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[3] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[4] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[5] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[6] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[7] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[8] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[9] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[10] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[11] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[12] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[13] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[14] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[15] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[16] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[17] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[18] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[19] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[20] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[21] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[22] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[23] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[24] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[25] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[26] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[27] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[28] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[29] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[30] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avm_lm1_if_loop_1_writedata[31] <= if_loop_1_function:theif_loop_1_function.out_lm1_if_loop_1_avm_writedata
avst_iord_bl_call_if_loop_1_almost_full[0] <= if_loop_1_function:theif_loop_1_function.out_iord_bl_call_if_loop_1_o_fifoalmost_full
avst_iord_bl_call_if_loop_1_ready[0] <= if_loop_1_function:theif_loop_1_function.out_iord_bl_call_if_loop_1_o_fifoready
avst_iowr_bl_return_if_loop_1_data[0] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[1] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[2] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[3] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[4] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[5] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[6] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[7] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[8] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[9] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[10] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[11] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[12] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[13] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[14] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[15] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[16] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[17] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[18] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[19] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[20] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[21] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[22] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[23] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[24] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[25] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[26] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[27] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[28] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[29] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[30] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_data[31] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
avst_iowr_bl_return_if_loop_1_valid[0] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifovalid
busy[0] <= busy_or_q.DB_MAX_OUTPUT_PORT_TYPE
done[0] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifovalid
returndata[0] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[1] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[2] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[3] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[4] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[5] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[6] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[7] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[8] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[9] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[10] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[11] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[12] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[13] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[14] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[15] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[16] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[17] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[18] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[19] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[20] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[21] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[22] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[23] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[24] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[25] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[26] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[27] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[28] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[29] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[30] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
returndata[31] <= if_loop_1_function:theif_loop_1_function.out_iowr_bl_return_if_loop_1_o_fifodata
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function
in_arg_a[0] => ~NO_FANOUT~
in_arg_a[1] => ~NO_FANOUT~
in_arg_a[2] => ~NO_FANOUT~
in_arg_a[3] => ~NO_FANOUT~
in_arg_a[4] => ~NO_FANOUT~
in_arg_a[5] => ~NO_FANOUT~
in_arg_a[6] => ~NO_FANOUT~
in_arg_a[7] => ~NO_FANOUT~
in_arg_a[8] => ~NO_FANOUT~
in_arg_a[9] => ~NO_FANOUT~
in_arg_a[10] => ~NO_FANOUT~
in_arg_a[11] => ~NO_FANOUT~
in_arg_a[12] => ~NO_FANOUT~
in_arg_a[13] => ~NO_FANOUT~
in_arg_a[14] => ~NO_FANOUT~
in_arg_a[15] => ~NO_FANOUT~
in_arg_a[16] => ~NO_FANOUT~
in_arg_a[17] => ~NO_FANOUT~
in_arg_a[18] => ~NO_FANOUT~
in_arg_a[19] => ~NO_FANOUT~
in_arg_a[20] => ~NO_FANOUT~
in_arg_a[21] => ~NO_FANOUT~
in_arg_a[22] => ~NO_FANOUT~
in_arg_a[23] => ~NO_FANOUT~
in_arg_a[24] => ~NO_FANOUT~
in_arg_a[25] => ~NO_FANOUT~
in_arg_a[26] => ~NO_FANOUT~
in_arg_a[27] => ~NO_FANOUT~
in_arg_a[28] => ~NO_FANOUT~
in_arg_a[29] => ~NO_FANOUT~
in_arg_a[30] => ~NO_FANOUT~
in_arg_a[31] => ~NO_FANOUT~
in_arg_a[32] => ~NO_FANOUT~
in_arg_a[33] => ~NO_FANOUT~
in_arg_a[34] => ~NO_FANOUT~
in_arg_a[35] => ~NO_FANOUT~
in_arg_a[36] => ~NO_FANOUT~
in_arg_a[37] => ~NO_FANOUT~
in_arg_a[38] => ~NO_FANOUT~
in_arg_a[39] => ~NO_FANOUT~
in_arg_a[40] => ~NO_FANOUT~
in_arg_a[41] => ~NO_FANOUT~
in_arg_a[42] => ~NO_FANOUT~
in_arg_a[43] => ~NO_FANOUT~
in_arg_a[44] => ~NO_FANOUT~
in_arg_a[45] => ~NO_FANOUT~
in_arg_a[46] => ~NO_FANOUT~
in_arg_a[47] => ~NO_FANOUT~
in_arg_a[48] => ~NO_FANOUT~
in_arg_a[49] => ~NO_FANOUT~
in_arg_a[50] => ~NO_FANOUT~
in_arg_a[51] => ~NO_FANOUT~
in_arg_a[52] => ~NO_FANOUT~
in_arg_a[53] => ~NO_FANOUT~
in_arg_a[54] => ~NO_FANOUT~
in_arg_a[55] => ~NO_FANOUT~
in_arg_a[56] => ~NO_FANOUT~
in_arg_a[57] => ~NO_FANOUT~
in_arg_a[58] => ~NO_FANOUT~
in_arg_a[59] => ~NO_FANOUT~
in_arg_a[60] => ~NO_FANOUT~
in_arg_a[61] => ~NO_FANOUT~
in_arg_a[62] => ~NO_FANOUT~
in_arg_a[63] => ~NO_FANOUT~
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_call_if_loop_1_i_fifodata[0] => in_iord_bl_call_if_loop_1_i_fifodata[0].IN1
in_iord_bl_call_if_loop_1_i_fifodata[1] => in_iord_bl_call_if_loop_1_i_fifodata[1].IN1
in_iord_bl_call_if_loop_1_i_fifodata[2] => in_iord_bl_call_if_loop_1_i_fifodata[2].IN1
in_iord_bl_call_if_loop_1_i_fifodata[3] => in_iord_bl_call_if_loop_1_i_fifodata[3].IN1
in_iord_bl_call_if_loop_1_i_fifodata[4] => in_iord_bl_call_if_loop_1_i_fifodata[4].IN1
in_iord_bl_call_if_loop_1_i_fifodata[5] => in_iord_bl_call_if_loop_1_i_fifodata[5].IN1
in_iord_bl_call_if_loop_1_i_fifodata[6] => in_iord_bl_call_if_loop_1_i_fifodata[6].IN1
in_iord_bl_call_if_loop_1_i_fifodata[7] => in_iord_bl_call_if_loop_1_i_fifodata[7].IN1
in_iord_bl_call_if_loop_1_i_fifodata[8] => in_iord_bl_call_if_loop_1_i_fifodata[8].IN1
in_iord_bl_call_if_loop_1_i_fifodata[9] => in_iord_bl_call_if_loop_1_i_fifodata[9].IN1
in_iord_bl_call_if_loop_1_i_fifodata[10] => in_iord_bl_call_if_loop_1_i_fifodata[10].IN1
in_iord_bl_call_if_loop_1_i_fifodata[11] => in_iord_bl_call_if_loop_1_i_fifodata[11].IN1
in_iord_bl_call_if_loop_1_i_fifodata[12] => in_iord_bl_call_if_loop_1_i_fifodata[12].IN1
in_iord_bl_call_if_loop_1_i_fifodata[13] => in_iord_bl_call_if_loop_1_i_fifodata[13].IN1
in_iord_bl_call_if_loop_1_i_fifodata[14] => in_iord_bl_call_if_loop_1_i_fifodata[14].IN1
in_iord_bl_call_if_loop_1_i_fifodata[15] => in_iord_bl_call_if_loop_1_i_fifodata[15].IN1
in_iord_bl_call_if_loop_1_i_fifodata[16] => in_iord_bl_call_if_loop_1_i_fifodata[16].IN1
in_iord_bl_call_if_loop_1_i_fifodata[17] => in_iord_bl_call_if_loop_1_i_fifodata[17].IN1
in_iord_bl_call_if_loop_1_i_fifodata[18] => in_iord_bl_call_if_loop_1_i_fifodata[18].IN1
in_iord_bl_call_if_loop_1_i_fifodata[19] => in_iord_bl_call_if_loop_1_i_fifodata[19].IN1
in_iord_bl_call_if_loop_1_i_fifodata[20] => in_iord_bl_call_if_loop_1_i_fifodata[20].IN1
in_iord_bl_call_if_loop_1_i_fifodata[21] => in_iord_bl_call_if_loop_1_i_fifodata[21].IN1
in_iord_bl_call_if_loop_1_i_fifodata[22] => in_iord_bl_call_if_loop_1_i_fifodata[22].IN1
in_iord_bl_call_if_loop_1_i_fifodata[23] => in_iord_bl_call_if_loop_1_i_fifodata[23].IN1
in_iord_bl_call_if_loop_1_i_fifodata[24] => in_iord_bl_call_if_loop_1_i_fifodata[24].IN1
in_iord_bl_call_if_loop_1_i_fifodata[25] => in_iord_bl_call_if_loop_1_i_fifodata[25].IN1
in_iord_bl_call_if_loop_1_i_fifodata[26] => in_iord_bl_call_if_loop_1_i_fifodata[26].IN1
in_iord_bl_call_if_loop_1_i_fifodata[27] => in_iord_bl_call_if_loop_1_i_fifodata[27].IN1
in_iord_bl_call_if_loop_1_i_fifodata[28] => in_iord_bl_call_if_loop_1_i_fifodata[28].IN1
in_iord_bl_call_if_loop_1_i_fifodata[29] => in_iord_bl_call_if_loop_1_i_fifodata[29].IN1
in_iord_bl_call_if_loop_1_i_fifodata[30] => in_iord_bl_call_if_loop_1_i_fifodata[30].IN1
in_iord_bl_call_if_loop_1_i_fifodata[31] => in_iord_bl_call_if_loop_1_i_fifodata[31].IN1
in_iord_bl_call_if_loop_1_i_fifodata[32] => in_iord_bl_call_if_loop_1_i_fifodata[32].IN1
in_iord_bl_call_if_loop_1_i_fifodata[33] => in_iord_bl_call_if_loop_1_i_fifodata[33].IN1
in_iord_bl_call_if_loop_1_i_fifodata[34] => in_iord_bl_call_if_loop_1_i_fifodata[34].IN1
in_iord_bl_call_if_loop_1_i_fifodata[35] => in_iord_bl_call_if_loop_1_i_fifodata[35].IN1
in_iord_bl_call_if_loop_1_i_fifodata[36] => in_iord_bl_call_if_loop_1_i_fifodata[36].IN1
in_iord_bl_call_if_loop_1_i_fifodata[37] => in_iord_bl_call_if_loop_1_i_fifodata[37].IN1
in_iord_bl_call_if_loop_1_i_fifodata[38] => in_iord_bl_call_if_loop_1_i_fifodata[38].IN1
in_iord_bl_call_if_loop_1_i_fifodata[39] => in_iord_bl_call_if_loop_1_i_fifodata[39].IN1
in_iord_bl_call_if_loop_1_i_fifodata[40] => in_iord_bl_call_if_loop_1_i_fifodata[40].IN1
in_iord_bl_call_if_loop_1_i_fifodata[41] => in_iord_bl_call_if_loop_1_i_fifodata[41].IN1
in_iord_bl_call_if_loop_1_i_fifodata[42] => in_iord_bl_call_if_loop_1_i_fifodata[42].IN1
in_iord_bl_call_if_loop_1_i_fifodata[43] => in_iord_bl_call_if_loop_1_i_fifodata[43].IN1
in_iord_bl_call_if_loop_1_i_fifodata[44] => in_iord_bl_call_if_loop_1_i_fifodata[44].IN1
in_iord_bl_call_if_loop_1_i_fifodata[45] => in_iord_bl_call_if_loop_1_i_fifodata[45].IN1
in_iord_bl_call_if_loop_1_i_fifodata[46] => in_iord_bl_call_if_loop_1_i_fifodata[46].IN1
in_iord_bl_call_if_loop_1_i_fifodata[47] => in_iord_bl_call_if_loop_1_i_fifodata[47].IN1
in_iord_bl_call_if_loop_1_i_fifodata[48] => in_iord_bl_call_if_loop_1_i_fifodata[48].IN1
in_iord_bl_call_if_loop_1_i_fifodata[49] => in_iord_bl_call_if_loop_1_i_fifodata[49].IN1
in_iord_bl_call_if_loop_1_i_fifodata[50] => in_iord_bl_call_if_loop_1_i_fifodata[50].IN1
in_iord_bl_call_if_loop_1_i_fifodata[51] => in_iord_bl_call_if_loop_1_i_fifodata[51].IN1
in_iord_bl_call_if_loop_1_i_fifodata[52] => in_iord_bl_call_if_loop_1_i_fifodata[52].IN1
in_iord_bl_call_if_loop_1_i_fifodata[53] => in_iord_bl_call_if_loop_1_i_fifodata[53].IN1
in_iord_bl_call_if_loop_1_i_fifodata[54] => in_iord_bl_call_if_loop_1_i_fifodata[54].IN1
in_iord_bl_call_if_loop_1_i_fifodata[55] => in_iord_bl_call_if_loop_1_i_fifodata[55].IN1
in_iord_bl_call_if_loop_1_i_fifodata[56] => in_iord_bl_call_if_loop_1_i_fifodata[56].IN1
in_iord_bl_call_if_loop_1_i_fifodata[57] => in_iord_bl_call_if_loop_1_i_fifodata[57].IN1
in_iord_bl_call_if_loop_1_i_fifodata[58] => in_iord_bl_call_if_loop_1_i_fifodata[58].IN1
in_iord_bl_call_if_loop_1_i_fifodata[59] => in_iord_bl_call_if_loop_1_i_fifodata[59].IN1
in_iord_bl_call_if_loop_1_i_fifodata[60] => in_iord_bl_call_if_loop_1_i_fifodata[60].IN1
in_iord_bl_call_if_loop_1_i_fifodata[61] => in_iord_bl_call_if_loop_1_i_fifodata[61].IN1
in_iord_bl_call_if_loop_1_i_fifodata[62] => in_iord_bl_call_if_loop_1_i_fifodata[62].IN1
in_iord_bl_call_if_loop_1_i_fifodata[63] => in_iord_bl_call_if_loop_1_i_fifodata[63].IN1
in_iord_bl_call_if_loop_1_i_fifodata[64] => in_iord_bl_call_if_loop_1_i_fifodata[64].IN1
in_iord_bl_call_if_loop_1_i_fifodata[65] => in_iord_bl_call_if_loop_1_i_fifodata[65].IN1
in_iord_bl_call_if_loop_1_i_fifodata[66] => in_iord_bl_call_if_loop_1_i_fifodata[66].IN1
in_iord_bl_call_if_loop_1_i_fifodata[67] => in_iord_bl_call_if_loop_1_i_fifodata[67].IN1
in_iord_bl_call_if_loop_1_i_fifodata[68] => in_iord_bl_call_if_loop_1_i_fifodata[68].IN1
in_iord_bl_call_if_loop_1_i_fifodata[69] => in_iord_bl_call_if_loop_1_i_fifodata[69].IN1
in_iord_bl_call_if_loop_1_i_fifodata[70] => in_iord_bl_call_if_loop_1_i_fifodata[70].IN1
in_iord_bl_call_if_loop_1_i_fifodata[71] => in_iord_bl_call_if_loop_1_i_fifodata[71].IN1
in_iord_bl_call_if_loop_1_i_fifodata[72] => in_iord_bl_call_if_loop_1_i_fifodata[72].IN1
in_iord_bl_call_if_loop_1_i_fifodata[73] => in_iord_bl_call_if_loop_1_i_fifodata[73].IN1
in_iord_bl_call_if_loop_1_i_fifodata[74] => in_iord_bl_call_if_loop_1_i_fifodata[74].IN1
in_iord_bl_call_if_loop_1_i_fifodata[75] => in_iord_bl_call_if_loop_1_i_fifodata[75].IN1
in_iord_bl_call_if_loop_1_i_fifodata[76] => in_iord_bl_call_if_loop_1_i_fifodata[76].IN1
in_iord_bl_call_if_loop_1_i_fifodata[77] => in_iord_bl_call_if_loop_1_i_fifodata[77].IN1
in_iord_bl_call_if_loop_1_i_fifodata[78] => in_iord_bl_call_if_loop_1_i_fifodata[78].IN1
in_iord_bl_call_if_loop_1_i_fifodata[79] => in_iord_bl_call_if_loop_1_i_fifodata[79].IN1
in_iord_bl_call_if_loop_1_i_fifodata[80] => in_iord_bl_call_if_loop_1_i_fifodata[80].IN1
in_iord_bl_call_if_loop_1_i_fifodata[81] => in_iord_bl_call_if_loop_1_i_fifodata[81].IN1
in_iord_bl_call_if_loop_1_i_fifodata[82] => in_iord_bl_call_if_loop_1_i_fifodata[82].IN1
in_iord_bl_call_if_loop_1_i_fifodata[83] => in_iord_bl_call_if_loop_1_i_fifodata[83].IN1
in_iord_bl_call_if_loop_1_i_fifodata[84] => in_iord_bl_call_if_loop_1_i_fifodata[84].IN1
in_iord_bl_call_if_loop_1_i_fifodata[85] => in_iord_bl_call_if_loop_1_i_fifodata[85].IN1
in_iord_bl_call_if_loop_1_i_fifodata[86] => in_iord_bl_call_if_loop_1_i_fifodata[86].IN1
in_iord_bl_call_if_loop_1_i_fifodata[87] => in_iord_bl_call_if_loop_1_i_fifodata[87].IN1
in_iord_bl_call_if_loop_1_i_fifodata[88] => in_iord_bl_call_if_loop_1_i_fifodata[88].IN1
in_iord_bl_call_if_loop_1_i_fifodata[89] => in_iord_bl_call_if_loop_1_i_fifodata[89].IN1
in_iord_bl_call_if_loop_1_i_fifodata[90] => in_iord_bl_call_if_loop_1_i_fifodata[90].IN1
in_iord_bl_call_if_loop_1_i_fifodata[91] => in_iord_bl_call_if_loop_1_i_fifodata[91].IN1
in_iord_bl_call_if_loop_1_i_fifodata[92] => in_iord_bl_call_if_loop_1_i_fifodata[92].IN1
in_iord_bl_call_if_loop_1_i_fifodata[93] => in_iord_bl_call_if_loop_1_i_fifodata[93].IN1
in_iord_bl_call_if_loop_1_i_fifodata[94] => in_iord_bl_call_if_loop_1_i_fifodata[94].IN1
in_iord_bl_call_if_loop_1_i_fifodata[95] => in_iord_bl_call_if_loop_1_i_fifodata[95].IN1
in_iord_bl_call_if_loop_1_i_fifodata[96] => in_iord_bl_call_if_loop_1_i_fifodata[96].IN1
in_iord_bl_call_if_loop_1_i_fifodata[97] => in_iord_bl_call_if_loop_1_i_fifodata[97].IN1
in_iord_bl_call_if_loop_1_i_fifodata[98] => in_iord_bl_call_if_loop_1_i_fifodata[98].IN1
in_iord_bl_call_if_loop_1_i_fifodata[99] => in_iord_bl_call_if_loop_1_i_fifodata[99].IN1
in_iord_bl_call_if_loop_1_i_fifodata[100] => in_iord_bl_call_if_loop_1_i_fifodata[100].IN1
in_iord_bl_call_if_loop_1_i_fifodata[101] => in_iord_bl_call_if_loop_1_i_fifodata[101].IN1
in_iord_bl_call_if_loop_1_i_fifodata[102] => in_iord_bl_call_if_loop_1_i_fifodata[102].IN1
in_iord_bl_call_if_loop_1_i_fifodata[103] => in_iord_bl_call_if_loop_1_i_fifodata[103].IN1
in_iord_bl_call_if_loop_1_i_fifodata[104] => in_iord_bl_call_if_loop_1_i_fifodata[104].IN1
in_iord_bl_call_if_loop_1_i_fifodata[105] => in_iord_bl_call_if_loop_1_i_fifodata[105].IN1
in_iord_bl_call_if_loop_1_i_fifodata[106] => in_iord_bl_call_if_loop_1_i_fifodata[106].IN1
in_iord_bl_call_if_loop_1_i_fifodata[107] => in_iord_bl_call_if_loop_1_i_fifodata[107].IN1
in_iord_bl_call_if_loop_1_i_fifodata[108] => in_iord_bl_call_if_loop_1_i_fifodata[108].IN1
in_iord_bl_call_if_loop_1_i_fifodata[109] => in_iord_bl_call_if_loop_1_i_fifodata[109].IN1
in_iord_bl_call_if_loop_1_i_fifodata[110] => in_iord_bl_call_if_loop_1_i_fifodata[110].IN1
in_iord_bl_call_if_loop_1_i_fifodata[111] => in_iord_bl_call_if_loop_1_i_fifodata[111].IN1
in_iord_bl_call_if_loop_1_i_fifodata[112] => in_iord_bl_call_if_loop_1_i_fifodata[112].IN1
in_iord_bl_call_if_loop_1_i_fifodata[113] => in_iord_bl_call_if_loop_1_i_fifodata[113].IN1
in_iord_bl_call_if_loop_1_i_fifodata[114] => in_iord_bl_call_if_loop_1_i_fifodata[114].IN1
in_iord_bl_call_if_loop_1_i_fifodata[115] => in_iord_bl_call_if_loop_1_i_fifodata[115].IN1
in_iord_bl_call_if_loop_1_i_fifodata[116] => in_iord_bl_call_if_loop_1_i_fifodata[116].IN1
in_iord_bl_call_if_loop_1_i_fifodata[117] => in_iord_bl_call_if_loop_1_i_fifodata[117].IN1
in_iord_bl_call_if_loop_1_i_fifodata[118] => in_iord_bl_call_if_loop_1_i_fifodata[118].IN1
in_iord_bl_call_if_loop_1_i_fifodata[119] => in_iord_bl_call_if_loop_1_i_fifodata[119].IN1
in_iord_bl_call_if_loop_1_i_fifodata[120] => in_iord_bl_call_if_loop_1_i_fifodata[120].IN1
in_iord_bl_call_if_loop_1_i_fifodata[121] => in_iord_bl_call_if_loop_1_i_fifodata[121].IN1
in_iord_bl_call_if_loop_1_i_fifodata[122] => in_iord_bl_call_if_loop_1_i_fifodata[122].IN1
in_iord_bl_call_if_loop_1_i_fifodata[123] => in_iord_bl_call_if_loop_1_i_fifodata[123].IN1
in_iord_bl_call_if_loop_1_i_fifodata[124] => in_iord_bl_call_if_loop_1_i_fifodata[124].IN1
in_iord_bl_call_if_loop_1_i_fifodata[125] => in_iord_bl_call_if_loop_1_i_fifodata[125].IN1
in_iord_bl_call_if_loop_1_i_fifodata[126] => in_iord_bl_call_if_loop_1_i_fifodata[126].IN1
in_iord_bl_call_if_loop_1_i_fifodata[127] => in_iord_bl_call_if_loop_1_i_fifodata[127].IN1
in_iord_bl_call_if_loop_1_i_fifovalid[0] => in_iord_bl_call_if_loop_1_i_fifovalid[0].IN1
in_iowr_bl_return_if_loop_1_i_fifoready[0] => in_iowr_bl_return_if_loop_1_i_fifoready[0].IN1
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
in_lm1_if_loop_1_avm_readdatavalid[0] => in_lm1_if_loop_1_avm_readdatavalid[0].IN1
in_lm1_if_loop_1_avm_waitrequest[0] => in_lm1_if_loop_1_avm_waitrequest[0].IN1
in_lm1_if_loop_1_avm_writeack[0] => in_lm1_if_loop_1_avm_writeack[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_start[0] => in_start[0].IN1
in_valid_in[0] => in_valid_in[0].IN2
out_iord_bl_call_if_loop_1_o_fifoalmost_full[0] <= if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start.out_iord_bl_call_if_loop_1_o_fifoalmost_full
out_iord_bl_call_if_loop_1_o_fifoready[0] <= if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start.out_iord_bl_call_if_loop_1_o_fifoready
out_iowr_bl_return_if_loop_1_o_fifodata[0] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[1] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[2] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[3] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[4] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[5] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[6] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[7] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[8] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[9] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[10] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[11] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[12] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[13] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[14] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[15] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[16] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[17] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[18] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[19] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[20] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[21] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[22] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[23] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[24] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[25] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[26] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[27] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[28] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[29] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[30] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[31] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifovalid[0] <= if_loop_1_bb_B3:thebb_if_loop_1_B3.out_iowr_bl_return_if_loop_1_o_fifovalid
out_lm1_if_loop_1_avm_address[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[1] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[2] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[3] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[4] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[5] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[6] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[7] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[8] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[9] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[10] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[11] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[12] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[13] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[14] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[15] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[16] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[17] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[18] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[19] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[20] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[21] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[22] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[23] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[24] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[25] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[26] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[27] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[28] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[29] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[30] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[31] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_burstcount[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_burstcount
out_lm1_if_loop_1_avm_byteenable[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_enable[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_enable
out_lm1_if_loop_1_avm_read[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_read
out_lm1_if_loop_1_avm_write[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_write
out_lm1_if_loop_1_avm_writedata[0] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= if_loop_1_bb_B2:thebb_if_loop_1_B2.out_lm1_if_loop_1_avm_writedata
out_stall_out[0] <= if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN13
resetn => resetn.IN13


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3_sr_0:thebb_if_loop_1_B3_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2
in_flush[0] => in_flush[0].IN1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
in_lm1_if_loop_1_avm_readdatavalid[0] => in_lm1_if_loop_1_avm_readdatavalid[0].IN1
in_lm1_if_loop_1_avm_waitrequest[0] => in_lm1_if_loop_1_avm_waitrequest[0].IN1
in_lm1_if_loop_1_avm_writeack[0] => in_lm1_if_loop_1_avm_writeack[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out
out_exiting_valid_out[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out
out_intel_reserved_ffwd_3_0[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_intel_reserved_ffwd_3_0
out_lm1_if_loop_1_avm_address[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[1] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[2] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[3] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[4] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[5] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[6] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[7] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[8] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[9] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[10] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[11] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[12] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[13] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[14] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[15] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[16] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[17] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[18] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[19] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[20] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[21] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[22] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[23] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[24] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[25] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[26] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[27] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[28] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[29] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[30] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[31] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_burstcount[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_burstcount
out_lm1_if_loop_1_avm_byteenable[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_enable[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_enable
out_lm1_if_loop_1_avm_read[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_read
out_lm1_if_loop_1_avm_write[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_write
out_lm1_if_loop_1_avm_writedata[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_lm1_if_loop_1_avm_writedata
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= if_loop_1_B2_merge:theif_loop_1_B2_merge.out_stall_out_0
out_stall_out_1[0] <= if_loop_1_B2_merge:theif_loop_1_B2_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= if_loop_1_B2_branch:theif_loop_1_B2_branch.out_valid_out_0
out_valid_out_1[0] <= if_loop_1_B2_branch:theif_loop_1_B2_branch.out_valid_out_1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_B2_branch:theif_loop_1_B2_branch
in_c0_exe2[0] => valid_out_0_and_q[0].IN0
in_c0_exe2[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_stall_out[0] <= if_loop_1_B2_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_B2_merge:theif_loop_1_B2_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region
out_lm1_if_loop_1_avm_address[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[1] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[2] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[3] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[4] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[5] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[6] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[7] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[8] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[9] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[10] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[11] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[12] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[13] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[14] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[15] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[16] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[17] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[18] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[19] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[20] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[21] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[22] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[23] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[24] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[25] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[26] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[27] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[28] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[29] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[30] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[31] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_enable[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_enable
out_lm1_if_loop_1_avm_read[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_read
out_lm1_if_loop_1_avm_write[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_write
out_lm1_if_loop_1_avm_writedata[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_byteenable[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_burstcount[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_lm1_if_loop_1_avm_burstcount
out_c0_exe2[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_c0_exit16_2_tpl
out_valid_out[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_o_valid
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
in_lm1_if_loop_1_avm_writeack[0] => in_lm1_if_loop_1_avm_writeack[0].IN1
in_lm1_if_loop_1_avm_waitrequest[0] => in_lm1_if_loop_1_avm_waitrequest[0].IN1
in_lm1_if_loop_1_avm_readdatavalid[0] => in_lm1_if_loop_1_avm_readdatavalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_pipeline_valid_out
in_flush[0] => in_flush[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
out_intel_reserved_ffwd_3_0[0] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x.out_intel_reserved_ffwd_3_0
in_stall_in[0] => SE_out_i_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_B2_merge_reg:theif_loop_1_B2_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= if_loop_1_B2_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= if_loop_1_B2_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => if_loop_1_B2_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => if_loop_1_B2_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => if_loop_1_B2_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_if_loop_1_B2_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= if_loop_1_B2_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => if_loop_1_B2_merge_reg_data_reg_0_x_q[0].CLK
clock => if_loop_1_B2_merge_reg_valid_reg_q[0].CLK
resetn => if_loop_1_B2_merge_reg_data_reg_0_x_q[0].ACLR
resetn => if_loop_1_B2_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x
out_c0_exit16_0_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x.out_data_out_0_tpl
out_c0_exit16_1_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x.out_data_out_1_tpl
out_c0_exit16_2_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x.out_data_out_2_tpl
out_o_valid[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out
out_intel_reserved_ffwd_3_0[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_intel_reserved_ffwd_3_0
out_lm1_if_loop_1_avm_address[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[1] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[2] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[3] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[4] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[5] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[6] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[7] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[8] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[9] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[10] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[11] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[12] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[13] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[14] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[15] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[16] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[17] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[18] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[19] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[20] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[21] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[22] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[23] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[24] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[25] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[26] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[27] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[28] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[29] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[30] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[31] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_burstcount[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_burstcount
out_lm1_if_loop_1_avm_byteenable[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_enable[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_enable
out_lm1_if_loop_1_avm_read[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_read
out_lm1_if_loop_1_avm_write[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_write
out_lm1_if_loop_1_avm_writedata[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_lm1_if_loop_1_avm_writedata
in_c0_eni1_0_tpl[0] => in_c0_eni1_0_tpl[0].IN1
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_pipeline_valid_out
in_lm1_if_loop_1_avm_readdatavalid[0] => in_lm1_if_loop_1_avm_readdatavalid[0].IN1
in_lm1_if_loop_1_avm_waitrequest[0] => in_lm1_if_loop_1_avm_waitrequest[0].IN1
in_lm1_if_loop_1_avm_writeack[0] => in_lm1_if_loop_1_avm_writeack[0].IN1
in_flush[0] => in_flush[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x
out_lm1_if_loop_1_avm_address[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[1] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[2] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[3] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[4] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[5] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[6] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[7] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[8] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[9] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[10] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[11] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[12] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[13] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[14] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[15] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[16] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[17] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[18] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[19] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[20] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[21] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[22] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[23] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[24] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[25] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[26] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[27] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[28] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[29] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[30] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_address[31] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_address
out_lm1_if_loop_1_avm_enable[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_enable
out_lm1_if_loop_1_avm_read[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_read
out_lm1_if_loop_1_avm_write[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_write
out_lm1_if_loop_1_avm_writedata[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_writedata
out_lm1_if_loop_1_avm_byteenable[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_byteenable
out_lm1_if_loop_1_avm_burstcount[0] <= if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122.out_lm1_if_loop_1_avm_burstcount
out_c0_exi2_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi2_1_tpl[0] <= redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi2_2_tpl[0] <= dspba_delay_ver:redist2_i_masked_if_loop_145_q_9.xout
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_if_loop_11[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni1_0_tpl[0] => ~NO_FANOUT~
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => in_i_valid[0].IN1
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
in_lm1_if_loop_1_avm_writeack[0] => in_lm1_if_loop_1_avm_writeack[0].IN1
in_lm1_if_loop_1_avm_waitrequest[0] => in_lm1_if_loop_1_avm_waitrequest[0].IN1
in_lm1_if_loop_1_avm_readdatavalid[0] => in_lm1_if_loop_1_avm_readdatavalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_valid_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_if_loop_16_exiting_stall_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16.out_pipeline_valid_out
in_flush[0] => in_flush[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN2
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
out_intel_reserved_ffwd_3_0[0] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144.out_intel_reserved_ffwd_3_0
clock => clock.IN26
resetn => resetn.IN26


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112
out_dest_data_out_2_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_dest_data_out_2_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.valid_out
in_intel_reserved_ffwd_2_0[0] => element_extension2_q[0].IN1
in_intel_reserved_ffwd_2_0[1] => element_extension2_q[1].IN1
in_intel_reserved_ffwd_2_0[2] => element_extension2_q[2].IN1
in_intel_reserved_ffwd_2_0[3] => element_extension2_q[3].IN1
in_intel_reserved_ffwd_2_0[4] => element_extension2_q[4].IN1
in_intel_reserved_ffwd_2_0[5] => element_extension2_q[5].IN1
in_intel_reserved_ffwd_2_0[6] => element_extension2_q[6].IN1
in_intel_reserved_ffwd_2_0[7] => element_extension2_q[7].IN1
in_intel_reserved_ffwd_2_0[8] => element_extension2_q[8].IN1
in_intel_reserved_ffwd_2_0[9] => element_extension2_q[9].IN1
in_intel_reserved_ffwd_2_0[10] => element_extension2_q[10].IN1
in_intel_reserved_ffwd_2_0[11] => element_extension2_q[11].IN1
in_intel_reserved_ffwd_2_0[12] => element_extension2_q[12].IN1
in_intel_reserved_ffwd_2_0[13] => element_extension2_q[13].IN1
in_intel_reserved_ffwd_2_0[14] => element_extension2_q[14].IN1
in_intel_reserved_ffwd_2_0[15] => element_extension2_q[15].IN1
in_intel_reserved_ffwd_2_0[16] => element_extension2_q[16].IN1
in_intel_reserved_ffwd_2_0[17] => element_extension2_q[17].IN1
in_intel_reserved_ffwd_2_0[18] => element_extension2_q[18].IN1
in_intel_reserved_ffwd_2_0[19] => element_extension2_q[19].IN1
in_intel_reserved_ffwd_2_0[20] => element_extension2_q[20].IN1
in_intel_reserved_ffwd_2_0[21] => element_extension2_q[21].IN1
in_intel_reserved_ffwd_2_0[22] => element_extension2_q[22].IN1
in_intel_reserved_ffwd_2_0[23] => element_extension2_q[23].IN1
in_intel_reserved_ffwd_2_0[24] => element_extension2_q[24].IN1
in_intel_reserved_ffwd_2_0[25] => element_extension2_q[25].IN1
in_intel_reserved_ffwd_2_0[26] => element_extension2_q[26].IN1
in_intel_reserved_ffwd_2_0[27] => element_extension2_q[27].IN1
in_intel_reserved_ffwd_2_0[28] => element_extension2_q[28].IN1
in_intel_reserved_ffwd_2_0[29] => element_extension2_q[29].IN1
in_intel_reserved_ffwd_2_0[30] => element_extension2_q[30].IN1
in_intel_reserved_ffwd_2_0[31] => element_extension2_q[31].IN1
in_intel_reserved_ffwd_2_0[32] => element_extension2_q[32].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_in[38] => data_out[38].DATAIN
data_in[39] => data_out[39].DATAIN
data_in[40] => data_out[40].DATAIN
data_in[41] => data_out[41].DATAIN
data_in[42] => data_out[42].DATAIN
data_in[43] => data_out[43].DATAIN
data_in[44] => data_out[44].DATAIN
data_in[45] => data_out[45].DATAIN
data_in[46] => data_out[46].DATAIN
data_in[47] => data_out[47].DATAIN
data_in[48] => data_out[48].DATAIN
data_in[49] => data_out[49].DATAIN
data_in[50] => data_out[50].DATAIN
data_in[51] => data_out[51].DATAIN
data_in[52] => data_out[52].DATAIN
data_in[53] => data_out[53].DATAIN
data_in[54] => data_out[54].DATAIN
data_in[55] => data_out[55].DATAIN
data_in[56] => data_out[56].DATAIN
data_in[57] => data_out[57].DATAIN
data_in[58] => data_out[58].DATAIN
data_in[59] => data_out[59].DATAIN
data_in[60] => data_out[60].DATAIN
data_in[61] => data_out[61].DATAIN
data_in[62] => data_out[62].DATAIN
data_in[63] => data_out[63].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_in[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_in[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_in[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_in[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_in[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_in[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_in[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_in[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_in[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_in[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_in[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_in[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_in[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_in[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_in[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_in[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_in[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_in[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_in[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_in[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_in[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_in[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_in[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_in[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_in[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_in[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_data_out[32] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.valid_out
in_feedback_stall_in_6[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_6[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[1] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[2] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[3] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[4] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[5] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[6] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[7] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[8] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[9] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[10] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[11] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[12] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[13] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[14] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[15] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[16] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[17] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[18] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[19] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[20] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[21] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[22] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[23] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[24] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[25] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[26] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[27] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[28] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[29] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[30] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[31] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[32] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[33] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[34] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[35] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[36] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[37] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[38] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[39] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[40] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[41] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[42] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[43] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[44] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[45] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[46] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[47] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[48] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[49] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[50] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[51] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[52] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[53] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[54] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[55] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[56] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[57] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[58] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[59] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[60] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[61] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[62] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_out_6[63] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_out
out_feedback_valid_out_6[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_keep_going[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
data_in[32] => feedback[32].IN1
data_in[33] => feedback[33].IN1
data_in[34] => feedback[34].IN1
data_in[35] => feedback[35].IN1
data_in[36] => feedback[36].IN1
data_in[37] => feedback[37].IN1
data_in[38] => feedback[38].IN1
data_in[39] => feedback[39].IN1
data_in[40] => feedback[40].IN1
data_in[41] => feedback[41].IN1
data_in[42] => feedback[42].IN1
data_in[43] => feedback[43].IN1
data_in[44] => feedback[44].IN1
data_in[45] => feedback[45].IN1
data_in[46] => feedback[46].IN1
data_in[47] => feedback[47].IN1
data_in[48] => feedback[48].IN1
data_in[49] => feedback[49].IN1
data_in[50] => feedback[50].IN1
data_in[51] => feedback[51].IN1
data_in[52] => feedback[52].IN1
data_in[53] => feedback[53].IN1
data_in[54] => feedback[54].IN1
data_in[55] => feedback[55].IN1
data_in[56] => feedback[56].IN1
data_in[57] => feedback[57].IN1
data_in[58] => feedback[58].IN1
data_in[59] => feedback[59].IN1
data_in[60] => feedback[60].IN1
data_in[61] => feedback[61].IN1
data_in[62] => feedback[62].IN1
data_in[63] => feedback[63].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= feedback[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= feedback[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= feedback[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= feedback[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= feedback[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= feedback[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= feedback[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= feedback[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= feedback[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= feedback[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= feedback[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= feedback[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= feedback[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= feedback[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= feedback[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= feedback[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= feedback[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= feedback[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= feedback[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= feedback[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= feedback[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= feedback[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= feedback[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= feedback[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= feedback[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= feedback[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= feedback[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= feedback[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= feedback[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= feedback[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= feedback[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= feedback[63].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_out[32] <= acl_data_fifo:fifo.data_out
feedback_out[33] <= acl_data_fifo:fifo.data_out
feedback_out[34] <= acl_data_fifo:fifo.data_out
feedback_out[35] <= acl_data_fifo:fifo.data_out
feedback_out[36] <= acl_data_fifo:fifo.data_out
feedback_out[37] <= acl_data_fifo:fifo.data_out
feedback_out[38] <= acl_data_fifo:fifo.data_out
feedback_out[39] <= acl_data_fifo:fifo.data_out
feedback_out[40] <= acl_data_fifo:fifo.data_out
feedback_out[41] <= acl_data_fifo:fifo.data_out
feedback_out[42] <= acl_data_fifo:fifo.data_out
feedback_out[43] <= acl_data_fifo:fifo.data_out
feedback_out[44] <= acl_data_fifo:fifo.data_out
feedback_out[45] <= acl_data_fifo:fifo.data_out
feedback_out[46] <= acl_data_fifo:fifo.data_out
feedback_out[47] <= acl_data_fifo:fifo.data_out
feedback_out[48] <= acl_data_fifo:fifo.data_out
feedback_out[49] <= acl_data_fifo:fifo.data_out
feedback_out[50] <= acl_data_fifo:fifo.data_out
feedback_out[51] <= acl_data_fifo:fifo.data_out
feedback_out[52] <= acl_data_fifo:fifo.data_out
feedback_out[53] <= acl_data_fifo:fifo.data_out
feedback_out[54] <= acl_data_fifo:fifo.data_out
feedback_out[55] <= acl_data_fifo:fifo.data_out
feedback_out[56] <= acl_data_fifo:fifo.data_out
feedback_out[57] <= acl_data_fifo:fifo.data_out
feedback_out[58] <= acl_data_fifo:fifo.data_out
feedback_out[59] <= acl_data_fifo:fifo.data_out
feedback_out[60] <= acl_data_fifo:fifo.data_out
feedback_out[61] <= acl_data_fifo:fifo.data_out
feedback_out[62] <= acl_data_fifo:fifo.data_out
feedback_out[63] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_in[33] => r_data_NO_SHIFT_REG[33].DATAIN
data_in[34] => r_data_NO_SHIFT_REG[34].DATAIN
data_in[35] => r_data_NO_SHIFT_REG[35].DATAIN
data_in[36] => r_data_NO_SHIFT_REG[36].DATAIN
data_in[37] => r_data_NO_SHIFT_REG[37].DATAIN
data_in[38] => r_data_NO_SHIFT_REG[38].DATAIN
data_in[39] => r_data_NO_SHIFT_REG[39].DATAIN
data_in[40] => r_data_NO_SHIFT_REG[40].DATAIN
data_in[41] => r_data_NO_SHIFT_REG[41].DATAIN
data_in[42] => r_data_NO_SHIFT_REG[42].DATAIN
data_in[43] => r_data_NO_SHIFT_REG[43].DATAIN
data_in[44] => r_data_NO_SHIFT_REG[44].DATAIN
data_in[45] => r_data_NO_SHIFT_REG[45].DATAIN
data_in[46] => r_data_NO_SHIFT_REG[46].DATAIN
data_in[47] => r_data_NO_SHIFT_REG[47].DATAIN
data_in[48] => r_data_NO_SHIFT_REG[48].DATAIN
data_in[49] => r_data_NO_SHIFT_REG[49].DATAIN
data_in[50] => r_data_NO_SHIFT_REG[50].DATAIN
data_in[51] => r_data_NO_SHIFT_REG[51].DATAIN
data_in[52] => r_data_NO_SHIFT_REG[52].DATAIN
data_in[53] => r_data_NO_SHIFT_REG[53].DATAIN
data_in[54] => r_data_NO_SHIFT_REG[54].DATAIN
data_in[55] => r_data_NO_SHIFT_REG[55].DATAIN
data_in[56] => r_data_NO_SHIFT_REG[56].DATAIN
data_in[57] => r_data_NO_SHIFT_REG[57].DATAIN
data_in[58] => r_data_NO_SHIFT_REG[58].DATAIN
data_in[59] => r_data_NO_SHIFT_REG[59].DATAIN
data_in[60] => r_data_NO_SHIFT_REG[60].DATAIN
data_in[61] => r_data_NO_SHIFT_REG[61].DATAIN
data_in[62] => r_data_NO_SHIFT_REG[62].DATAIN
data_in[63] => r_data_NO_SHIFT_REG[63].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= r_data_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= r_data_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= r_data_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= r_data_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= r_data_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= r_data_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= r_data_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= r_data_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= r_data_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= r_data_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= r_data_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= r_data_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= r_data_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= r_data_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= r_data_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= r_data_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= r_data_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= r_data_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= r_data_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= r_data_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= r_data_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= r_data_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= r_data_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= r_data_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= r_data_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= r_data_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= r_data_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= r_data_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= r_data_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= r_data_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= r_data_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_data_out[32] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.valid_out
in_feedback_in_6[0] => in_feedback_in_6[0].IN1
in_feedback_in_6[1] => in_feedback_in_6[1].IN1
in_feedback_in_6[2] => in_feedback_in_6[2].IN1
in_feedback_in_6[3] => in_feedback_in_6[3].IN1
in_feedback_in_6[4] => in_feedback_in_6[4].IN1
in_feedback_in_6[5] => in_feedback_in_6[5].IN1
in_feedback_in_6[6] => in_feedback_in_6[6].IN1
in_feedback_in_6[7] => in_feedback_in_6[7].IN1
in_feedback_in_6[8] => in_feedback_in_6[8].IN1
in_feedback_in_6[9] => in_feedback_in_6[9].IN1
in_feedback_in_6[10] => in_feedback_in_6[10].IN1
in_feedback_in_6[11] => in_feedback_in_6[11].IN1
in_feedback_in_6[12] => in_feedback_in_6[12].IN1
in_feedback_in_6[13] => in_feedback_in_6[13].IN1
in_feedback_in_6[14] => in_feedback_in_6[14].IN1
in_feedback_in_6[15] => in_feedback_in_6[15].IN1
in_feedback_in_6[16] => in_feedback_in_6[16].IN1
in_feedback_in_6[17] => in_feedback_in_6[17].IN1
in_feedback_in_6[18] => in_feedback_in_6[18].IN1
in_feedback_in_6[19] => in_feedback_in_6[19].IN1
in_feedback_in_6[20] => in_feedback_in_6[20].IN1
in_feedback_in_6[21] => in_feedback_in_6[21].IN1
in_feedback_in_6[22] => in_feedback_in_6[22].IN1
in_feedback_in_6[23] => in_feedback_in_6[23].IN1
in_feedback_in_6[24] => in_feedback_in_6[24].IN1
in_feedback_in_6[25] => in_feedback_in_6[25].IN1
in_feedback_in_6[26] => in_feedback_in_6[26].IN1
in_feedback_in_6[27] => in_feedback_in_6[27].IN1
in_feedback_in_6[28] => in_feedback_in_6[28].IN1
in_feedback_in_6[29] => in_feedback_in_6[29].IN1
in_feedback_in_6[30] => in_feedback_in_6[30].IN1
in_feedback_in_6[31] => in_feedback_in_6[31].IN1
in_feedback_in_6[32] => in_feedback_in_6[32].IN1
in_feedback_in_6[33] => in_feedback_in_6[33].IN1
in_feedback_in_6[34] => in_feedback_in_6[34].IN1
in_feedback_in_6[35] => in_feedback_in_6[35].IN1
in_feedback_in_6[36] => in_feedback_in_6[36].IN1
in_feedback_in_6[37] => in_feedback_in_6[37].IN1
in_feedback_in_6[38] => in_feedback_in_6[38].IN1
in_feedback_in_6[39] => in_feedback_in_6[39].IN1
in_feedback_in_6[40] => in_feedback_in_6[40].IN1
in_feedback_in_6[41] => in_feedback_in_6[41].IN1
in_feedback_in_6[42] => in_feedback_in_6[42].IN1
in_feedback_in_6[43] => in_feedback_in_6[43].IN1
in_feedback_in_6[44] => in_feedback_in_6[44].IN1
in_feedback_in_6[45] => in_feedback_in_6[45].IN1
in_feedback_in_6[46] => in_feedback_in_6[46].IN1
in_feedback_in_6[47] => in_feedback_in_6[47].IN1
in_feedback_in_6[48] => in_feedback_in_6[48].IN1
in_feedback_in_6[49] => in_feedback_in_6[49].IN1
in_feedback_in_6[50] => in_feedback_in_6[50].IN1
in_feedback_in_6[51] => in_feedback_in_6[51].IN1
in_feedback_in_6[52] => in_feedback_in_6[52].IN1
in_feedback_in_6[53] => in_feedback_in_6[53].IN1
in_feedback_in_6[54] => in_feedback_in_6[54].IN1
in_feedback_in_6[55] => in_feedback_in_6[55].IN1
in_feedback_in_6[56] => in_feedback_in_6[56].IN1
in_feedback_in_6[57] => in_feedback_in_6[57].IN1
in_feedback_in_6[58] => in_feedback_in_6[58].IN1
in_feedback_in_6[59] => in_feedback_in_6[59].IN1
in_feedback_in_6[60] => in_feedback_in_6[60].IN1
in_feedback_in_6[61] => in_feedback_in_6[61].IN1
in_feedback_in_6[62] => in_feedback_in_6[62].IN1
in_feedback_in_6[63] => in_feedback_in_6[63].IN1
in_feedback_valid_in_6[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_6[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_dir[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
data_in[32] => data_out.DATAA
data_in[33] => data_out.DATAA
data_in[34] => data_out.DATAA
data_in[35] => data_out.DATAA
data_in[36] => data_out.DATAA
data_in[37] => data_out.DATAA
data_in[38] => data_out.DATAA
data_in[39] => data_out.DATAA
data_in[40] => data_out.DATAA
data_in[41] => data_out.DATAA
data_in[42] => data_out.DATAA
data_in[43] => data_out.DATAA
data_in[44] => data_out.DATAA
data_in[45] => data_out.DATAA
data_in[46] => data_out.DATAA
data_in[47] => data_out.DATAA
data_in[48] => data_out.DATAA
data_in[49] => data_out.DATAA
data_in[50] => data_out.DATAA
data_in[51] => data_out.DATAA
data_in[52] => data_out.DATAA
data_in[53] => data_out.DATAA
data_in[54] => data_out.DATAA
data_in[55] => data_out.DATAA
data_in[56] => data_out.DATAA
data_in[57] => data_out.DATAA
data_in[58] => data_out.DATAA
data_in[59] => data_out.DATAA
data_in[60] => data_out.DATAA
data_in[61] => data_out.DATAA
data_in[62] => data_out.DATAA
data_in[63] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_in[32] => data_out.DATAB
feedback_in[33] => data_out.DATAB
feedback_in[34] => data_out.DATAB
feedback_in[35] => data_out.DATAB
feedback_in[36] => data_out.DATAB
feedback_in[37] => data_out.DATAB
feedback_in[38] => data_out.DATAB
feedback_in[39] => data_out.DATAB
feedback_in[40] => data_out.DATAB
feedback_in[41] => data_out.DATAB
feedback_in[42] => data_out.DATAB
feedback_in[43] => data_out.DATAB
feedback_in[44] => data_out.DATAB
feedback_in[45] => data_out.DATAB
feedback_in[46] => data_out.DATAB
feedback_in[47] => data_out.DATAB
feedback_in[48] => data_out.DATAB
feedback_in[49] => data_out.DATAB
feedback_in[50] => data_out.DATAB
feedback_in[51] => data_out.DATAB
feedback_in[52] => data_out.DATAB
feedback_in[53] => data_out.DATAB
feedback_in[54] => data_out.DATAB
feedback_in[55] => data_out.DATAB
feedback_in[56] => data_out.DATAB
feedback_in[57] => data_out.DATAB
feedback_in[58] => data_out.DATAB
feedback_in[59] => data_out.DATAB
feedback_in[60] => data_out.DATAB
feedback_in[61] => data_out.DATAB
feedback_in[62] => data_out.DATAB
feedback_in[63] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11.valid_out
in_intel_reserved_ffwd_0_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:i_unnamed_if_loop_138_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11.valid_out
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_notexitcond_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_if_loop_11_data_in_bitsignaltemp.IN1
in_first_cleanup[0] => i_llvm_fpga_push_i1_notexitcond_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.valid_out
in_feedback_stall_in_9[0] => i_llvm_fpga_push_i4_initerations_push9_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_9[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[1] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[2] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[3] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[4] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[5] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[6] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_out_9[7] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_out
out_feedback_valid_out_9[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i4_initerations_push9_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_keep_going[0] => i_llvm_fpga_push_i4_initerations_push9_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i4_initerations_push9_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.valid_out
in_feedback_in_9[0] => in_feedback_in_9[0].IN1
in_feedback_in_9[1] => in_feedback_in_9[1].IN1
in_feedback_in_9[2] => in_feedback_in_9[2].IN1
in_feedback_in_9[3] => in_feedback_in_9[3].IN1
in_feedback_in_9[4] => in_feedback_in_9[4].IN1
in_feedback_in_9[5] => in_feedback_in_9[5].IN1
in_feedback_in_9[6] => in_feedback_in_9[6].IN1
in_feedback_in_9[7] => in_feedback_in_9[7].IN1
in_feedback_valid_in_9[0] => i_llvm_fpga_pop_i4_initerations_pop9_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_9[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_dir[0] => i_llvm_fpga_pop_i4_initerations_pop9_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i4_initerations_pop9_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11.valid_out
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_lastiniteration_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_lastiniteration_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_if_loop_11_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_lastiniteration_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_if_loop_11_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11
clock => clock.IN4
resetn => resetn.IN1
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= acl_push:push.ecc_err_status
ecc_err_status[1] <= acl_push:push.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_pop:pop1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_pop:pop1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_pop:pop2
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_pop:pop2|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_push:push
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_push:push|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_push:push|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_push:push|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.valid_out
in_feedback_stall_in_10[0] => i_llvm_fpga_push_i4_cleanups_push10_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_10[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[1] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[2] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[3] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[4] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[5] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[6] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_out_10[7] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_out
out_feedback_valid_out_10[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i4_cleanups_push10_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_keep_going[0] => i_llvm_fpga_push_i4_cleanups_push10_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i4_cleanups_push10_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.valid_out
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
in_feedback_in_10[1] => in_feedback_in_10[1].IN1
in_feedback_in_10[2] => in_feedback_in_10[2].IN1
in_feedback_in_10[3] => in_feedback_in_10[3].IN1
in_feedback_in_10[4] => in_feedback_in_10[4].IN1
in_feedback_in_10[5] => in_feedback_in_10[5].IN1
in_feedback_in_10[6] => in_feedback_in_10[6].IN1
in_feedback_in_10[7] => in_feedback_in_10[7].IN1
in_feedback_valid_in_10[0] => i_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_10[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_dir[0] => i_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11.valid_out
in_intel_reserved_ffwd_0_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.valid_out
in_feedback_stall_in_8[0] => i_llvm_fpga_push_i32_i_013_push8_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_8[0] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[1] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[2] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[3] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[4] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[5] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[6] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[7] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[8] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[9] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[10] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[11] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[12] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[13] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[14] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[15] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[16] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[17] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[18] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[19] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[20] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[21] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[22] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[23] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[24] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[25] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[26] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[27] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[28] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[29] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[30] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_out_8[31] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_out
out_feedback_valid_out_8[0] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_i_013_push8_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_i_013_push8_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_i_013_push8_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.valid_out
in_feedback_in_8[0] => in_feedback_in_8[0].IN1
in_feedback_in_8[1] => in_feedback_in_8[1].IN1
in_feedback_in_8[2] => in_feedback_in_8[2].IN1
in_feedback_in_8[3] => in_feedback_in_8[3].IN1
in_feedback_in_8[4] => in_feedback_in_8[4].IN1
in_feedback_in_8[5] => in_feedback_in_8[5].IN1
in_feedback_in_8[6] => in_feedback_in_8[6].IN1
in_feedback_in_8[7] => in_feedback_in_8[7].IN1
in_feedback_in_8[8] => in_feedback_in_8[8].IN1
in_feedback_in_8[9] => in_feedback_in_8[9].IN1
in_feedback_in_8[10] => in_feedback_in_8[10].IN1
in_feedback_in_8[11] => in_feedback_in_8[11].IN1
in_feedback_in_8[12] => in_feedback_in_8[12].IN1
in_feedback_in_8[13] => in_feedback_in_8[13].IN1
in_feedback_in_8[14] => in_feedback_in_8[14].IN1
in_feedback_in_8[15] => in_feedback_in_8[15].IN1
in_feedback_in_8[16] => in_feedback_in_8[16].IN1
in_feedback_in_8[17] => in_feedback_in_8[17].IN1
in_feedback_in_8[18] => in_feedback_in_8[18].IN1
in_feedback_in_8[19] => in_feedback_in_8[19].IN1
in_feedback_in_8[20] => in_feedback_in_8[20].IN1
in_feedback_in_8[21] => in_feedback_in_8[21].IN1
in_feedback_in_8[22] => in_feedback_in_8[22].IN1
in_feedback_in_8[23] => in_feedback_in_8[23].IN1
in_feedback_in_8[24] => in_feedback_in_8[24].IN1
in_feedback_in_8[25] => in_feedback_in_8[25].IN1
in_feedback_in_8[26] => in_feedback_in_8[26].IN1
in_feedback_in_8[27] => in_feedback_in_8[27].IN1
in_feedback_in_8[28] => in_feedback_in_8[28].IN1
in_feedback_in_8[29] => in_feedback_in_8[29].IN1
in_feedback_in_8[30] => in_feedback_in_8[30].IN1
in_feedback_in_8[31] => in_feedback_in_8[31].IN1
in_feedback_valid_in_8[0] => i_llvm_fpga_pop_i32_i_013_pop8_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_8[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_i_013_pop8_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_i_013_pop8_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_i_013_pop8_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_i_013_pop8_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119
out_dest_data_out_1_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_dest_data_out_1_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_in[38] => data_out[38].DATAIN
data_in[39] => data_out[39].DATAIN
data_in[40] => data_out[40].DATAIN
data_in[41] => data_out[41].DATAIN
data_in[42] => data_out[42].DATAIN
data_in[43] => data_out[43].DATAIN
data_in[44] => data_out[44].DATAIN
data_in[45] => data_out[45].DATAIN
data_in[46] => data_out[46].DATAIN
data_in[47] => data_out[47].DATAIN
data_in[48] => data_out[48].DATAIN
data_in[49] => data_out[49].DATAIN
data_in[50] => data_out[50].DATAIN
data_in[51] => data_out[51].DATAIN
data_in[52] => data_out[52].DATAIN
data_in[53] => data_out[53].DATAIN
data_in[54] => data_out[54].DATAIN
data_in[55] => data_out[55].DATAIN
data_in[56] => data_out[56].DATAIN
data_in[57] => data_out[57].DATAIN
data_in[58] => data_out[58].DATAIN
data_in[59] => data_out[59].DATAIN
data_in[60] => data_out[60].DATAIN
data_in[61] => data_out[61].DATAIN
data_in[62] => data_out[62].DATAIN
data_in[63] => data_out[63].DATAIN
valid_in => valid_out.DATAIN
stall_out <= <GND>
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_in[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_in[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_in[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_in[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_in[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_in[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_in[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_in[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_in[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_in[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_in[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_in[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_in[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_in[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_in[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_in[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_in[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_in[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_in[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_in[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_in[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_in[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_in[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_in[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_in[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_in[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122
out_o_readdata[0] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[1] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[2] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[3] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[4] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[5] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[6] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[7] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[8] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[9] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[10] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[11] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[12] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[13] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[14] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[15] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[16] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[17] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[18] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[19] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[20] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[21] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[22] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[23] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[24] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[25] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[26] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[27] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[28] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[29] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[30] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[31] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_data_reg_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= readdata_reg_lm1_if_loop_10_readdata_reg_lm1_if_loop_10_valid_reg_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_lm1_if_loop_1_avm_readdata[0] => in_lm1_if_loop_1_avm_readdata[0].IN1
in_lm1_if_loop_1_avm_readdata[1] => in_lm1_if_loop_1_avm_readdata[1].IN1
in_lm1_if_loop_1_avm_readdata[2] => in_lm1_if_loop_1_avm_readdata[2].IN1
in_lm1_if_loop_1_avm_readdata[3] => in_lm1_if_loop_1_avm_readdata[3].IN1
in_lm1_if_loop_1_avm_readdata[4] => in_lm1_if_loop_1_avm_readdata[4].IN1
in_lm1_if_loop_1_avm_readdata[5] => in_lm1_if_loop_1_avm_readdata[5].IN1
in_lm1_if_loop_1_avm_readdata[6] => in_lm1_if_loop_1_avm_readdata[6].IN1
in_lm1_if_loop_1_avm_readdata[7] => in_lm1_if_loop_1_avm_readdata[7].IN1
in_lm1_if_loop_1_avm_readdata[8] => in_lm1_if_loop_1_avm_readdata[8].IN1
in_lm1_if_loop_1_avm_readdata[9] => in_lm1_if_loop_1_avm_readdata[9].IN1
in_lm1_if_loop_1_avm_readdata[10] => in_lm1_if_loop_1_avm_readdata[10].IN1
in_lm1_if_loop_1_avm_readdata[11] => in_lm1_if_loop_1_avm_readdata[11].IN1
in_lm1_if_loop_1_avm_readdata[12] => in_lm1_if_loop_1_avm_readdata[12].IN1
in_lm1_if_loop_1_avm_readdata[13] => in_lm1_if_loop_1_avm_readdata[13].IN1
in_lm1_if_loop_1_avm_readdata[14] => in_lm1_if_loop_1_avm_readdata[14].IN1
in_lm1_if_loop_1_avm_readdata[15] => in_lm1_if_loop_1_avm_readdata[15].IN1
in_lm1_if_loop_1_avm_readdata[16] => in_lm1_if_loop_1_avm_readdata[16].IN1
in_lm1_if_loop_1_avm_readdata[17] => in_lm1_if_loop_1_avm_readdata[17].IN1
in_lm1_if_loop_1_avm_readdata[18] => in_lm1_if_loop_1_avm_readdata[18].IN1
in_lm1_if_loop_1_avm_readdata[19] => in_lm1_if_loop_1_avm_readdata[19].IN1
in_lm1_if_loop_1_avm_readdata[20] => in_lm1_if_loop_1_avm_readdata[20].IN1
in_lm1_if_loop_1_avm_readdata[21] => in_lm1_if_loop_1_avm_readdata[21].IN1
in_lm1_if_loop_1_avm_readdata[22] => in_lm1_if_loop_1_avm_readdata[22].IN1
in_lm1_if_loop_1_avm_readdata[23] => in_lm1_if_loop_1_avm_readdata[23].IN1
in_lm1_if_loop_1_avm_readdata[24] => in_lm1_if_loop_1_avm_readdata[24].IN1
in_lm1_if_loop_1_avm_readdata[25] => in_lm1_if_loop_1_avm_readdata[25].IN1
in_lm1_if_loop_1_avm_readdata[26] => in_lm1_if_loop_1_avm_readdata[26].IN1
in_lm1_if_loop_1_avm_readdata[27] => in_lm1_if_loop_1_avm_readdata[27].IN1
in_lm1_if_loop_1_avm_readdata[28] => in_lm1_if_loop_1_avm_readdata[28].IN1
in_lm1_if_loop_1_avm_readdata[29] => in_lm1_if_loop_1_avm_readdata[29].IN1
in_lm1_if_loop_1_avm_readdata[30] => in_lm1_if_loop_1_avm_readdata[30].IN1
in_lm1_if_loop_1_avm_readdata[31] => in_lm1_if_loop_1_avm_readdata[31].IN1
in_lm1_if_loop_1_avm_writeack[0] => i_llvm_fpga_mem_lm1_if_loop_11_avm_writeack_bitsignaltemp.IN1
in_lm1_if_loop_1_avm_waitrequest[0] => i_llvm_fpga_mem_lm1_if_loop_11_avm_waitrequest_bitsignaltemp.IN1
in_lm1_if_loop_1_avm_readdatavalid[0] => i_llvm_fpga_mem_lm1_if_loop_11_avm_readdatavalid_bitsignaltemp.IN1
out_lm1_if_loop_1_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_address
out_lm1_if_loop_1_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_enable
out_lm1_if_loop_1_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_read
out_lm1_if_loop_1_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_write
out_lm1_if_loop_1_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_writedata
out_lm1_if_loop_1_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_byteenable
out_lm1_if_loop_1_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_byteenable
out_lm1_if_loop_1_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_byteenable
out_lm1_if_loop_1_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_byteenable
out_lm1_if_loop_1_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.avm_burstcount
in_flush[0] => i_llvm_fpga_mem_lm1_if_loop_11_flush_bitsignaltemp.IN1
in_i_stall[0] => ~NO_FANOUT~
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11.o_stall
in_i_address[0] => addr_trunc_sel_x_b[0].IN1
in_i_address[1] => addr_trunc_sel_x_b[1].IN1
in_i_address[2] => addr_trunc_sel_x_b[2].IN1
in_i_address[3] => addr_trunc_sel_x_b[3].IN1
in_i_address[4] => addr_trunc_sel_x_b[4].IN1
in_i_address[5] => addr_trunc_sel_x_b[5].IN1
in_i_address[6] => addr_trunc_sel_x_b[6].IN1
in_i_address[7] => addr_trunc_sel_x_b[7].IN1
in_i_address[8] => addr_trunc_sel_x_b[8].IN1
in_i_address[9] => addr_trunc_sel_x_b[9].IN1
in_i_address[10] => addr_trunc_sel_x_b[10].IN1
in_i_address[11] => addr_trunc_sel_x_b[11].IN1
in_i_address[12] => addr_trunc_sel_x_b[12].IN1
in_i_address[13] => addr_trunc_sel_x_b[13].IN1
in_i_address[14] => addr_trunc_sel_x_b[14].IN1
in_i_address[15] => addr_trunc_sel_x_b[15].IN1
in_i_address[16] => addr_trunc_sel_x_b[16].IN1
in_i_address[17] => addr_trunc_sel_x_b[17].IN1
in_i_address[18] => addr_trunc_sel_x_b[18].IN1
in_i_address[19] => addr_trunc_sel_x_b[19].IN1
in_i_address[20] => addr_trunc_sel_x_b[20].IN1
in_i_address[21] => addr_trunc_sel_x_b[21].IN1
in_i_address[22] => addr_trunc_sel_x_b[22].IN1
in_i_address[23] => addr_trunc_sel_x_b[23].IN1
in_i_address[24] => addr_trunc_sel_x_b[24].IN1
in_i_address[25] => addr_trunc_sel_x_b[25].IN1
in_i_address[26] => addr_trunc_sel_x_b[26].IN1
in_i_address[27] => addr_trunc_sel_x_b[27].IN1
in_i_address[28] => addr_trunc_sel_x_b[28].IN1
in_i_address[29] => addr_trunc_sel_x_b[29].IN1
in_i_address[30] => addr_trunc_sel_x_b[30].IN1
in_i_address[31] => addr_trunc_sel_x_b[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm1_if_loop_11_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm1_if_loop_11_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11|lsu_pipelined_read:pipelined_read
clk => clk.IN1
resetn => resetn.IN1
i_predicate => lsu_i_valid.IN0
o_stall <= stall_to_fifo.DB_MAX_OUTPUT_PORT_TYPE
i_valid => lsu_i_valid.IN1
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => avm_address[2].DATAIN
i_address[3] => avm_address[3].DATAIN
i_address[4] => avm_address[4].DATAIN
i_address[5] => avm_address[5].DATAIN
i_address[6] => avm_address[6].DATAIN
i_address[7] => avm_address[7].DATAIN
i_address[8] => avm_address[8].DATAIN
i_address[9] => avm_address[9].DATAIN
i_address[10] => avm_address[10].DATAIN
i_address[11] => avm_address[11].DATAIN
i_address[12] => avm_address[12].DATAIN
i_address[13] => avm_address[13].DATAIN
i_address[14] => avm_address[14].DATAIN
i_address[15] => avm_address[15].DATAIN
i_address[16] => avm_address[16].DATAIN
i_address[17] => avm_address[17].DATAIN
i_address[18] => avm_address[18].DATAIN
i_address[19] => avm_address[19].DATAIN
i_address[20] => avm_address[20].DATAIN
i_address[21] => avm_address[21].DATAIN
i_address[22] => avm_address[22].DATAIN
i_address[23] => avm_address[23].DATAIN
i_address[24] => avm_address[24].DATAIN
i_address[25] => avm_address[25].DATAIN
i_address[26] => avm_address[26].DATAIN
i_address[27] => avm_address[27].DATAIN
i_address[28] => avm_address[28].DATAIN
i_address[29] => avm_address[29].DATAIN
i_address[30] => avm_address[30].DATAIN
i_address[31] => avm_address[31].DATAIN
i_stall => read_used.IN0
o_valid <= avm_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= i_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= i_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= i_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= i_address[30].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= i_address[31].DB_MAX_OUTPUT_PORT_TYPE
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => o_readdata[0].DATAIN
avm_readdata[1] => o_readdata[1].DATAIN
avm_readdata[2] => o_readdata[2].DATAIN
avm_readdata[3] => o_readdata[3].DATAIN
avm_readdata[4] => o_readdata[4].DATAIN
avm_readdata[5] => o_readdata[5].DATAIN
avm_readdata[6] => o_readdata[6].DATAIN
avm_readdata[7] => o_readdata[7].DATAIN
avm_readdata[8] => o_readdata[8].DATAIN
avm_readdata[9] => o_readdata[9].DATAIN
avm_readdata[10] => o_readdata[10].DATAIN
avm_readdata[11] => o_readdata[11].DATAIN
avm_readdata[12] => o_readdata[12].DATAIN
avm_readdata[13] => o_readdata[13].DATAIN
avm_readdata[14] => o_readdata[14].DATAIN
avm_readdata[15] => o_readdata[15].DATAIN
avm_readdata[16] => o_readdata[16].DATAIN
avm_readdata[17] => o_readdata[17].DATAIN
avm_readdata[18] => o_readdata[18].DATAIN
avm_readdata[19] => o_readdata[19].DATAIN
avm_readdata[20] => o_readdata[20].DATAIN
avm_readdata[21] => o_readdata[21].DATAIN
avm_readdata[22] => o_readdata[22].DATAIN
avm_readdata[23] => o_readdata[23].DATAIN
avm_readdata[24] => o_readdata[24].DATAIN
avm_readdata[25] => o_readdata[25].DATAIN
avm_readdata[26] => o_readdata[26].DATAIN
avm_readdata[27] => o_readdata[27].DATAIN
avm_readdata[28] => o_readdata[28].DATAIN
avm_readdata[29] => o_readdata[29].DATAIN
avm_readdata[30] => o_readdata[30].DATAIN
avm_readdata[31] => o_readdata[31].DATAIN
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => read_used.IN1
avm_readdatavalid => o_valid.DATAIN
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:redist17_sync_together95_aunroll_x_in_i_valid_11
clk => delays[7][0].CLK
clk => delays[6][0].CLK
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[7][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
aclr => delays[5][0].ACLR
aclr => delays[6][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[7][0].ENA
ena => delays[4][0].ENA
ena => delays[5][0].ENA
ena => delays[6][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[7][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:i_masked_if_loop_145_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:redist2_i_masked_if_loop_145_q_9
clk => delays[7][0].CLK
clk => delays[6][0].CLK
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[7][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
aclr => delays[5][0].ACLR
aclr => delays[6][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[7][0].ENA
ena => delays[4][0].ENA
ena => delays[5][0].ENA
ena => delays[6][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[7][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12
clk => delays[8][0].CLK
clk => delays[7][0].CLK
clk => delays[6][0].CLK
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[8][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
aclr => delays[5][0].ACLR
aclr => delays[6][0].ACLR
aclr => delays[7][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[4][0].ENA
ena => delays[8][0].ENA
ena => delays[5][0].ENA
ena => delays[6][0].ENA
ena => delays[7][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[8][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.valid_out
in_feedback_stall_in_7[0] => i_llvm_fpga_push_i32_sum_014_push7_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_7[0] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[1] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[2] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[3] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[4] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[5] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[6] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[7] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[8] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[9] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[10] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[11] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[12] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[13] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[14] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[15] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[16] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[17] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[18] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[19] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[20] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[21] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[22] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[23] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[24] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[25] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[26] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[27] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[28] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[29] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[30] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_out_7[31] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_out
out_feedback_valid_out_7[0] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_sum_014_push7_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_sum_014_push7_if_loop_11_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_sum_014_push7_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:redist13_sync_together95_aunroll_x_in_c0_eni1_1_tpl_12
clk => delays[8][0].CLK
clk => delays[7][0].CLK
clk => delays[6][0].CLK
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[8][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
aclr => delays[5][0].ACLR
aclr => delays[6][0].ACLR
aclr => delays[7][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[4][0].ENA
ena => delays[8][0].ENA
ena => delays[5][0].ENA
ena => delays[6][0].ENA
ena => delays[7][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[8][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.valid_out
in_feedback_in_7[0] => in_feedback_in_7[0].IN1
in_feedback_in_7[1] => in_feedback_in_7[1].IN1
in_feedback_in_7[2] => in_feedback_in_7[2].IN1
in_feedback_in_7[3] => in_feedback_in_7[3].IN1
in_feedback_in_7[4] => in_feedback_in_7[4].IN1
in_feedback_in_7[5] => in_feedback_in_7[5].IN1
in_feedback_in_7[6] => in_feedback_in_7[6].IN1
in_feedback_in_7[7] => in_feedback_in_7[7].IN1
in_feedback_in_7[8] => in_feedback_in_7[8].IN1
in_feedback_in_7[9] => in_feedback_in_7[9].IN1
in_feedback_in_7[10] => in_feedback_in_7[10].IN1
in_feedback_in_7[11] => in_feedback_in_7[11].IN1
in_feedback_in_7[12] => in_feedback_in_7[12].IN1
in_feedback_in_7[13] => in_feedback_in_7[13].IN1
in_feedback_in_7[14] => in_feedback_in_7[14].IN1
in_feedback_in_7[15] => in_feedback_in_7[15].IN1
in_feedback_in_7[16] => in_feedback_in_7[16].IN1
in_feedback_in_7[17] => in_feedback_in_7[17].IN1
in_feedback_in_7[18] => in_feedback_in_7[18].IN1
in_feedback_in_7[19] => in_feedback_in_7[19].IN1
in_feedback_in_7[20] => in_feedback_in_7[20].IN1
in_feedback_in_7[21] => in_feedback_in_7[21].IN1
in_feedback_in_7[22] => in_feedback_in_7[22].IN1
in_feedback_in_7[23] => in_feedback_in_7[23].IN1
in_feedback_in_7[24] => in_feedback_in_7[24].IN1
in_feedback_in_7[25] => in_feedback_in_7[25].IN1
in_feedback_in_7[26] => in_feedback_in_7[26].IN1
in_feedback_in_7[27] => in_feedback_in_7[27].IN1
in_feedback_in_7[28] => in_feedback_in_7[28].IN1
in_feedback_in_7[29] => in_feedback_in_7[29].IN1
in_feedback_in_7[30] => in_feedback_in_7[30].IN1
in_feedback_in_7[31] => in_feedback_in_7[31].IN1
in_feedback_valid_in_7[0] => i_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_7[0] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|acl_pop:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|dspba_delay_ver:redist9_i_first_cleanup_xor_if_loop_14_q_9
clk => delays[7][0].CLK
clk => delays[6][0].CLK
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[7][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
aclr => delays[5][0].ACLR
aclr => delays[6][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[7][0].ENA
ena => delays[4][0].ENA
ena => delays[5][0].ENA
ena => delays[6][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[7][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_3_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
out_intel_reserved_ffwd_3_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11_predicate_in_bitsignaltemp.IN1
in_src_data_in_3_0[0] => in_src_data_in_3_0[0].IN1
in_src_data_in_3_0[1] => in_src_data_in_3_0[1].IN1
in_src_data_in_3_0[2] => in_src_data_in_3_0[2].IN1
in_src_data_in_3_0[3] => in_src_data_in_3_0[3].IN1
in_src_data_in_3_0[4] => in_src_data_in_3_0[4].IN1
in_src_data_in_3_0[5] => in_src_data_in_3_0[5].IN1
in_src_data_in_3_0[6] => in_src_data_in_3_0[6].IN1
in_src_data_in_3_0[7] => in_src_data_in_3_0[7].IN1
in_src_data_in_3_0[8] => in_src_data_in_3_0[8].IN1
in_src_data_in_3_0[9] => in_src_data_in_3_0[9].IN1
in_src_data_in_3_0[10] => in_src_data_in_3_0[10].IN1
in_src_data_in_3_0[11] => in_src_data_in_3_0[11].IN1
in_src_data_in_3_0[12] => in_src_data_in_3_0[12].IN1
in_src_data_in_3_0[13] => in_src_data_in_3_0[13].IN1
in_src_data_in_3_0[14] => in_src_data_in_3_0[14].IN1
in_src_data_in_3_0[15] => in_src_data_in_3_0[15].IN1
in_src_data_in_3_0[16] => in_src_data_in_3_0[16].IN1
in_src_data_in_3_0[17] => in_src_data_in_3_0[17].IN1
in_src_data_in_3_0[18] => in_src_data_in_3_0[18].IN1
in_src_data_in_3_0[19] => in_src_data_in_3_0[19].IN1
in_src_data_in_3_0[20] => in_src_data_in_3_0[20].IN1
in_src_data_in_3_0[21] => in_src_data_in_3_0[21].IN1
in_src_data_in_3_0[22] => in_src_data_in_3_0[22].IN1
in_src_data_in_3_0[23] => in_src_data_in_3_0[23].IN1
in_src_data_in_3_0[24] => in_src_data_in_3_0[24].IN1
in_src_data_in_3_0[25] => in_src_data_in_3_0[25].IN1
in_src_data_in_3_0[26] => in_src_data_in_3_0[26].IN1
in_src_data_in_3_0[27] => in_src_data_in_3_0[27].IN1
in_src_data_in_3_0[28] => in_src_data_in_3_0[28].IN1
in_src_data_in_3_0[29] => in_src_data_in_3_0[29].IN1
in_src_data_in_3_0[30] => in_src_data_in_3_0[30].IN1
in_src_data_in_3_0[31] => in_src_data_in_3_0[31].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x
out_data_out_0_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x.out_o_data_0_tpl
out_data_out_1_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_2_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x.out_o_data_2_tpl
out_valid_out[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x.out_o_valid
in_mask_valid[0] => ~NO_FANOUT~
in_data_in_0_tpl[0] => in_data_in_0_tpl[0].IN1
in_data_in_1_tpl[0] => in_data_in_1_tpl[0].IN1
in_data_in_2_tpl[0] => in_data_in_2_tpl[0].IN1
in_input_accepted[0] => in_input_accepted[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_stall_in[0] => in_stall_in[0].IN1
out_stall_entry[0] <= stall_out_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x
out_o_almost_full[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_almost_full
out_o_data_0_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_data
out_o_data_1_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_data
out_o_data_2_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_data
out_o_valid[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_valid
in_i_data_0_tpl[0] => dsdk_ip_adapt_bitjoin1_q[0].IN1
in_i_data_1_tpl[0] => dsdk_ip_adapt_bitjoin1_q[8].IN1
in_i_data_2_tpl[0] => dsdk_ip_adapt_bitjoin1_q[16].IN1
in_i_valid[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10_i_valid_bitsignaltemp.IN1
in_i_stall[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10.o_stall
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_fr32:auto_generated.wren
data[0] => dpram_fr32:auto_generated.data[0]
data[1] => dpram_fr32:auto_generated.data[1]
data[2] => dpram_fr32:auto_generated.data[2]
data[3] => dpram_fr32:auto_generated.data[3]
data[4] => dpram_fr32:auto_generated.data[4]
data[5] => dpram_fr32:auto_generated.data[5]
data[6] => dpram_fr32:auto_generated.data[6]
data[7] => dpram_fr32:auto_generated.data[7]
data[8] => dpram_fr32:auto_generated.data[8]
data[9] => dpram_fr32:auto_generated.data[9]
data[10] => dpram_fr32:auto_generated.data[10]
data[11] => dpram_fr32:auto_generated.data[11]
data[12] => dpram_fr32:auto_generated.data[12]
data[13] => dpram_fr32:auto_generated.data[13]
data[14] => dpram_fr32:auto_generated.data[14]
data[15] => dpram_fr32:auto_generated.data[15]
data[16] => dpram_fr32:auto_generated.data[16]
data[17] => dpram_fr32:auto_generated.data[17]
data[18] => dpram_fr32:auto_generated.data[18]
data[19] => dpram_fr32:auto_generated.data[19]
data[20] => dpram_fr32:auto_generated.data[20]
data[21] => dpram_fr32:auto_generated.data[21]
data[22] => dpram_fr32:auto_generated.data[22]
data[23] => dpram_fr32:auto_generated.data[23]
wraddress[0] => dpram_fr32:auto_generated.wraddress[0]
wraddress[1] => dpram_fr32:auto_generated.wraddress[1]
wraddress[2] => dpram_fr32:auto_generated.wraddress[2]
wraddress[3] => dpram_fr32:auto_generated.wraddress[3]
wraddress[4] => dpram_fr32:auto_generated.wraddress[4]
inclock => dpram_fr32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_fr32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_fr32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_fr32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_fr32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_fr32:auto_generated.rdaddress[4]
outclock => dpram_fr32:auto_generated.outclock
outclocken => dpram_fr32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_fr32:auto_generated.q[0]
q[1] <= dpram_fr32:auto_generated.q[1]
q[2] <= dpram_fr32:auto_generated.q[2]
q[3] <= dpram_fr32:auto_generated.q[3]
q[4] <= dpram_fr32:auto_generated.q[4]
q[5] <= dpram_fr32:auto_generated.q[5]
q[6] <= dpram_fr32:auto_generated.q[6]
q[7] <= dpram_fr32:auto_generated.q[7]
q[8] <= dpram_fr32:auto_generated.q[8]
q[9] <= dpram_fr32:auto_generated.q[9]
q[10] <= dpram_fr32:auto_generated.q[10]
q[11] <= dpram_fr32:auto_generated.q[11]
q[12] <= dpram_fr32:auto_generated.q[12]
q[13] <= dpram_fr32:auto_generated.q[13]
q[14] <= dpram_fr32:auto_generated.q[14]
q[15] <= dpram_fr32:auto_generated.q[15]
q[16] <= dpram_fr32:auto_generated.q[16]
q[17] <= dpram_fr32:auto_generated.q[17]
q[18] <= dpram_fr32:auto_generated.q[18]
q[19] <= dpram_fr32:auto_generated.q[19]
q[20] <= dpram_fr32:auto_generated.q[20]
q[21] <= dpram_fr32:auto_generated.q[21]
q[22] <= dpram_fr32:auto_generated.q[22]
q[23] <= dpram_fr32:auto_generated.q[23]


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector
out_full[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector.full
out_throttle[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector.throttle
in_dec_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector_dec_pipelined_thread_bitsignaltemp.IN1
in_decrement[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector_decrement_bitsignaltemp.IN1
in_inc_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector_inc_pipelined_thread_bitsignaltemp.IN1
in_increment[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector_increment_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
decrement2 => ~NO_FANOUT~
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2_sr_1:thebb_if_loop_1_B2_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_iord_bl_call_if_loop_1_i_fifodata[0] => in_iord_bl_call_if_loop_1_i_fifodata[0].IN1
in_iord_bl_call_if_loop_1_i_fifodata[1] => in_iord_bl_call_if_loop_1_i_fifodata[1].IN1
in_iord_bl_call_if_loop_1_i_fifodata[2] => in_iord_bl_call_if_loop_1_i_fifodata[2].IN1
in_iord_bl_call_if_loop_1_i_fifodata[3] => in_iord_bl_call_if_loop_1_i_fifodata[3].IN1
in_iord_bl_call_if_loop_1_i_fifodata[4] => in_iord_bl_call_if_loop_1_i_fifodata[4].IN1
in_iord_bl_call_if_loop_1_i_fifodata[5] => in_iord_bl_call_if_loop_1_i_fifodata[5].IN1
in_iord_bl_call_if_loop_1_i_fifodata[6] => in_iord_bl_call_if_loop_1_i_fifodata[6].IN1
in_iord_bl_call_if_loop_1_i_fifodata[7] => in_iord_bl_call_if_loop_1_i_fifodata[7].IN1
in_iord_bl_call_if_loop_1_i_fifodata[8] => in_iord_bl_call_if_loop_1_i_fifodata[8].IN1
in_iord_bl_call_if_loop_1_i_fifodata[9] => in_iord_bl_call_if_loop_1_i_fifodata[9].IN1
in_iord_bl_call_if_loop_1_i_fifodata[10] => in_iord_bl_call_if_loop_1_i_fifodata[10].IN1
in_iord_bl_call_if_loop_1_i_fifodata[11] => in_iord_bl_call_if_loop_1_i_fifodata[11].IN1
in_iord_bl_call_if_loop_1_i_fifodata[12] => in_iord_bl_call_if_loop_1_i_fifodata[12].IN1
in_iord_bl_call_if_loop_1_i_fifodata[13] => in_iord_bl_call_if_loop_1_i_fifodata[13].IN1
in_iord_bl_call_if_loop_1_i_fifodata[14] => in_iord_bl_call_if_loop_1_i_fifodata[14].IN1
in_iord_bl_call_if_loop_1_i_fifodata[15] => in_iord_bl_call_if_loop_1_i_fifodata[15].IN1
in_iord_bl_call_if_loop_1_i_fifodata[16] => in_iord_bl_call_if_loop_1_i_fifodata[16].IN1
in_iord_bl_call_if_loop_1_i_fifodata[17] => in_iord_bl_call_if_loop_1_i_fifodata[17].IN1
in_iord_bl_call_if_loop_1_i_fifodata[18] => in_iord_bl_call_if_loop_1_i_fifodata[18].IN1
in_iord_bl_call_if_loop_1_i_fifodata[19] => in_iord_bl_call_if_loop_1_i_fifodata[19].IN1
in_iord_bl_call_if_loop_1_i_fifodata[20] => in_iord_bl_call_if_loop_1_i_fifodata[20].IN1
in_iord_bl_call_if_loop_1_i_fifodata[21] => in_iord_bl_call_if_loop_1_i_fifodata[21].IN1
in_iord_bl_call_if_loop_1_i_fifodata[22] => in_iord_bl_call_if_loop_1_i_fifodata[22].IN1
in_iord_bl_call_if_loop_1_i_fifodata[23] => in_iord_bl_call_if_loop_1_i_fifodata[23].IN1
in_iord_bl_call_if_loop_1_i_fifodata[24] => in_iord_bl_call_if_loop_1_i_fifodata[24].IN1
in_iord_bl_call_if_loop_1_i_fifodata[25] => in_iord_bl_call_if_loop_1_i_fifodata[25].IN1
in_iord_bl_call_if_loop_1_i_fifodata[26] => in_iord_bl_call_if_loop_1_i_fifodata[26].IN1
in_iord_bl_call_if_loop_1_i_fifodata[27] => in_iord_bl_call_if_loop_1_i_fifodata[27].IN1
in_iord_bl_call_if_loop_1_i_fifodata[28] => in_iord_bl_call_if_loop_1_i_fifodata[28].IN1
in_iord_bl_call_if_loop_1_i_fifodata[29] => in_iord_bl_call_if_loop_1_i_fifodata[29].IN1
in_iord_bl_call_if_loop_1_i_fifodata[30] => in_iord_bl_call_if_loop_1_i_fifodata[30].IN1
in_iord_bl_call_if_loop_1_i_fifodata[31] => in_iord_bl_call_if_loop_1_i_fifodata[31].IN1
in_iord_bl_call_if_loop_1_i_fifodata[32] => in_iord_bl_call_if_loop_1_i_fifodata[32].IN1
in_iord_bl_call_if_loop_1_i_fifodata[33] => in_iord_bl_call_if_loop_1_i_fifodata[33].IN1
in_iord_bl_call_if_loop_1_i_fifodata[34] => in_iord_bl_call_if_loop_1_i_fifodata[34].IN1
in_iord_bl_call_if_loop_1_i_fifodata[35] => in_iord_bl_call_if_loop_1_i_fifodata[35].IN1
in_iord_bl_call_if_loop_1_i_fifodata[36] => in_iord_bl_call_if_loop_1_i_fifodata[36].IN1
in_iord_bl_call_if_loop_1_i_fifodata[37] => in_iord_bl_call_if_loop_1_i_fifodata[37].IN1
in_iord_bl_call_if_loop_1_i_fifodata[38] => in_iord_bl_call_if_loop_1_i_fifodata[38].IN1
in_iord_bl_call_if_loop_1_i_fifodata[39] => in_iord_bl_call_if_loop_1_i_fifodata[39].IN1
in_iord_bl_call_if_loop_1_i_fifodata[40] => in_iord_bl_call_if_loop_1_i_fifodata[40].IN1
in_iord_bl_call_if_loop_1_i_fifodata[41] => in_iord_bl_call_if_loop_1_i_fifodata[41].IN1
in_iord_bl_call_if_loop_1_i_fifodata[42] => in_iord_bl_call_if_loop_1_i_fifodata[42].IN1
in_iord_bl_call_if_loop_1_i_fifodata[43] => in_iord_bl_call_if_loop_1_i_fifodata[43].IN1
in_iord_bl_call_if_loop_1_i_fifodata[44] => in_iord_bl_call_if_loop_1_i_fifodata[44].IN1
in_iord_bl_call_if_loop_1_i_fifodata[45] => in_iord_bl_call_if_loop_1_i_fifodata[45].IN1
in_iord_bl_call_if_loop_1_i_fifodata[46] => in_iord_bl_call_if_loop_1_i_fifodata[46].IN1
in_iord_bl_call_if_loop_1_i_fifodata[47] => in_iord_bl_call_if_loop_1_i_fifodata[47].IN1
in_iord_bl_call_if_loop_1_i_fifodata[48] => in_iord_bl_call_if_loop_1_i_fifodata[48].IN1
in_iord_bl_call_if_loop_1_i_fifodata[49] => in_iord_bl_call_if_loop_1_i_fifodata[49].IN1
in_iord_bl_call_if_loop_1_i_fifodata[50] => in_iord_bl_call_if_loop_1_i_fifodata[50].IN1
in_iord_bl_call_if_loop_1_i_fifodata[51] => in_iord_bl_call_if_loop_1_i_fifodata[51].IN1
in_iord_bl_call_if_loop_1_i_fifodata[52] => in_iord_bl_call_if_loop_1_i_fifodata[52].IN1
in_iord_bl_call_if_loop_1_i_fifodata[53] => in_iord_bl_call_if_loop_1_i_fifodata[53].IN1
in_iord_bl_call_if_loop_1_i_fifodata[54] => in_iord_bl_call_if_loop_1_i_fifodata[54].IN1
in_iord_bl_call_if_loop_1_i_fifodata[55] => in_iord_bl_call_if_loop_1_i_fifodata[55].IN1
in_iord_bl_call_if_loop_1_i_fifodata[56] => in_iord_bl_call_if_loop_1_i_fifodata[56].IN1
in_iord_bl_call_if_loop_1_i_fifodata[57] => in_iord_bl_call_if_loop_1_i_fifodata[57].IN1
in_iord_bl_call_if_loop_1_i_fifodata[58] => in_iord_bl_call_if_loop_1_i_fifodata[58].IN1
in_iord_bl_call_if_loop_1_i_fifodata[59] => in_iord_bl_call_if_loop_1_i_fifodata[59].IN1
in_iord_bl_call_if_loop_1_i_fifodata[60] => in_iord_bl_call_if_loop_1_i_fifodata[60].IN1
in_iord_bl_call_if_loop_1_i_fifodata[61] => in_iord_bl_call_if_loop_1_i_fifodata[61].IN1
in_iord_bl_call_if_loop_1_i_fifodata[62] => in_iord_bl_call_if_loop_1_i_fifodata[62].IN1
in_iord_bl_call_if_loop_1_i_fifodata[63] => in_iord_bl_call_if_loop_1_i_fifodata[63].IN1
in_iord_bl_call_if_loop_1_i_fifodata[64] => in_iord_bl_call_if_loop_1_i_fifodata[64].IN1
in_iord_bl_call_if_loop_1_i_fifodata[65] => in_iord_bl_call_if_loop_1_i_fifodata[65].IN1
in_iord_bl_call_if_loop_1_i_fifodata[66] => in_iord_bl_call_if_loop_1_i_fifodata[66].IN1
in_iord_bl_call_if_loop_1_i_fifodata[67] => in_iord_bl_call_if_loop_1_i_fifodata[67].IN1
in_iord_bl_call_if_loop_1_i_fifodata[68] => in_iord_bl_call_if_loop_1_i_fifodata[68].IN1
in_iord_bl_call_if_loop_1_i_fifodata[69] => in_iord_bl_call_if_loop_1_i_fifodata[69].IN1
in_iord_bl_call_if_loop_1_i_fifodata[70] => in_iord_bl_call_if_loop_1_i_fifodata[70].IN1
in_iord_bl_call_if_loop_1_i_fifodata[71] => in_iord_bl_call_if_loop_1_i_fifodata[71].IN1
in_iord_bl_call_if_loop_1_i_fifodata[72] => in_iord_bl_call_if_loop_1_i_fifodata[72].IN1
in_iord_bl_call_if_loop_1_i_fifodata[73] => in_iord_bl_call_if_loop_1_i_fifodata[73].IN1
in_iord_bl_call_if_loop_1_i_fifodata[74] => in_iord_bl_call_if_loop_1_i_fifodata[74].IN1
in_iord_bl_call_if_loop_1_i_fifodata[75] => in_iord_bl_call_if_loop_1_i_fifodata[75].IN1
in_iord_bl_call_if_loop_1_i_fifodata[76] => in_iord_bl_call_if_loop_1_i_fifodata[76].IN1
in_iord_bl_call_if_loop_1_i_fifodata[77] => in_iord_bl_call_if_loop_1_i_fifodata[77].IN1
in_iord_bl_call_if_loop_1_i_fifodata[78] => in_iord_bl_call_if_loop_1_i_fifodata[78].IN1
in_iord_bl_call_if_loop_1_i_fifodata[79] => in_iord_bl_call_if_loop_1_i_fifodata[79].IN1
in_iord_bl_call_if_loop_1_i_fifodata[80] => in_iord_bl_call_if_loop_1_i_fifodata[80].IN1
in_iord_bl_call_if_loop_1_i_fifodata[81] => in_iord_bl_call_if_loop_1_i_fifodata[81].IN1
in_iord_bl_call_if_loop_1_i_fifodata[82] => in_iord_bl_call_if_loop_1_i_fifodata[82].IN1
in_iord_bl_call_if_loop_1_i_fifodata[83] => in_iord_bl_call_if_loop_1_i_fifodata[83].IN1
in_iord_bl_call_if_loop_1_i_fifodata[84] => in_iord_bl_call_if_loop_1_i_fifodata[84].IN1
in_iord_bl_call_if_loop_1_i_fifodata[85] => in_iord_bl_call_if_loop_1_i_fifodata[85].IN1
in_iord_bl_call_if_loop_1_i_fifodata[86] => in_iord_bl_call_if_loop_1_i_fifodata[86].IN1
in_iord_bl_call_if_loop_1_i_fifodata[87] => in_iord_bl_call_if_loop_1_i_fifodata[87].IN1
in_iord_bl_call_if_loop_1_i_fifodata[88] => in_iord_bl_call_if_loop_1_i_fifodata[88].IN1
in_iord_bl_call_if_loop_1_i_fifodata[89] => in_iord_bl_call_if_loop_1_i_fifodata[89].IN1
in_iord_bl_call_if_loop_1_i_fifodata[90] => in_iord_bl_call_if_loop_1_i_fifodata[90].IN1
in_iord_bl_call_if_loop_1_i_fifodata[91] => in_iord_bl_call_if_loop_1_i_fifodata[91].IN1
in_iord_bl_call_if_loop_1_i_fifodata[92] => in_iord_bl_call_if_loop_1_i_fifodata[92].IN1
in_iord_bl_call_if_loop_1_i_fifodata[93] => in_iord_bl_call_if_loop_1_i_fifodata[93].IN1
in_iord_bl_call_if_loop_1_i_fifodata[94] => in_iord_bl_call_if_loop_1_i_fifodata[94].IN1
in_iord_bl_call_if_loop_1_i_fifodata[95] => in_iord_bl_call_if_loop_1_i_fifodata[95].IN1
in_iord_bl_call_if_loop_1_i_fifodata[96] => in_iord_bl_call_if_loop_1_i_fifodata[96].IN1
in_iord_bl_call_if_loop_1_i_fifodata[97] => in_iord_bl_call_if_loop_1_i_fifodata[97].IN1
in_iord_bl_call_if_loop_1_i_fifodata[98] => in_iord_bl_call_if_loop_1_i_fifodata[98].IN1
in_iord_bl_call_if_loop_1_i_fifodata[99] => in_iord_bl_call_if_loop_1_i_fifodata[99].IN1
in_iord_bl_call_if_loop_1_i_fifodata[100] => in_iord_bl_call_if_loop_1_i_fifodata[100].IN1
in_iord_bl_call_if_loop_1_i_fifodata[101] => in_iord_bl_call_if_loop_1_i_fifodata[101].IN1
in_iord_bl_call_if_loop_1_i_fifodata[102] => in_iord_bl_call_if_loop_1_i_fifodata[102].IN1
in_iord_bl_call_if_loop_1_i_fifodata[103] => in_iord_bl_call_if_loop_1_i_fifodata[103].IN1
in_iord_bl_call_if_loop_1_i_fifodata[104] => in_iord_bl_call_if_loop_1_i_fifodata[104].IN1
in_iord_bl_call_if_loop_1_i_fifodata[105] => in_iord_bl_call_if_loop_1_i_fifodata[105].IN1
in_iord_bl_call_if_loop_1_i_fifodata[106] => in_iord_bl_call_if_loop_1_i_fifodata[106].IN1
in_iord_bl_call_if_loop_1_i_fifodata[107] => in_iord_bl_call_if_loop_1_i_fifodata[107].IN1
in_iord_bl_call_if_loop_1_i_fifodata[108] => in_iord_bl_call_if_loop_1_i_fifodata[108].IN1
in_iord_bl_call_if_loop_1_i_fifodata[109] => in_iord_bl_call_if_loop_1_i_fifodata[109].IN1
in_iord_bl_call_if_loop_1_i_fifodata[110] => in_iord_bl_call_if_loop_1_i_fifodata[110].IN1
in_iord_bl_call_if_loop_1_i_fifodata[111] => in_iord_bl_call_if_loop_1_i_fifodata[111].IN1
in_iord_bl_call_if_loop_1_i_fifodata[112] => in_iord_bl_call_if_loop_1_i_fifodata[112].IN1
in_iord_bl_call_if_loop_1_i_fifodata[113] => in_iord_bl_call_if_loop_1_i_fifodata[113].IN1
in_iord_bl_call_if_loop_1_i_fifodata[114] => in_iord_bl_call_if_loop_1_i_fifodata[114].IN1
in_iord_bl_call_if_loop_1_i_fifodata[115] => in_iord_bl_call_if_loop_1_i_fifodata[115].IN1
in_iord_bl_call_if_loop_1_i_fifodata[116] => in_iord_bl_call_if_loop_1_i_fifodata[116].IN1
in_iord_bl_call_if_loop_1_i_fifodata[117] => in_iord_bl_call_if_loop_1_i_fifodata[117].IN1
in_iord_bl_call_if_loop_1_i_fifodata[118] => in_iord_bl_call_if_loop_1_i_fifodata[118].IN1
in_iord_bl_call_if_loop_1_i_fifodata[119] => in_iord_bl_call_if_loop_1_i_fifodata[119].IN1
in_iord_bl_call_if_loop_1_i_fifodata[120] => in_iord_bl_call_if_loop_1_i_fifodata[120].IN1
in_iord_bl_call_if_loop_1_i_fifodata[121] => in_iord_bl_call_if_loop_1_i_fifodata[121].IN1
in_iord_bl_call_if_loop_1_i_fifodata[122] => in_iord_bl_call_if_loop_1_i_fifodata[122].IN1
in_iord_bl_call_if_loop_1_i_fifodata[123] => in_iord_bl_call_if_loop_1_i_fifodata[123].IN1
in_iord_bl_call_if_loop_1_i_fifodata[124] => in_iord_bl_call_if_loop_1_i_fifodata[124].IN1
in_iord_bl_call_if_loop_1_i_fifodata[125] => in_iord_bl_call_if_loop_1_i_fifodata[125].IN1
in_iord_bl_call_if_loop_1_i_fifodata[126] => in_iord_bl_call_if_loop_1_i_fifodata[126].IN1
in_iord_bl_call_if_loop_1_i_fifodata[127] => in_iord_bl_call_if_loop_1_i_fifodata[127].IN1
in_iord_bl_call_if_loop_1_i_fifovalid[0] => in_iord_bl_call_if_loop_1_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out
out_exiting_valid_out[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out
out_intel_reserved_ffwd_0_0[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_1_0[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_2_0[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_iord_bl_call_if_loop_1_o_fifoalmost_full[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_iord_bl_call_if_loop_1_o_fifoalmost_full
out_iord_bl_call_if_loop_1_o_fifoready[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_iord_bl_call_if_loop_1_o_fifoready
out_stall_out_0[0] <= if_loop_1_B1_start_merge:theif_loop_1_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= if_loop_1_B1_start_merge:theif_loop_1_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= if_loop_1_B1_start_branch:theif_loop_1_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_B1_start_merge:theif_loop_1_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_B1_start_branch:theif_loop_1_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region
out_iord_bl_call_if_loop_1_o_fifoready[0] <= if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x.out_iord_bl_call_if_loop_1_o_fifoready
out_iord_bl_call_if_loop_1_o_fifoalmost_full[0] <= if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x.out_iord_bl_call_if_loop_1_o_fifoalmost_full
out_intel_reserved_ffwd_1_0[0] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19.out_intel_reserved_ffwd_1_0
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115.out_intel_reserved_ffwd_2_0
in_iord_bl_call_if_loop_1_i_fifodata[0] => in_iord_bl_call_if_loop_1_i_fifodata[0].IN1
in_iord_bl_call_if_loop_1_i_fifodata[1] => in_iord_bl_call_if_loop_1_i_fifodata[1].IN1
in_iord_bl_call_if_loop_1_i_fifodata[2] => in_iord_bl_call_if_loop_1_i_fifodata[2].IN1
in_iord_bl_call_if_loop_1_i_fifodata[3] => in_iord_bl_call_if_loop_1_i_fifodata[3].IN1
in_iord_bl_call_if_loop_1_i_fifodata[4] => in_iord_bl_call_if_loop_1_i_fifodata[4].IN1
in_iord_bl_call_if_loop_1_i_fifodata[5] => in_iord_bl_call_if_loop_1_i_fifodata[5].IN1
in_iord_bl_call_if_loop_1_i_fifodata[6] => in_iord_bl_call_if_loop_1_i_fifodata[6].IN1
in_iord_bl_call_if_loop_1_i_fifodata[7] => in_iord_bl_call_if_loop_1_i_fifodata[7].IN1
in_iord_bl_call_if_loop_1_i_fifodata[8] => in_iord_bl_call_if_loop_1_i_fifodata[8].IN1
in_iord_bl_call_if_loop_1_i_fifodata[9] => in_iord_bl_call_if_loop_1_i_fifodata[9].IN1
in_iord_bl_call_if_loop_1_i_fifodata[10] => in_iord_bl_call_if_loop_1_i_fifodata[10].IN1
in_iord_bl_call_if_loop_1_i_fifodata[11] => in_iord_bl_call_if_loop_1_i_fifodata[11].IN1
in_iord_bl_call_if_loop_1_i_fifodata[12] => in_iord_bl_call_if_loop_1_i_fifodata[12].IN1
in_iord_bl_call_if_loop_1_i_fifodata[13] => in_iord_bl_call_if_loop_1_i_fifodata[13].IN1
in_iord_bl_call_if_loop_1_i_fifodata[14] => in_iord_bl_call_if_loop_1_i_fifodata[14].IN1
in_iord_bl_call_if_loop_1_i_fifodata[15] => in_iord_bl_call_if_loop_1_i_fifodata[15].IN1
in_iord_bl_call_if_loop_1_i_fifodata[16] => in_iord_bl_call_if_loop_1_i_fifodata[16].IN1
in_iord_bl_call_if_loop_1_i_fifodata[17] => in_iord_bl_call_if_loop_1_i_fifodata[17].IN1
in_iord_bl_call_if_loop_1_i_fifodata[18] => in_iord_bl_call_if_loop_1_i_fifodata[18].IN1
in_iord_bl_call_if_loop_1_i_fifodata[19] => in_iord_bl_call_if_loop_1_i_fifodata[19].IN1
in_iord_bl_call_if_loop_1_i_fifodata[20] => in_iord_bl_call_if_loop_1_i_fifodata[20].IN1
in_iord_bl_call_if_loop_1_i_fifodata[21] => in_iord_bl_call_if_loop_1_i_fifodata[21].IN1
in_iord_bl_call_if_loop_1_i_fifodata[22] => in_iord_bl_call_if_loop_1_i_fifodata[22].IN1
in_iord_bl_call_if_loop_1_i_fifodata[23] => in_iord_bl_call_if_loop_1_i_fifodata[23].IN1
in_iord_bl_call_if_loop_1_i_fifodata[24] => in_iord_bl_call_if_loop_1_i_fifodata[24].IN1
in_iord_bl_call_if_loop_1_i_fifodata[25] => in_iord_bl_call_if_loop_1_i_fifodata[25].IN1
in_iord_bl_call_if_loop_1_i_fifodata[26] => in_iord_bl_call_if_loop_1_i_fifodata[26].IN1
in_iord_bl_call_if_loop_1_i_fifodata[27] => in_iord_bl_call_if_loop_1_i_fifodata[27].IN1
in_iord_bl_call_if_loop_1_i_fifodata[28] => in_iord_bl_call_if_loop_1_i_fifodata[28].IN1
in_iord_bl_call_if_loop_1_i_fifodata[29] => in_iord_bl_call_if_loop_1_i_fifodata[29].IN1
in_iord_bl_call_if_loop_1_i_fifodata[30] => in_iord_bl_call_if_loop_1_i_fifodata[30].IN1
in_iord_bl_call_if_loop_1_i_fifodata[31] => in_iord_bl_call_if_loop_1_i_fifodata[31].IN1
in_iord_bl_call_if_loop_1_i_fifodata[32] => in_iord_bl_call_if_loop_1_i_fifodata[32].IN1
in_iord_bl_call_if_loop_1_i_fifodata[33] => in_iord_bl_call_if_loop_1_i_fifodata[33].IN1
in_iord_bl_call_if_loop_1_i_fifodata[34] => in_iord_bl_call_if_loop_1_i_fifodata[34].IN1
in_iord_bl_call_if_loop_1_i_fifodata[35] => in_iord_bl_call_if_loop_1_i_fifodata[35].IN1
in_iord_bl_call_if_loop_1_i_fifodata[36] => in_iord_bl_call_if_loop_1_i_fifodata[36].IN1
in_iord_bl_call_if_loop_1_i_fifodata[37] => in_iord_bl_call_if_loop_1_i_fifodata[37].IN1
in_iord_bl_call_if_loop_1_i_fifodata[38] => in_iord_bl_call_if_loop_1_i_fifodata[38].IN1
in_iord_bl_call_if_loop_1_i_fifodata[39] => in_iord_bl_call_if_loop_1_i_fifodata[39].IN1
in_iord_bl_call_if_loop_1_i_fifodata[40] => in_iord_bl_call_if_loop_1_i_fifodata[40].IN1
in_iord_bl_call_if_loop_1_i_fifodata[41] => in_iord_bl_call_if_loop_1_i_fifodata[41].IN1
in_iord_bl_call_if_loop_1_i_fifodata[42] => in_iord_bl_call_if_loop_1_i_fifodata[42].IN1
in_iord_bl_call_if_loop_1_i_fifodata[43] => in_iord_bl_call_if_loop_1_i_fifodata[43].IN1
in_iord_bl_call_if_loop_1_i_fifodata[44] => in_iord_bl_call_if_loop_1_i_fifodata[44].IN1
in_iord_bl_call_if_loop_1_i_fifodata[45] => in_iord_bl_call_if_loop_1_i_fifodata[45].IN1
in_iord_bl_call_if_loop_1_i_fifodata[46] => in_iord_bl_call_if_loop_1_i_fifodata[46].IN1
in_iord_bl_call_if_loop_1_i_fifodata[47] => in_iord_bl_call_if_loop_1_i_fifodata[47].IN1
in_iord_bl_call_if_loop_1_i_fifodata[48] => in_iord_bl_call_if_loop_1_i_fifodata[48].IN1
in_iord_bl_call_if_loop_1_i_fifodata[49] => in_iord_bl_call_if_loop_1_i_fifodata[49].IN1
in_iord_bl_call_if_loop_1_i_fifodata[50] => in_iord_bl_call_if_loop_1_i_fifodata[50].IN1
in_iord_bl_call_if_loop_1_i_fifodata[51] => in_iord_bl_call_if_loop_1_i_fifodata[51].IN1
in_iord_bl_call_if_loop_1_i_fifodata[52] => in_iord_bl_call_if_loop_1_i_fifodata[52].IN1
in_iord_bl_call_if_loop_1_i_fifodata[53] => in_iord_bl_call_if_loop_1_i_fifodata[53].IN1
in_iord_bl_call_if_loop_1_i_fifodata[54] => in_iord_bl_call_if_loop_1_i_fifodata[54].IN1
in_iord_bl_call_if_loop_1_i_fifodata[55] => in_iord_bl_call_if_loop_1_i_fifodata[55].IN1
in_iord_bl_call_if_loop_1_i_fifodata[56] => in_iord_bl_call_if_loop_1_i_fifodata[56].IN1
in_iord_bl_call_if_loop_1_i_fifodata[57] => in_iord_bl_call_if_loop_1_i_fifodata[57].IN1
in_iord_bl_call_if_loop_1_i_fifodata[58] => in_iord_bl_call_if_loop_1_i_fifodata[58].IN1
in_iord_bl_call_if_loop_1_i_fifodata[59] => in_iord_bl_call_if_loop_1_i_fifodata[59].IN1
in_iord_bl_call_if_loop_1_i_fifodata[60] => in_iord_bl_call_if_loop_1_i_fifodata[60].IN1
in_iord_bl_call_if_loop_1_i_fifodata[61] => in_iord_bl_call_if_loop_1_i_fifodata[61].IN1
in_iord_bl_call_if_loop_1_i_fifodata[62] => in_iord_bl_call_if_loop_1_i_fifodata[62].IN1
in_iord_bl_call_if_loop_1_i_fifodata[63] => in_iord_bl_call_if_loop_1_i_fifodata[63].IN1
in_iord_bl_call_if_loop_1_i_fifodata[64] => in_iord_bl_call_if_loop_1_i_fifodata[64].IN1
in_iord_bl_call_if_loop_1_i_fifodata[65] => in_iord_bl_call_if_loop_1_i_fifodata[65].IN1
in_iord_bl_call_if_loop_1_i_fifodata[66] => in_iord_bl_call_if_loop_1_i_fifodata[66].IN1
in_iord_bl_call_if_loop_1_i_fifodata[67] => in_iord_bl_call_if_loop_1_i_fifodata[67].IN1
in_iord_bl_call_if_loop_1_i_fifodata[68] => in_iord_bl_call_if_loop_1_i_fifodata[68].IN1
in_iord_bl_call_if_loop_1_i_fifodata[69] => in_iord_bl_call_if_loop_1_i_fifodata[69].IN1
in_iord_bl_call_if_loop_1_i_fifodata[70] => in_iord_bl_call_if_loop_1_i_fifodata[70].IN1
in_iord_bl_call_if_loop_1_i_fifodata[71] => in_iord_bl_call_if_loop_1_i_fifodata[71].IN1
in_iord_bl_call_if_loop_1_i_fifodata[72] => in_iord_bl_call_if_loop_1_i_fifodata[72].IN1
in_iord_bl_call_if_loop_1_i_fifodata[73] => in_iord_bl_call_if_loop_1_i_fifodata[73].IN1
in_iord_bl_call_if_loop_1_i_fifodata[74] => in_iord_bl_call_if_loop_1_i_fifodata[74].IN1
in_iord_bl_call_if_loop_1_i_fifodata[75] => in_iord_bl_call_if_loop_1_i_fifodata[75].IN1
in_iord_bl_call_if_loop_1_i_fifodata[76] => in_iord_bl_call_if_loop_1_i_fifodata[76].IN1
in_iord_bl_call_if_loop_1_i_fifodata[77] => in_iord_bl_call_if_loop_1_i_fifodata[77].IN1
in_iord_bl_call_if_loop_1_i_fifodata[78] => in_iord_bl_call_if_loop_1_i_fifodata[78].IN1
in_iord_bl_call_if_loop_1_i_fifodata[79] => in_iord_bl_call_if_loop_1_i_fifodata[79].IN1
in_iord_bl_call_if_loop_1_i_fifodata[80] => in_iord_bl_call_if_loop_1_i_fifodata[80].IN1
in_iord_bl_call_if_loop_1_i_fifodata[81] => in_iord_bl_call_if_loop_1_i_fifodata[81].IN1
in_iord_bl_call_if_loop_1_i_fifodata[82] => in_iord_bl_call_if_loop_1_i_fifodata[82].IN1
in_iord_bl_call_if_loop_1_i_fifodata[83] => in_iord_bl_call_if_loop_1_i_fifodata[83].IN1
in_iord_bl_call_if_loop_1_i_fifodata[84] => in_iord_bl_call_if_loop_1_i_fifodata[84].IN1
in_iord_bl_call_if_loop_1_i_fifodata[85] => in_iord_bl_call_if_loop_1_i_fifodata[85].IN1
in_iord_bl_call_if_loop_1_i_fifodata[86] => in_iord_bl_call_if_loop_1_i_fifodata[86].IN1
in_iord_bl_call_if_loop_1_i_fifodata[87] => in_iord_bl_call_if_loop_1_i_fifodata[87].IN1
in_iord_bl_call_if_loop_1_i_fifodata[88] => in_iord_bl_call_if_loop_1_i_fifodata[88].IN1
in_iord_bl_call_if_loop_1_i_fifodata[89] => in_iord_bl_call_if_loop_1_i_fifodata[89].IN1
in_iord_bl_call_if_loop_1_i_fifodata[90] => in_iord_bl_call_if_loop_1_i_fifodata[90].IN1
in_iord_bl_call_if_loop_1_i_fifodata[91] => in_iord_bl_call_if_loop_1_i_fifodata[91].IN1
in_iord_bl_call_if_loop_1_i_fifodata[92] => in_iord_bl_call_if_loop_1_i_fifodata[92].IN1
in_iord_bl_call_if_loop_1_i_fifodata[93] => in_iord_bl_call_if_loop_1_i_fifodata[93].IN1
in_iord_bl_call_if_loop_1_i_fifodata[94] => in_iord_bl_call_if_loop_1_i_fifodata[94].IN1
in_iord_bl_call_if_loop_1_i_fifodata[95] => in_iord_bl_call_if_loop_1_i_fifodata[95].IN1
in_iord_bl_call_if_loop_1_i_fifodata[96] => in_iord_bl_call_if_loop_1_i_fifodata[96].IN1
in_iord_bl_call_if_loop_1_i_fifodata[97] => in_iord_bl_call_if_loop_1_i_fifodata[97].IN1
in_iord_bl_call_if_loop_1_i_fifodata[98] => in_iord_bl_call_if_loop_1_i_fifodata[98].IN1
in_iord_bl_call_if_loop_1_i_fifodata[99] => in_iord_bl_call_if_loop_1_i_fifodata[99].IN1
in_iord_bl_call_if_loop_1_i_fifodata[100] => in_iord_bl_call_if_loop_1_i_fifodata[100].IN1
in_iord_bl_call_if_loop_1_i_fifodata[101] => in_iord_bl_call_if_loop_1_i_fifodata[101].IN1
in_iord_bl_call_if_loop_1_i_fifodata[102] => in_iord_bl_call_if_loop_1_i_fifodata[102].IN1
in_iord_bl_call_if_loop_1_i_fifodata[103] => in_iord_bl_call_if_loop_1_i_fifodata[103].IN1
in_iord_bl_call_if_loop_1_i_fifodata[104] => in_iord_bl_call_if_loop_1_i_fifodata[104].IN1
in_iord_bl_call_if_loop_1_i_fifodata[105] => in_iord_bl_call_if_loop_1_i_fifodata[105].IN1
in_iord_bl_call_if_loop_1_i_fifodata[106] => in_iord_bl_call_if_loop_1_i_fifodata[106].IN1
in_iord_bl_call_if_loop_1_i_fifodata[107] => in_iord_bl_call_if_loop_1_i_fifodata[107].IN1
in_iord_bl_call_if_loop_1_i_fifodata[108] => in_iord_bl_call_if_loop_1_i_fifodata[108].IN1
in_iord_bl_call_if_loop_1_i_fifodata[109] => in_iord_bl_call_if_loop_1_i_fifodata[109].IN1
in_iord_bl_call_if_loop_1_i_fifodata[110] => in_iord_bl_call_if_loop_1_i_fifodata[110].IN1
in_iord_bl_call_if_loop_1_i_fifodata[111] => in_iord_bl_call_if_loop_1_i_fifodata[111].IN1
in_iord_bl_call_if_loop_1_i_fifodata[112] => in_iord_bl_call_if_loop_1_i_fifodata[112].IN1
in_iord_bl_call_if_loop_1_i_fifodata[113] => in_iord_bl_call_if_loop_1_i_fifodata[113].IN1
in_iord_bl_call_if_loop_1_i_fifodata[114] => in_iord_bl_call_if_loop_1_i_fifodata[114].IN1
in_iord_bl_call_if_loop_1_i_fifodata[115] => in_iord_bl_call_if_loop_1_i_fifodata[115].IN1
in_iord_bl_call_if_loop_1_i_fifodata[116] => in_iord_bl_call_if_loop_1_i_fifodata[116].IN1
in_iord_bl_call_if_loop_1_i_fifodata[117] => in_iord_bl_call_if_loop_1_i_fifodata[117].IN1
in_iord_bl_call_if_loop_1_i_fifodata[118] => in_iord_bl_call_if_loop_1_i_fifodata[118].IN1
in_iord_bl_call_if_loop_1_i_fifodata[119] => in_iord_bl_call_if_loop_1_i_fifodata[119].IN1
in_iord_bl_call_if_loop_1_i_fifodata[120] => in_iord_bl_call_if_loop_1_i_fifodata[120].IN1
in_iord_bl_call_if_loop_1_i_fifodata[121] => in_iord_bl_call_if_loop_1_i_fifodata[121].IN1
in_iord_bl_call_if_loop_1_i_fifodata[122] => in_iord_bl_call_if_loop_1_i_fifodata[122].IN1
in_iord_bl_call_if_loop_1_i_fifodata[123] => in_iord_bl_call_if_loop_1_i_fifodata[123].IN1
in_iord_bl_call_if_loop_1_i_fifodata[124] => in_iord_bl_call_if_loop_1_i_fifodata[124].IN1
in_iord_bl_call_if_loop_1_i_fifodata[125] => in_iord_bl_call_if_loop_1_i_fifodata[125].IN1
in_iord_bl_call_if_loop_1_i_fifodata[126] => in_iord_bl_call_if_loop_1_i_fifodata[126].IN1
in_iord_bl_call_if_loop_1_i_fifodata[127] => in_iord_bl_call_if_loop_1_i_fifodata[127].IN1
in_iord_bl_call_if_loop_1_i_fifovalid[0] => in_iord_bl_call_if_loop_1_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out[0] <= if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out[0] <= if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_pipeline_valid_out
out_intel_reserved_ffwd_0_0[0] <= if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110.out_intel_reserved_ffwd_0_0
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN8
resetn => resetn.IN8


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_B1_start_merge_reg:theif_loop_1_B1_start_merge_reg
out_data_out[0] <= if_loop_1_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= if_loop_1_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => if_loop_1_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_if_loop_1_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= if_loop_1_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => if_loop_1_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => if_loop_1_B1_start_merge_reg_valid_reg_q[0].DATAIN
clock => if_loop_1_B1_start_merge_reg_data_reg_q[0].CLK
clock => if_loop_1_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => if_loop_1_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => if_loop_1_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x
out_c0_exit_0_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_if_loop_10_0_tpl[0] => ~NO_FANOUT~
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out[0] <= if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_if_loop_11[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_valid_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going11_if_loop_11_exiting_stall_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.out_pipeline_valid_out
in_enable[0] => dupName_0_enable_stall_connector_x_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going11_if_loop_11_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11.valid_out
in_feedback_stall_in_5[0] => i_llvm_fpga_push_i1_notexitcond12_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11.feedback_out
out_feedback_valid_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond12_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond12_if_loop_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond12_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11
out_data_out[0] <= if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg.out_data_out
out_valid_out[0] <= if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg.out_valid_out
in_feedback_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_1[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg
out_data_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11_predicate_in_bitsignaltemp.IN1
in_src_data_in_0_0[0] => element_extension2_q[0].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
out_intel_reserved_ffwd_2_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11_predicate_in_bitsignaltemp.IN1
in_src_data_in_2_0[0] => element_extension2_q[0].IN1
in_src_data_in_2_0[1] => element_extension2_q[1].IN1
in_src_data_in_2_0[2] => element_extension2_q[2].IN1
in_src_data_in_2_0[3] => element_extension2_q[3].IN1
in_src_data_in_2_0[4] => element_extension2_q[4].IN1
in_src_data_in_2_0[5] => element_extension2_q[5].IN1
in_src_data_in_2_0[6] => element_extension2_q[6].IN1
in_src_data_in_2_0[7] => element_extension2_q[7].IN1
in_src_data_in_2_0[8] => element_extension2_q[8].IN1
in_src_data_in_2_0[9] => element_extension2_q[9].IN1
in_src_data_in_2_0[10] => element_extension2_q[10].IN1
in_src_data_in_2_0[11] => element_extension2_q[11].IN1
in_src_data_in_2_0[12] => element_extension2_q[12].IN1
in_src_data_in_2_0[13] => element_extension2_q[13].IN1
in_src_data_in_2_0[14] => element_extension2_q[14].IN1
in_src_data_in_2_0[15] => element_extension2_q[15].IN1
in_src_data_in_2_0[16] => element_extension2_q[16].IN1
in_src_data_in_2_0[17] => element_extension2_q[17].IN1
in_src_data_in_2_0[18] => element_extension2_q[18].IN1
in_src_data_in_2_0[19] => element_extension2_q[19].IN1
in_src_data_in_2_0[20] => element_extension2_q[20].IN1
in_src_data_in_2_0[21] => element_extension2_q[21].IN1
in_src_data_in_2_0[22] => element_extension2_q[22].IN1
in_src_data_in_2_0[23] => element_extension2_q[23].IN1
in_src_data_in_2_0[24] => element_extension2_q[24].IN1
in_src_data_in_2_0[25] => element_extension2_q[25].IN1
in_src_data_in_2_0[26] => element_extension2_q[26].IN1
in_src_data_in_2_0[27] => element_extension2_q[27].IN1
in_src_data_in_2_0[28] => element_extension2_q[28].IN1
in_src_data_in_2_0[29] => element_extension2_q[29].IN1
in_src_data_in_2_0[30] => element_extension2_q[30].IN1
in_src_data_in_2_0[31] => element_extension2_q[31].IN1
in_src_data_in_2_0[32] => element_extension2_q[32].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
out_intel_reserved_ffwd_1_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11_predicate_in_bitsignaltemp.IN1
in_src_data_in_1_0[0] => in_src_data_in_1_0[0].IN1
in_src_data_in_1_0[1] => in_src_data_in_1_0[1].IN1
in_src_data_in_1_0[2] => in_src_data_in_1_0[2].IN1
in_src_data_in_1_0[3] => in_src_data_in_1_0[3].IN1
in_src_data_in_1_0[4] => in_src_data_in_1_0[4].IN1
in_src_data_in_1_0[5] => in_src_data_in_1_0[5].IN1
in_src_data_in_1_0[6] => in_src_data_in_1_0[6].IN1
in_src_data_in_1_0[7] => in_src_data_in_1_0[7].IN1
in_src_data_in_1_0[8] => in_src_data_in_1_0[8].IN1
in_src_data_in_1_0[9] => in_src_data_in_1_0[9].IN1
in_src_data_in_1_0[10] => in_src_data_in_1_0[10].IN1
in_src_data_in_1_0[11] => in_src_data_in_1_0[11].IN1
in_src_data_in_1_0[12] => in_src_data_in_1_0[12].IN1
in_src_data_in_1_0[13] => in_src_data_in_1_0[13].IN1
in_src_data_in_1_0[14] => in_src_data_in_1_0[14].IN1
in_src_data_in_1_0[15] => in_src_data_in_1_0[15].IN1
in_src_data_in_1_0[16] => in_src_data_in_1_0[16].IN1
in_src_data_in_1_0[17] => in_src_data_in_1_0[17].IN1
in_src_data_in_1_0[18] => in_src_data_in_1_0[18].IN1
in_src_data_in_1_0[19] => in_src_data_in_1_0[19].IN1
in_src_data_in_1_0[20] => in_src_data_in_1_0[20].IN1
in_src_data_in_1_0[21] => in_src_data_in_1_0[21].IN1
in_src_data_in_1_0[22] => in_src_data_in_1_0[22].IN1
in_src_data_in_1_0[23] => in_src_data_in_1_0[23].IN1
in_src_data_in_1_0[24] => in_src_data_in_1_0[24].IN1
in_src_data_in_1_0[25] => in_src_data_in_1_0[25].IN1
in_src_data_in_1_0[26] => in_src_data_in_1_0[26].IN1
in_src_data_in_1_0[27] => in_src_data_in_1_0[27].IN1
in_src_data_in_1_0[28] => in_src_data_in_1_0[28].IN1
in_src_data_in_1_0[29] => in_src_data_in_1_0[29].IN1
in_src_data_in_1_0[30] => in_src_data_in_1_0[30].IN1
in_src_data_in_1_0[31] => in_src_data_in_1_0[31].IN1
in_src_data_in_1_0[32] => in_src_data_in_1_0[32].IN1
in_src_data_in_1_0[33] => in_src_data_in_1_0[33].IN1
in_src_data_in_1_0[34] => in_src_data_in_1_0[34].IN1
in_src_data_in_1_0[35] => in_src_data_in_1_0[35].IN1
in_src_data_in_1_0[36] => in_src_data_in_1_0[36].IN1
in_src_data_in_1_0[37] => in_src_data_in_1_0[37].IN1
in_src_data_in_1_0[38] => in_src_data_in_1_0[38].IN1
in_src_data_in_1_0[39] => in_src_data_in_1_0[39].IN1
in_src_data_in_1_0[40] => in_src_data_in_1_0[40].IN1
in_src_data_in_1_0[41] => in_src_data_in_1_0[41].IN1
in_src_data_in_1_0[42] => in_src_data_in_1_0[42].IN1
in_src_data_in_1_0[43] => in_src_data_in_1_0[43].IN1
in_src_data_in_1_0[44] => in_src_data_in_1_0[44].IN1
in_src_data_in_1_0[45] => in_src_data_in_1_0[45].IN1
in_src_data_in_1_0[46] => in_src_data_in_1_0[46].IN1
in_src_data_in_1_0[47] => in_src_data_in_1_0[47].IN1
in_src_data_in_1_0[48] => in_src_data_in_1_0[48].IN1
in_src_data_in_1_0[49] => in_src_data_in_1_0[49].IN1
in_src_data_in_1_0[50] => in_src_data_in_1_0[50].IN1
in_src_data_in_1_0[51] => in_src_data_in_1_0[51].IN1
in_src_data_in_1_0[52] => in_src_data_in_1_0[52].IN1
in_src_data_in_1_0[53] => in_src_data_in_1_0[53].IN1
in_src_data_in_1_0[54] => in_src_data_in_1_0[54].IN1
in_src_data_in_1_0[55] => in_src_data_in_1_0[55].IN1
in_src_data_in_1_0[56] => in_src_data_in_1_0[56].IN1
in_src_data_in_1_0[57] => in_src_data_in_1_0[57].IN1
in_src_data_in_1_0[58] => in_src_data_in_1_0[58].IN1
in_src_data_in_1_0[59] => in_src_data_in_1_0[59].IN1
in_src_data_in_1_0[60] => in_src_data_in_1_0[60].IN1
in_src_data_in_1_0[61] => in_src_data_in_1_0[61].IN1
in_src_data_in_1_0[62] => in_src_data_in_1_0[62].IN1
in_src_data_in_1_0[63] => in_src_data_in_1_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x
out_o_data_0_tpl[0] <= hld_iord:theiord.o_data
out_o_data_0_tpl[1] <= hld_iord:theiord.o_data
out_o_data_0_tpl[2] <= hld_iord:theiord.o_data
out_o_data_0_tpl[3] <= hld_iord:theiord.o_data
out_o_data_0_tpl[4] <= hld_iord:theiord.o_data
out_o_data_0_tpl[5] <= hld_iord:theiord.o_data
out_o_data_0_tpl[6] <= hld_iord:theiord.o_data
out_o_data_0_tpl[7] <= hld_iord:theiord.o_data
out_o_data_0_tpl[8] <= hld_iord:theiord.o_data
out_o_data_0_tpl[9] <= hld_iord:theiord.o_data
out_o_data_0_tpl[10] <= hld_iord:theiord.o_data
out_o_data_0_tpl[11] <= hld_iord:theiord.o_data
out_o_data_0_tpl[12] <= hld_iord:theiord.o_data
out_o_data_0_tpl[13] <= hld_iord:theiord.o_data
out_o_data_0_tpl[14] <= hld_iord:theiord.o_data
out_o_data_0_tpl[15] <= hld_iord:theiord.o_data
out_o_data_0_tpl[16] <= hld_iord:theiord.o_data
out_o_data_0_tpl[17] <= hld_iord:theiord.o_data
out_o_data_0_tpl[18] <= hld_iord:theiord.o_data
out_o_data_0_tpl[19] <= hld_iord:theiord.o_data
out_o_data_0_tpl[20] <= hld_iord:theiord.o_data
out_o_data_0_tpl[21] <= hld_iord:theiord.o_data
out_o_data_0_tpl[22] <= hld_iord:theiord.o_data
out_o_data_0_tpl[23] <= hld_iord:theiord.o_data
out_o_data_0_tpl[24] <= hld_iord:theiord.o_data
out_o_data_0_tpl[25] <= hld_iord:theiord.o_data
out_o_data_0_tpl[26] <= hld_iord:theiord.o_data
out_o_data_0_tpl[27] <= hld_iord:theiord.o_data
out_o_data_0_tpl[28] <= hld_iord:theiord.o_data
out_o_data_0_tpl[29] <= hld_iord:theiord.o_data
out_o_data_0_tpl[30] <= hld_iord:theiord.o_data
out_o_data_0_tpl[31] <= hld_iord:theiord.o_data
out_o_data_0_tpl[32] <= hld_iord:theiord.o_data
out_o_data_0_tpl[33] <= hld_iord:theiord.o_data
out_o_data_0_tpl[34] <= hld_iord:theiord.o_data
out_o_data_0_tpl[35] <= hld_iord:theiord.o_data
out_o_data_0_tpl[36] <= hld_iord:theiord.o_data
out_o_data_0_tpl[37] <= hld_iord:theiord.o_data
out_o_data_0_tpl[38] <= hld_iord:theiord.o_data
out_o_data_0_tpl[39] <= hld_iord:theiord.o_data
out_o_data_0_tpl[40] <= hld_iord:theiord.o_data
out_o_data_0_tpl[41] <= hld_iord:theiord.o_data
out_o_data_0_tpl[42] <= hld_iord:theiord.o_data
out_o_data_0_tpl[43] <= hld_iord:theiord.o_data
out_o_data_0_tpl[44] <= hld_iord:theiord.o_data
out_o_data_0_tpl[45] <= hld_iord:theiord.o_data
out_o_data_0_tpl[46] <= hld_iord:theiord.o_data
out_o_data_0_tpl[47] <= hld_iord:theiord.o_data
out_o_data_0_tpl[48] <= hld_iord:theiord.o_data
out_o_data_0_tpl[49] <= hld_iord:theiord.o_data
out_o_data_0_tpl[50] <= hld_iord:theiord.o_data
out_o_data_0_tpl[51] <= hld_iord:theiord.o_data
out_o_data_0_tpl[52] <= hld_iord:theiord.o_data
out_o_data_0_tpl[53] <= hld_iord:theiord.o_data
out_o_data_0_tpl[54] <= hld_iord:theiord.o_data
out_o_data_0_tpl[55] <= hld_iord:theiord.o_data
out_o_data_0_tpl[56] <= hld_iord:theiord.o_data
out_o_data_0_tpl[57] <= hld_iord:theiord.o_data
out_o_data_0_tpl[58] <= hld_iord:theiord.o_data
out_o_data_0_tpl[59] <= hld_iord:theiord.o_data
out_o_data_0_tpl[60] <= hld_iord:theiord.o_data
out_o_data_0_tpl[61] <= hld_iord:theiord.o_data
out_o_data_0_tpl[62] <= hld_iord:theiord.o_data
out_o_data_0_tpl[63] <= hld_iord:theiord.o_data
out_o_data_1_tpl[0] <= hld_iord:theiord.o_data
out_o_data_1_tpl[1] <= hld_iord:theiord.o_data
out_o_data_1_tpl[2] <= hld_iord:theiord.o_data
out_o_data_1_tpl[3] <= hld_iord:theiord.o_data
out_o_data_1_tpl[4] <= hld_iord:theiord.o_data
out_o_data_1_tpl[5] <= hld_iord:theiord.o_data
out_o_data_1_tpl[6] <= hld_iord:theiord.o_data
out_o_data_1_tpl[7] <= hld_iord:theiord.o_data
out_o_data_1_tpl[8] <= hld_iord:theiord.o_data
out_o_data_1_tpl[9] <= hld_iord:theiord.o_data
out_o_data_1_tpl[10] <= hld_iord:theiord.o_data
out_o_data_1_tpl[11] <= hld_iord:theiord.o_data
out_o_data_1_tpl[12] <= hld_iord:theiord.o_data
out_o_data_1_tpl[13] <= hld_iord:theiord.o_data
out_o_data_1_tpl[14] <= hld_iord:theiord.o_data
out_o_data_1_tpl[15] <= hld_iord:theiord.o_data
out_o_data_1_tpl[16] <= hld_iord:theiord.o_data
out_o_data_1_tpl[17] <= hld_iord:theiord.o_data
out_o_data_1_tpl[18] <= hld_iord:theiord.o_data
out_o_data_1_tpl[19] <= hld_iord:theiord.o_data
out_o_data_1_tpl[20] <= hld_iord:theiord.o_data
out_o_data_1_tpl[21] <= hld_iord:theiord.o_data
out_o_data_1_tpl[22] <= hld_iord:theiord.o_data
out_o_data_1_tpl[23] <= hld_iord:theiord.o_data
out_o_data_1_tpl[24] <= hld_iord:theiord.o_data
out_o_data_1_tpl[25] <= hld_iord:theiord.o_data
out_o_data_1_tpl[26] <= hld_iord:theiord.o_data
out_o_data_1_tpl[27] <= hld_iord:theiord.o_data
out_o_data_1_tpl[28] <= hld_iord:theiord.o_data
out_o_data_1_tpl[29] <= hld_iord:theiord.o_data
out_o_data_1_tpl[30] <= hld_iord:theiord.o_data
out_o_data_1_tpl[31] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
out_iord_bl_call_if_loop_1_o_fifoready[0] <= hld_iord:theiord.o_fifoready
in_iord_bl_call_if_loop_1_i_fifodata[0] => in_iord_bl_call_if_loop_1_i_fifodata[0].IN1
in_iord_bl_call_if_loop_1_i_fifodata[1] => in_iord_bl_call_if_loop_1_i_fifodata[1].IN1
in_iord_bl_call_if_loop_1_i_fifodata[2] => in_iord_bl_call_if_loop_1_i_fifodata[2].IN1
in_iord_bl_call_if_loop_1_i_fifodata[3] => in_iord_bl_call_if_loop_1_i_fifodata[3].IN1
in_iord_bl_call_if_loop_1_i_fifodata[4] => in_iord_bl_call_if_loop_1_i_fifodata[4].IN1
in_iord_bl_call_if_loop_1_i_fifodata[5] => in_iord_bl_call_if_loop_1_i_fifodata[5].IN1
in_iord_bl_call_if_loop_1_i_fifodata[6] => in_iord_bl_call_if_loop_1_i_fifodata[6].IN1
in_iord_bl_call_if_loop_1_i_fifodata[7] => in_iord_bl_call_if_loop_1_i_fifodata[7].IN1
in_iord_bl_call_if_loop_1_i_fifodata[8] => in_iord_bl_call_if_loop_1_i_fifodata[8].IN1
in_iord_bl_call_if_loop_1_i_fifodata[9] => in_iord_bl_call_if_loop_1_i_fifodata[9].IN1
in_iord_bl_call_if_loop_1_i_fifodata[10] => in_iord_bl_call_if_loop_1_i_fifodata[10].IN1
in_iord_bl_call_if_loop_1_i_fifodata[11] => in_iord_bl_call_if_loop_1_i_fifodata[11].IN1
in_iord_bl_call_if_loop_1_i_fifodata[12] => in_iord_bl_call_if_loop_1_i_fifodata[12].IN1
in_iord_bl_call_if_loop_1_i_fifodata[13] => in_iord_bl_call_if_loop_1_i_fifodata[13].IN1
in_iord_bl_call_if_loop_1_i_fifodata[14] => in_iord_bl_call_if_loop_1_i_fifodata[14].IN1
in_iord_bl_call_if_loop_1_i_fifodata[15] => in_iord_bl_call_if_loop_1_i_fifodata[15].IN1
in_iord_bl_call_if_loop_1_i_fifodata[16] => in_iord_bl_call_if_loop_1_i_fifodata[16].IN1
in_iord_bl_call_if_loop_1_i_fifodata[17] => in_iord_bl_call_if_loop_1_i_fifodata[17].IN1
in_iord_bl_call_if_loop_1_i_fifodata[18] => in_iord_bl_call_if_loop_1_i_fifodata[18].IN1
in_iord_bl_call_if_loop_1_i_fifodata[19] => in_iord_bl_call_if_loop_1_i_fifodata[19].IN1
in_iord_bl_call_if_loop_1_i_fifodata[20] => in_iord_bl_call_if_loop_1_i_fifodata[20].IN1
in_iord_bl_call_if_loop_1_i_fifodata[21] => in_iord_bl_call_if_loop_1_i_fifodata[21].IN1
in_iord_bl_call_if_loop_1_i_fifodata[22] => in_iord_bl_call_if_loop_1_i_fifodata[22].IN1
in_iord_bl_call_if_loop_1_i_fifodata[23] => in_iord_bl_call_if_loop_1_i_fifodata[23].IN1
in_iord_bl_call_if_loop_1_i_fifodata[24] => in_iord_bl_call_if_loop_1_i_fifodata[24].IN1
in_iord_bl_call_if_loop_1_i_fifodata[25] => in_iord_bl_call_if_loop_1_i_fifodata[25].IN1
in_iord_bl_call_if_loop_1_i_fifodata[26] => in_iord_bl_call_if_loop_1_i_fifodata[26].IN1
in_iord_bl_call_if_loop_1_i_fifodata[27] => in_iord_bl_call_if_loop_1_i_fifodata[27].IN1
in_iord_bl_call_if_loop_1_i_fifodata[28] => in_iord_bl_call_if_loop_1_i_fifodata[28].IN1
in_iord_bl_call_if_loop_1_i_fifodata[29] => in_iord_bl_call_if_loop_1_i_fifodata[29].IN1
in_iord_bl_call_if_loop_1_i_fifodata[30] => in_iord_bl_call_if_loop_1_i_fifodata[30].IN1
in_iord_bl_call_if_loop_1_i_fifodata[31] => in_iord_bl_call_if_loop_1_i_fifodata[31].IN1
in_iord_bl_call_if_loop_1_i_fifodata[32] => in_iord_bl_call_if_loop_1_i_fifodata[32].IN1
in_iord_bl_call_if_loop_1_i_fifodata[33] => in_iord_bl_call_if_loop_1_i_fifodata[33].IN1
in_iord_bl_call_if_loop_1_i_fifodata[34] => in_iord_bl_call_if_loop_1_i_fifodata[34].IN1
in_iord_bl_call_if_loop_1_i_fifodata[35] => in_iord_bl_call_if_loop_1_i_fifodata[35].IN1
in_iord_bl_call_if_loop_1_i_fifodata[36] => in_iord_bl_call_if_loop_1_i_fifodata[36].IN1
in_iord_bl_call_if_loop_1_i_fifodata[37] => in_iord_bl_call_if_loop_1_i_fifodata[37].IN1
in_iord_bl_call_if_loop_1_i_fifodata[38] => in_iord_bl_call_if_loop_1_i_fifodata[38].IN1
in_iord_bl_call_if_loop_1_i_fifodata[39] => in_iord_bl_call_if_loop_1_i_fifodata[39].IN1
in_iord_bl_call_if_loop_1_i_fifodata[40] => in_iord_bl_call_if_loop_1_i_fifodata[40].IN1
in_iord_bl_call_if_loop_1_i_fifodata[41] => in_iord_bl_call_if_loop_1_i_fifodata[41].IN1
in_iord_bl_call_if_loop_1_i_fifodata[42] => in_iord_bl_call_if_loop_1_i_fifodata[42].IN1
in_iord_bl_call_if_loop_1_i_fifodata[43] => in_iord_bl_call_if_loop_1_i_fifodata[43].IN1
in_iord_bl_call_if_loop_1_i_fifodata[44] => in_iord_bl_call_if_loop_1_i_fifodata[44].IN1
in_iord_bl_call_if_loop_1_i_fifodata[45] => in_iord_bl_call_if_loop_1_i_fifodata[45].IN1
in_iord_bl_call_if_loop_1_i_fifodata[46] => in_iord_bl_call_if_loop_1_i_fifodata[46].IN1
in_iord_bl_call_if_loop_1_i_fifodata[47] => in_iord_bl_call_if_loop_1_i_fifodata[47].IN1
in_iord_bl_call_if_loop_1_i_fifodata[48] => in_iord_bl_call_if_loop_1_i_fifodata[48].IN1
in_iord_bl_call_if_loop_1_i_fifodata[49] => in_iord_bl_call_if_loop_1_i_fifodata[49].IN1
in_iord_bl_call_if_loop_1_i_fifodata[50] => in_iord_bl_call_if_loop_1_i_fifodata[50].IN1
in_iord_bl_call_if_loop_1_i_fifodata[51] => in_iord_bl_call_if_loop_1_i_fifodata[51].IN1
in_iord_bl_call_if_loop_1_i_fifodata[52] => in_iord_bl_call_if_loop_1_i_fifodata[52].IN1
in_iord_bl_call_if_loop_1_i_fifodata[53] => in_iord_bl_call_if_loop_1_i_fifodata[53].IN1
in_iord_bl_call_if_loop_1_i_fifodata[54] => in_iord_bl_call_if_loop_1_i_fifodata[54].IN1
in_iord_bl_call_if_loop_1_i_fifodata[55] => in_iord_bl_call_if_loop_1_i_fifodata[55].IN1
in_iord_bl_call_if_loop_1_i_fifodata[56] => in_iord_bl_call_if_loop_1_i_fifodata[56].IN1
in_iord_bl_call_if_loop_1_i_fifodata[57] => in_iord_bl_call_if_loop_1_i_fifodata[57].IN1
in_iord_bl_call_if_loop_1_i_fifodata[58] => in_iord_bl_call_if_loop_1_i_fifodata[58].IN1
in_iord_bl_call_if_loop_1_i_fifodata[59] => in_iord_bl_call_if_loop_1_i_fifodata[59].IN1
in_iord_bl_call_if_loop_1_i_fifodata[60] => in_iord_bl_call_if_loop_1_i_fifodata[60].IN1
in_iord_bl_call_if_loop_1_i_fifodata[61] => in_iord_bl_call_if_loop_1_i_fifodata[61].IN1
in_iord_bl_call_if_loop_1_i_fifodata[62] => in_iord_bl_call_if_loop_1_i_fifodata[62].IN1
in_iord_bl_call_if_loop_1_i_fifodata[63] => in_iord_bl_call_if_loop_1_i_fifodata[63].IN1
in_iord_bl_call_if_loop_1_i_fifodata[64] => in_iord_bl_call_if_loop_1_i_fifodata[64].IN1
in_iord_bl_call_if_loop_1_i_fifodata[65] => in_iord_bl_call_if_loop_1_i_fifodata[65].IN1
in_iord_bl_call_if_loop_1_i_fifodata[66] => in_iord_bl_call_if_loop_1_i_fifodata[66].IN1
in_iord_bl_call_if_loop_1_i_fifodata[67] => in_iord_bl_call_if_loop_1_i_fifodata[67].IN1
in_iord_bl_call_if_loop_1_i_fifodata[68] => in_iord_bl_call_if_loop_1_i_fifodata[68].IN1
in_iord_bl_call_if_loop_1_i_fifodata[69] => in_iord_bl_call_if_loop_1_i_fifodata[69].IN1
in_iord_bl_call_if_loop_1_i_fifodata[70] => in_iord_bl_call_if_loop_1_i_fifodata[70].IN1
in_iord_bl_call_if_loop_1_i_fifodata[71] => in_iord_bl_call_if_loop_1_i_fifodata[71].IN1
in_iord_bl_call_if_loop_1_i_fifodata[72] => in_iord_bl_call_if_loop_1_i_fifodata[72].IN1
in_iord_bl_call_if_loop_1_i_fifodata[73] => in_iord_bl_call_if_loop_1_i_fifodata[73].IN1
in_iord_bl_call_if_loop_1_i_fifodata[74] => in_iord_bl_call_if_loop_1_i_fifodata[74].IN1
in_iord_bl_call_if_loop_1_i_fifodata[75] => in_iord_bl_call_if_loop_1_i_fifodata[75].IN1
in_iord_bl_call_if_loop_1_i_fifodata[76] => in_iord_bl_call_if_loop_1_i_fifodata[76].IN1
in_iord_bl_call_if_loop_1_i_fifodata[77] => in_iord_bl_call_if_loop_1_i_fifodata[77].IN1
in_iord_bl_call_if_loop_1_i_fifodata[78] => in_iord_bl_call_if_loop_1_i_fifodata[78].IN1
in_iord_bl_call_if_loop_1_i_fifodata[79] => in_iord_bl_call_if_loop_1_i_fifodata[79].IN1
in_iord_bl_call_if_loop_1_i_fifodata[80] => in_iord_bl_call_if_loop_1_i_fifodata[80].IN1
in_iord_bl_call_if_loop_1_i_fifodata[81] => in_iord_bl_call_if_loop_1_i_fifodata[81].IN1
in_iord_bl_call_if_loop_1_i_fifodata[82] => in_iord_bl_call_if_loop_1_i_fifodata[82].IN1
in_iord_bl_call_if_loop_1_i_fifodata[83] => in_iord_bl_call_if_loop_1_i_fifodata[83].IN1
in_iord_bl_call_if_loop_1_i_fifodata[84] => in_iord_bl_call_if_loop_1_i_fifodata[84].IN1
in_iord_bl_call_if_loop_1_i_fifodata[85] => in_iord_bl_call_if_loop_1_i_fifodata[85].IN1
in_iord_bl_call_if_loop_1_i_fifodata[86] => in_iord_bl_call_if_loop_1_i_fifodata[86].IN1
in_iord_bl_call_if_loop_1_i_fifodata[87] => in_iord_bl_call_if_loop_1_i_fifodata[87].IN1
in_iord_bl_call_if_loop_1_i_fifodata[88] => in_iord_bl_call_if_loop_1_i_fifodata[88].IN1
in_iord_bl_call_if_loop_1_i_fifodata[89] => in_iord_bl_call_if_loop_1_i_fifodata[89].IN1
in_iord_bl_call_if_loop_1_i_fifodata[90] => in_iord_bl_call_if_loop_1_i_fifodata[90].IN1
in_iord_bl_call_if_loop_1_i_fifodata[91] => in_iord_bl_call_if_loop_1_i_fifodata[91].IN1
in_iord_bl_call_if_loop_1_i_fifodata[92] => in_iord_bl_call_if_loop_1_i_fifodata[92].IN1
in_iord_bl_call_if_loop_1_i_fifodata[93] => in_iord_bl_call_if_loop_1_i_fifodata[93].IN1
in_iord_bl_call_if_loop_1_i_fifodata[94] => in_iord_bl_call_if_loop_1_i_fifodata[94].IN1
in_iord_bl_call_if_loop_1_i_fifodata[95] => in_iord_bl_call_if_loop_1_i_fifodata[95].IN1
in_iord_bl_call_if_loop_1_i_fifodata[96] => in_iord_bl_call_if_loop_1_i_fifodata[96].IN1
in_iord_bl_call_if_loop_1_i_fifodata[97] => in_iord_bl_call_if_loop_1_i_fifodata[97].IN1
in_iord_bl_call_if_loop_1_i_fifodata[98] => in_iord_bl_call_if_loop_1_i_fifodata[98].IN1
in_iord_bl_call_if_loop_1_i_fifodata[99] => in_iord_bl_call_if_loop_1_i_fifodata[99].IN1
in_iord_bl_call_if_loop_1_i_fifodata[100] => in_iord_bl_call_if_loop_1_i_fifodata[100].IN1
in_iord_bl_call_if_loop_1_i_fifodata[101] => in_iord_bl_call_if_loop_1_i_fifodata[101].IN1
in_iord_bl_call_if_loop_1_i_fifodata[102] => in_iord_bl_call_if_loop_1_i_fifodata[102].IN1
in_iord_bl_call_if_loop_1_i_fifodata[103] => in_iord_bl_call_if_loop_1_i_fifodata[103].IN1
in_iord_bl_call_if_loop_1_i_fifodata[104] => in_iord_bl_call_if_loop_1_i_fifodata[104].IN1
in_iord_bl_call_if_loop_1_i_fifodata[105] => in_iord_bl_call_if_loop_1_i_fifodata[105].IN1
in_iord_bl_call_if_loop_1_i_fifodata[106] => in_iord_bl_call_if_loop_1_i_fifodata[106].IN1
in_iord_bl_call_if_loop_1_i_fifodata[107] => in_iord_bl_call_if_loop_1_i_fifodata[107].IN1
in_iord_bl_call_if_loop_1_i_fifodata[108] => in_iord_bl_call_if_loop_1_i_fifodata[108].IN1
in_iord_bl_call_if_loop_1_i_fifodata[109] => in_iord_bl_call_if_loop_1_i_fifodata[109].IN1
in_iord_bl_call_if_loop_1_i_fifodata[110] => in_iord_bl_call_if_loop_1_i_fifodata[110].IN1
in_iord_bl_call_if_loop_1_i_fifodata[111] => in_iord_bl_call_if_loop_1_i_fifodata[111].IN1
in_iord_bl_call_if_loop_1_i_fifodata[112] => in_iord_bl_call_if_loop_1_i_fifodata[112].IN1
in_iord_bl_call_if_loop_1_i_fifodata[113] => in_iord_bl_call_if_loop_1_i_fifodata[113].IN1
in_iord_bl_call_if_loop_1_i_fifodata[114] => in_iord_bl_call_if_loop_1_i_fifodata[114].IN1
in_iord_bl_call_if_loop_1_i_fifodata[115] => in_iord_bl_call_if_loop_1_i_fifodata[115].IN1
in_iord_bl_call_if_loop_1_i_fifodata[116] => in_iord_bl_call_if_loop_1_i_fifodata[116].IN1
in_iord_bl_call_if_loop_1_i_fifodata[117] => in_iord_bl_call_if_loop_1_i_fifodata[117].IN1
in_iord_bl_call_if_loop_1_i_fifodata[118] => in_iord_bl_call_if_loop_1_i_fifodata[118].IN1
in_iord_bl_call_if_loop_1_i_fifodata[119] => in_iord_bl_call_if_loop_1_i_fifodata[119].IN1
in_iord_bl_call_if_loop_1_i_fifodata[120] => in_iord_bl_call_if_loop_1_i_fifodata[120].IN1
in_iord_bl_call_if_loop_1_i_fifodata[121] => in_iord_bl_call_if_loop_1_i_fifodata[121].IN1
in_iord_bl_call_if_loop_1_i_fifodata[122] => in_iord_bl_call_if_loop_1_i_fifodata[122].IN1
in_iord_bl_call_if_loop_1_i_fifodata[123] => in_iord_bl_call_if_loop_1_i_fifodata[123].IN1
in_iord_bl_call_if_loop_1_i_fifodata[124] => in_iord_bl_call_if_loop_1_i_fifodata[124].IN1
in_iord_bl_call_if_loop_1_i_fifodata[125] => in_iord_bl_call_if_loop_1_i_fifodata[125].IN1
in_iord_bl_call_if_loop_1_i_fifodata[126] => in_iord_bl_call_if_loop_1_i_fifodata[126].IN1
in_iord_bl_call_if_loop_1_i_fifodata[127] => in_iord_bl_call_if_loop_1_i_fifodata[127].IN1
in_iord_bl_call_if_loop_1_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_if_loop_1_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[32] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[33] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[34] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[35] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[36] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[37] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[38] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[39] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[40] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[41] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[42] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[43] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[44] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[45] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[46] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[47] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[48] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[49] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[50] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[51] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[52] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[53] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[54] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[55] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[56] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[57] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[58] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[59] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[60] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[61] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[62] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[63] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[64] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[65] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[66] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[67] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[68] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[69] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[70] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[71] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[72] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[73] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[74] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[75] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[76] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[77] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[78] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[79] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[80] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[81] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[82] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[83] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[84] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[85] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[86] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[87] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[88] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[89] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[90] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[91] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[92] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[93] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[94] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[95] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[96] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[97] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[98] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[99] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[100] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[101] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[102] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[103] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[104] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[105] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[106] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[107] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[108] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[109] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[110] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[111] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[112] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[113] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[114] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[115] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[116] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[117] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[118] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[119] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[120] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[121] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[122] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[123] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[124] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[125] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[126] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[127] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifodata[32] => ch_i_fifodata[32].IN1
i_fifodata[33] => ch_i_fifodata[33].IN1
i_fifodata[34] => ch_i_fifodata[34].IN1
i_fifodata[35] => ch_i_fifodata[35].IN1
i_fifodata[36] => ch_i_fifodata[36].IN1
i_fifodata[37] => ch_i_fifodata[37].IN1
i_fifodata[38] => ch_i_fifodata[38].IN1
i_fifodata[39] => ch_i_fifodata[39].IN1
i_fifodata[40] => ch_i_fifodata[40].IN1
i_fifodata[41] => ch_i_fifodata[41].IN1
i_fifodata[42] => ch_i_fifodata[42].IN1
i_fifodata[43] => ch_i_fifodata[43].IN1
i_fifodata[44] => ch_i_fifodata[44].IN1
i_fifodata[45] => ch_i_fifodata[45].IN1
i_fifodata[46] => ch_i_fifodata[46].IN1
i_fifodata[47] => ch_i_fifodata[47].IN1
i_fifodata[48] => ch_i_fifodata[48].IN1
i_fifodata[49] => ch_i_fifodata[49].IN1
i_fifodata[50] => ch_i_fifodata[50].IN1
i_fifodata[51] => ch_i_fifodata[51].IN1
i_fifodata[52] => ch_i_fifodata[52].IN1
i_fifodata[53] => ch_i_fifodata[53].IN1
i_fifodata[54] => ch_i_fifodata[54].IN1
i_fifodata[55] => ch_i_fifodata[55].IN1
i_fifodata[56] => ch_i_fifodata[56].IN1
i_fifodata[57] => ch_i_fifodata[57].IN1
i_fifodata[58] => ch_i_fifodata[58].IN1
i_fifodata[59] => ch_i_fifodata[59].IN1
i_fifodata[60] => ch_i_fifodata[60].IN1
i_fifodata[61] => ch_i_fifodata[61].IN1
i_fifodata[62] => ch_i_fifodata[62].IN1
i_fifodata[63] => ch_i_fifodata[63].IN1
i_fifodata[64] => ch_i_fifodata[64].IN1
i_fifodata[65] => ch_i_fifodata[65].IN1
i_fifodata[66] => ch_i_fifodata[66].IN1
i_fifodata[67] => ch_i_fifodata[67].IN1
i_fifodata[68] => ch_i_fifodata[68].IN1
i_fifodata[69] => ch_i_fifodata[69].IN1
i_fifodata[70] => ch_i_fifodata[70].IN1
i_fifodata[71] => ch_i_fifodata[71].IN1
i_fifodata[72] => ch_i_fifodata[72].IN1
i_fifodata[73] => ch_i_fifodata[73].IN1
i_fifodata[74] => ch_i_fifodata[74].IN1
i_fifodata[75] => ch_i_fifodata[75].IN1
i_fifodata[76] => ch_i_fifodata[76].IN1
i_fifodata[77] => ch_i_fifodata[77].IN1
i_fifodata[78] => ch_i_fifodata[78].IN1
i_fifodata[79] => ch_i_fifodata[79].IN1
i_fifodata[80] => ch_i_fifodata[80].IN1
i_fifodata[81] => ch_i_fifodata[81].IN1
i_fifodata[82] => ch_i_fifodata[82].IN1
i_fifodata[83] => ch_i_fifodata[83].IN1
i_fifodata[84] => ch_i_fifodata[84].IN1
i_fifodata[85] => ch_i_fifodata[85].IN1
i_fifodata[86] => ch_i_fifodata[86].IN1
i_fifodata[87] => ch_i_fifodata[87].IN1
i_fifodata[88] => ch_i_fifodata[88].IN1
i_fifodata[89] => ch_i_fifodata[89].IN1
i_fifodata[90] => ch_i_fifodata[90].IN1
i_fifodata[91] => ch_i_fifodata[91].IN1
i_fifodata[92] => ch_i_fifodata[92].IN1
i_fifodata[93] => ch_i_fifodata[93].IN1
i_fifodata[94] => ch_i_fifodata[94].IN1
i_fifodata[95] => ch_i_fifodata[95].IN1
i_fifodata[96] => ch_i_fifodata[96].IN1
i_fifodata[97] => ch_i_fifodata[97].IN1
i_fifodata[98] => ch_i_fifodata[98].IN1
i_fifodata[99] => ch_i_fifodata[99].IN1
i_fifodata[100] => ch_i_fifodata[100].IN1
i_fifodata[101] => ch_i_fifodata[101].IN1
i_fifodata[102] => ch_i_fifodata[102].IN1
i_fifodata[103] => ch_i_fifodata[103].IN1
i_fifodata[104] => ch_i_fifodata[104].IN1
i_fifodata[105] => ch_i_fifodata[105].IN1
i_fifodata[106] => ch_i_fifodata[106].IN1
i_fifodata[107] => ch_i_fifodata[107].IN1
i_fifodata[108] => ch_i_fifodata[108].IN1
i_fifodata[109] => ch_i_fifodata[109].IN1
i_fifodata[110] => ch_i_fifodata[110].IN1
i_fifodata[111] => ch_i_fifodata[111].IN1
i_fifodata[112] => ch_i_fifodata[112].IN1
i_fifodata[113] => ch_i_fifodata[113].IN1
i_fifodata[114] => ch_i_fifodata[114].IN1
i_fifodata[115] => ch_i_fifodata[115].IN1
i_fifodata[116] => ch_i_fifodata[116].IN1
i_fifodata[117] => ch_i_fifodata[117].IN1
i_fifodata[118] => ch_i_fifodata[118].IN1
i_fifodata[119] => ch_i_fifodata[119].IN1
i_fifodata[120] => ch_i_fifodata[120].IN1
i_fifodata[121] => ch_i_fifodata[121].IN1
i_fifodata[122] => ch_i_fifodata[122].IN1
i_fifodata[123] => ch_i_fifodata[123].IN1
i_fifodata[124] => ch_i_fifodata[124].IN1
i_fifodata[125] => ch_i_fifodata[125].IN1
i_fifodata[126] => ch_i_fifodata[126].IN1
i_fifodata[127] => ch_i_fifodata[127].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[34] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[35] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[36] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[37] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[38] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[39] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[40] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[41] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[42] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[43] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[44] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[45] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[46] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[47] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[48] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[49] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[50] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[51] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[52] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[53] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[54] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[55] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[56] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[57] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[58] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[59] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[60] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[61] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[62] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[63] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[64] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[65] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[66] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[67] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[68] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[69] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[70] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[71] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[72] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[73] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[74] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[75] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[76] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[77] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[78] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[79] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[80] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[81] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[82] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[83] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[84] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[85] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[86] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[87] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[88] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[89] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[90] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[91] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[92] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[93] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[94] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[95] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[96] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[97] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[98] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[99] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[100] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[101] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[102] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[103] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[104] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[105] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[106] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[107] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[108] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[109] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[110] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[111] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[112] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[113] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[114] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[115] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[116] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[117] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[118] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[119] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[120] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[121] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[122] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[123] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[124] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[125] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[126] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[127] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[128] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[129] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
i_fifodata[34] => down_data[34].IN1
i_fifodata[35] => down_data[35].IN1
i_fifodata[36] => down_data[36].IN1
i_fifodata[37] => down_data[37].IN1
i_fifodata[38] => down_data[38].IN1
i_fifodata[39] => down_data[39].IN1
i_fifodata[40] => down_data[40].IN1
i_fifodata[41] => down_data[41].IN1
i_fifodata[42] => down_data[42].IN1
i_fifodata[43] => down_data[43].IN1
i_fifodata[44] => down_data[44].IN1
i_fifodata[45] => down_data[45].IN1
i_fifodata[46] => down_data[46].IN1
i_fifodata[47] => down_data[47].IN1
i_fifodata[48] => down_data[48].IN1
i_fifodata[49] => down_data[49].IN1
i_fifodata[50] => down_data[50].IN1
i_fifodata[51] => down_data[51].IN1
i_fifodata[52] => down_data[52].IN1
i_fifodata[53] => down_data[53].IN1
i_fifodata[54] => down_data[54].IN1
i_fifodata[55] => down_data[55].IN1
i_fifodata[56] => down_data[56].IN1
i_fifodata[57] => down_data[57].IN1
i_fifodata[58] => down_data[58].IN1
i_fifodata[59] => down_data[59].IN1
i_fifodata[60] => down_data[60].IN1
i_fifodata[61] => down_data[61].IN1
i_fifodata[62] => down_data[62].IN1
i_fifodata[63] => down_data[63].IN1
i_fifodata[64] => down_data[64].IN1
i_fifodata[65] => down_data[65].IN1
i_fifodata[66] => down_data[66].IN1
i_fifodata[67] => down_data[67].IN1
i_fifodata[68] => down_data[68].IN1
i_fifodata[69] => down_data[69].IN1
i_fifodata[70] => down_data[70].IN1
i_fifodata[71] => down_data[71].IN1
i_fifodata[72] => down_data[72].IN1
i_fifodata[73] => down_data[73].IN1
i_fifodata[74] => down_data[74].IN1
i_fifodata[75] => down_data[75].IN1
i_fifodata[76] => down_data[76].IN1
i_fifodata[77] => down_data[77].IN1
i_fifodata[78] => down_data[78].IN1
i_fifodata[79] => down_data[79].IN1
i_fifodata[80] => down_data[80].IN1
i_fifodata[81] => down_data[81].IN1
i_fifodata[82] => down_data[82].IN1
i_fifodata[83] => down_data[83].IN1
i_fifodata[84] => down_data[84].IN1
i_fifodata[85] => down_data[85].IN1
i_fifodata[86] => down_data[86].IN1
i_fifodata[87] => down_data[87].IN1
i_fifodata[88] => down_data[88].IN1
i_fifodata[89] => down_data[89].IN1
i_fifodata[90] => down_data[90].IN1
i_fifodata[91] => down_data[91].IN1
i_fifodata[92] => down_data[92].IN1
i_fifodata[93] => down_data[93].IN1
i_fifodata[94] => down_data[94].IN1
i_fifodata[95] => down_data[95].IN1
i_fifodata[96] => down_data[96].IN1
i_fifodata[97] => down_data[97].IN1
i_fifodata[98] => down_data[98].IN1
i_fifodata[99] => down_data[99].IN1
i_fifodata[100] => down_data[100].IN1
i_fifodata[101] => down_data[101].IN1
i_fifodata[102] => down_data[102].IN1
i_fifodata[103] => down_data[103].IN1
i_fifodata[104] => down_data[104].IN1
i_fifodata[105] => down_data[105].IN1
i_fifodata[106] => down_data[106].IN1
i_fifodata[107] => down_data[107].IN1
i_fifodata[108] => down_data[108].IN1
i_fifodata[109] => down_data[109].IN1
i_fifodata[110] => down_data[110].IN1
i_fifodata[111] => down_data[111].IN1
i_fifodata[112] => down_data[112].IN1
i_fifodata[113] => down_data[113].IN1
i_fifodata[114] => down_data[114].IN1
i_fifodata[115] => down_data[115].IN1
i_fifodata[116] => down_data[116].IN1
i_fifodata[117] => down_data[117].IN1
i_fifodata[118] => down_data[118].IN1
i_fifodata[119] => down_data[119].IN1
i_fifodata[120] => down_data[120].IN1
i_fifodata[121] => down_data[121].IN1
i_fifodata[122] => down_data[122].IN1
i_fifodata[123] => down_data[123].IN1
i_fifodata[124] => down_data[124].IN1
i_fifodata[125] => down_data[125].IN1
i_fifodata[126] => down_data[126].IN1
i_fifodata[127] => down_data[127].IN1
i_fifodata[128] => down_data[128].IN1
i_fifodata[129] => down_data[129].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_data[36] => o_data.DATAA
i_data[36] => r_data[36].DATAIN
i_data[37] => o_data.DATAA
i_data[37] => r_data[37].DATAIN
i_data[38] => o_data.DATAA
i_data[38] => r_data[38].DATAIN
i_data[39] => o_data.DATAA
i_data[39] => r_data[39].DATAIN
i_data[40] => o_data.DATAA
i_data[40] => r_data[40].DATAIN
i_data[41] => o_data.DATAA
i_data[41] => r_data[41].DATAIN
i_data[42] => o_data.DATAA
i_data[42] => r_data[42].DATAIN
i_data[43] => o_data.DATAA
i_data[43] => r_data[43].DATAIN
i_data[44] => o_data.DATAA
i_data[44] => r_data[44].DATAIN
i_data[45] => o_data.DATAA
i_data[45] => r_data[45].DATAIN
i_data[46] => o_data.DATAA
i_data[46] => r_data[46].DATAIN
i_data[47] => o_data.DATAA
i_data[47] => r_data[47].DATAIN
i_data[48] => o_data.DATAA
i_data[48] => r_data[48].DATAIN
i_data[49] => o_data.DATAA
i_data[49] => r_data[49].DATAIN
i_data[50] => o_data.DATAA
i_data[50] => r_data[50].DATAIN
i_data[51] => o_data.DATAA
i_data[51] => r_data[51].DATAIN
i_data[52] => o_data.DATAA
i_data[52] => r_data[52].DATAIN
i_data[53] => o_data.DATAA
i_data[53] => r_data[53].DATAIN
i_data[54] => o_data.DATAA
i_data[54] => r_data[54].DATAIN
i_data[55] => o_data.DATAA
i_data[55] => r_data[55].DATAIN
i_data[56] => o_data.DATAA
i_data[56] => r_data[56].DATAIN
i_data[57] => o_data.DATAA
i_data[57] => r_data[57].DATAIN
i_data[58] => o_data.DATAA
i_data[58] => r_data[58].DATAIN
i_data[59] => o_data.DATAA
i_data[59] => r_data[59].DATAIN
i_data[60] => o_data.DATAA
i_data[60] => r_data[60].DATAIN
i_data[61] => o_data.DATAA
i_data[61] => r_data[61].DATAIN
i_data[62] => o_data.DATAA
i_data[62] => r_data[62].DATAIN
i_data[63] => o_data.DATAA
i_data[63] => r_data[63].DATAIN
i_data[64] => o_data.DATAA
i_data[64] => r_data[64].DATAIN
i_data[65] => o_data.DATAA
i_data[65] => r_data[65].DATAIN
i_data[66] => o_data.DATAA
i_data[66] => r_data[66].DATAIN
i_data[67] => o_data.DATAA
i_data[67] => r_data[67].DATAIN
i_data[68] => o_data.DATAA
i_data[68] => r_data[68].DATAIN
i_data[69] => o_data.DATAA
i_data[69] => r_data[69].DATAIN
i_data[70] => o_data.DATAA
i_data[70] => r_data[70].DATAIN
i_data[71] => o_data.DATAA
i_data[71] => r_data[71].DATAIN
i_data[72] => o_data.DATAA
i_data[72] => r_data[72].DATAIN
i_data[73] => o_data.DATAA
i_data[73] => r_data[73].DATAIN
i_data[74] => o_data.DATAA
i_data[74] => r_data[74].DATAIN
i_data[75] => o_data.DATAA
i_data[75] => r_data[75].DATAIN
i_data[76] => o_data.DATAA
i_data[76] => r_data[76].DATAIN
i_data[77] => o_data.DATAA
i_data[77] => r_data[77].DATAIN
i_data[78] => o_data.DATAA
i_data[78] => r_data[78].DATAIN
i_data[79] => o_data.DATAA
i_data[79] => r_data[79].DATAIN
i_data[80] => o_data.DATAA
i_data[80] => r_data[80].DATAIN
i_data[81] => o_data.DATAA
i_data[81] => r_data[81].DATAIN
i_data[82] => o_data.DATAA
i_data[82] => r_data[82].DATAIN
i_data[83] => o_data.DATAA
i_data[83] => r_data[83].DATAIN
i_data[84] => o_data.DATAA
i_data[84] => r_data[84].DATAIN
i_data[85] => o_data.DATAA
i_data[85] => r_data[85].DATAIN
i_data[86] => o_data.DATAA
i_data[86] => r_data[86].DATAIN
i_data[87] => o_data.DATAA
i_data[87] => r_data[87].DATAIN
i_data[88] => o_data.DATAA
i_data[88] => r_data[88].DATAIN
i_data[89] => o_data.DATAA
i_data[89] => r_data[89].DATAIN
i_data[90] => o_data.DATAA
i_data[90] => r_data[90].DATAIN
i_data[91] => o_data.DATAA
i_data[91] => r_data[91].DATAIN
i_data[92] => o_data.DATAA
i_data[92] => r_data[92].DATAIN
i_data[93] => o_data.DATAA
i_data[93] => r_data[93].DATAIN
i_data[94] => o_data.DATAA
i_data[94] => r_data[94].DATAIN
i_data[95] => o_data.DATAA
i_data[95] => r_data[95].DATAIN
i_data[96] => o_data.DATAA
i_data[96] => r_data[96].DATAIN
i_data[97] => o_data.DATAA
i_data[97] => r_data[97].DATAIN
i_data[98] => o_data.DATAA
i_data[98] => r_data[98].DATAIN
i_data[99] => o_data.DATAA
i_data[99] => r_data[99].DATAIN
i_data[100] => o_data.DATAA
i_data[100] => r_data[100].DATAIN
i_data[101] => o_data.DATAA
i_data[101] => r_data[101].DATAIN
i_data[102] => o_data.DATAA
i_data[102] => r_data[102].DATAIN
i_data[103] => o_data.DATAA
i_data[103] => r_data[103].DATAIN
i_data[104] => o_data.DATAA
i_data[104] => r_data[104].DATAIN
i_data[105] => o_data.DATAA
i_data[105] => r_data[105].DATAIN
i_data[106] => o_data.DATAA
i_data[106] => r_data[106].DATAIN
i_data[107] => o_data.DATAA
i_data[107] => r_data[107].DATAIN
i_data[108] => o_data.DATAA
i_data[108] => r_data[108].DATAIN
i_data[109] => o_data.DATAA
i_data[109] => r_data[109].DATAIN
i_data[110] => o_data.DATAA
i_data[110] => r_data[110].DATAIN
i_data[111] => o_data.DATAA
i_data[111] => r_data[111].DATAIN
i_data[112] => o_data.DATAA
i_data[112] => r_data[112].DATAIN
i_data[113] => o_data.DATAA
i_data[113] => r_data[113].DATAIN
i_data[114] => o_data.DATAA
i_data[114] => r_data[114].DATAIN
i_data[115] => o_data.DATAA
i_data[115] => r_data[115].DATAIN
i_data[116] => o_data.DATAA
i_data[116] => r_data[116].DATAIN
i_data[117] => o_data.DATAA
i_data[117] => r_data[117].DATAIN
i_data[118] => o_data.DATAA
i_data[118] => r_data[118].DATAIN
i_data[119] => o_data.DATAA
i_data[119] => r_data[119].DATAIN
i_data[120] => o_data.DATAA
i_data[120] => r_data[120].DATAIN
i_data[121] => o_data.DATAA
i_data[121] => r_data[121].DATAIN
i_data[122] => o_data.DATAA
i_data[122] => r_data[122].DATAIN
i_data[123] => o_data.DATAA
i_data[123] => r_data[123].DATAIN
i_data[124] => o_data.DATAA
i_data[124] => r_data[124].DATAIN
i_data[125] => o_data.DATAA
i_data[125] => r_data[125].DATAIN
i_data[126] => o_data.DATAA
i_data[126] => r_data[126].DATAIN
i_data[127] => o_data.DATAA
i_data[127] => r_data[127].DATAIN
i_data[128] => o_data.DATAA
i_data[128] => r_data[128].DATAIN
i_data[129] => o_data.DATAA
i_data[129] => r_data[129].DATAIN
i_data[130] => o_data.DATAA
i_data[130] => r_data[130].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[128] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[129] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[130] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3
out_feedback_out_1[0] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_feedback_valid_out_1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_iowr_bl_return_if_loop_1_i_fifoready[0] => in_iowr_bl_return_if_loop_1_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iowr_bl_return_if_loop_1_o_fifodata[0] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[1] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[2] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[3] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[4] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[5] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[6] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[7] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[8] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[9] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[10] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[11] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[12] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[13] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[14] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[15] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[16] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[17] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[18] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[19] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[20] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[21] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[22] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[23] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[24] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[25] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[26] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[27] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[28] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[29] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[30] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[31] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifovalid[0] <= if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region.out_iowr_bl_return_if_loop_1_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= if_loop_1_B3_merge:theif_loop_1_B3_merge.out_stall_out_0
out_valid_out_0[0] <= if_loop_1_B3_branch:theif_loop_1_B3_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_B3_merge:theif_loop_1_B3_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_B3_branch:theif_loop_1_B3_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region
out_valid_out[0] <= SE_out_i_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11_V1.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_return_if_loop_1_i_fifoready[0] => in_iowr_bl_return_if_loop_1_i_fifoready[0].IN1
out_iowr_bl_return_if_loop_1_o_fifodata[0] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[1] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[2] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[3] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[4] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[5] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[6] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[7] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[8] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[9] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[10] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[11] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[12] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[13] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[14] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[15] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[16] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[17] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[18] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[19] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[20] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[21] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[22] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[23] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[24] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[25] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[26] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[27] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[28] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[29] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[30] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[31] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifodata
out_iowr_bl_return_if_loop_1_o_fifovalid[0] <= if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13.out_iowr_bl_return_if_loop_1_o_fifovalid
out_feedback_out_1[0] <= if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14.out_feedback_valid_out_1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_stall_in[0] => SE_out_i_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11_consumed1.IN1
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
clock => clock.IN4
resetn => resetn.IN4


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14
out_data_out[0] <= if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg.out_data_out
out_valid_out[0] <= if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg.out_valid_out
in_feedback_stall_in_1[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11.feedback_out
out_feedback_valid_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13
out_iowr_bl_return_if_loop_1_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
in_iowr_bl_return_if_loop_1_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_return_if_loop_1_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_return_if_loop_1_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11.valid_out
in_intel_reserved_ffwd_0_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11
out_dest_data_out_3_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_dest_data_out_3_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.valid_out
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B2_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B2_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_stall_out_0[0] <= if_loop_1_B0_runOnce_merge:theif_loop_1_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= if_loop_1_B0_runOnce_branch:theif_loop_1_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_B0_runOnce_branch:theif_loop_1_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region
out_valid_out[0] <= if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10.out_valid_out
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_B0_runOnce_merge_reg:theif_loop_1_B0_runOnce_merge_reg
out_data_out[0] <= if_loop_1_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= if_loop_1_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => if_loop_1_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_if_loop_1_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= if_loop_1_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => if_loop_1_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => if_loop_1_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
clock => if_loop_1_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => if_loop_1_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => if_loop_1_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => if_loop_1_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11
out_data_out[0] <= if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg.out_data_out
out_valid_out[0] <= if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg.out_valid_out
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10
out_data_out[0] <= if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg.out_data_out
out_valid_out[0] <= if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg.out_valid_out
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg_valid_reg_q[0].ACLR


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce|if_loop_1_B0_runOnce_merge:theif_loop_1_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|acl_avm_to_ic:avmm_1_.t[0].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw
clock => acl_ic_host_endpoint:m[0].m_endp.clock
clock => acl_ic_agent_endpoint:s.s_endp.clock
clock => acl_arb_pipeline_reg:dp[0].dp.clock
clock => acl_arb_pipeline_reg:dp[1].dp.clock
clock => acl_arb_staging_reg:sp[0].sp.clock
resetn => acl_ic_host_endpoint:m[0].m_endp.resetn
resetn => acl_ic_agent_endpoint:s.s_endp.resetn
resetn => acl_arb_pipeline_reg:dp[0].dp.resetn
resetn => acl_arb_pipeline_reg:dp[1].dp.resetn
resetn => acl_arb_staging_reg:sp[0].sp.resetn
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_address[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[6].DATAIN
m_arb_address[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[7].DATAIN
m_arb_address[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[8].DATAIN
m_arb_address[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[9].DATAIN
m_arb_address[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[10].DATAIN
m_arb_address[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[11].DATAIN
m_arb_address[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[12].DATAIN
m_arb_address[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[13].DATAIN
m_arb_address[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[14].DATAIN
m_arb_address[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[15].DATAIN
m_arb_address[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[16].DATAIN
m_arb_address[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[17].DATAIN
m_arb_address[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[18].DATAIN
m_arb_address[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[19].DATAIN
m_arb_address[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[20].DATAIN
m_arb_address[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[21].DATAIN
m_arb_address[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[22].DATAIN
m_arb_address[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[23].DATAIN
m_arb_address[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[24].DATAIN
m_arb_address[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[25].DATAIN
m_arb_address[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[26].DATAIN
m_arb_address[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[27].DATAIN
m_arb_address[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[28].DATAIN
m_arb_address[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[29].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[6] <= mout_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[7] <= mout_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[8] <= mout_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[9] <= mout_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[10] <= mout_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[11] <= mout_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[12] <= mout_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[13] <= mout_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[14] <= mout_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[15] <= mout_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[16] <= mout_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[17] <= mout_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[18] <= mout_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[19] <= mout_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[20] <= mout_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[21] <= mout_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[22] <= mout_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[23] <= mout_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[24] <= mout_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[25] <= mout_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[26] <= mout_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[27] <= mout_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[28] <= mout_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[29] <= mout_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id <= mout_arb_id.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => dp[0].out_intf.stall.DATAIN
mout_wrp_ack => acl_ic_agent_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_agent_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_agent_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_agent_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_agent_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_agent_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_agent_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_agent_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_agent_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_agent_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_agent_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_agent_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_agent_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_agent_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_agent_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_agent_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_agent_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_agent_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_agent_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_agent_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_agent_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_agent_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_agent_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_agent_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_agent_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_agent_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_agent_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_agent_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_agent_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_agent_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_agent_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_agent_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_agent_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_agent_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[0].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable
wrp_intf.id[0] <> <UNC>
rrp_intf.id[0] <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp
clock => acl_ic_agent_wrp:wrp.clock
clock => acl_ic_agent_rrp:rrp.clock
resetn => acl_ic_agent_wrp:wrp.resetn
resetn => acl_ic_agent_rrp:rrp.resetn
m_intf.stall <> acl_ic_agent_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_agent_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_agent_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_agent_rrp:rrp.m_intf.req.id[0]
m_intf.req.byteenable[0] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_agent_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_agent_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_agent_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_agent_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_agent_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_agent_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_agent_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_agent_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_agent_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_agent_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_agent_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_agent_rrp:rrp.m_intf.req.address[5]
m_intf.req.address[6] <> acl_ic_agent_wrp:wrp.m_intf.req.address[6]
m_intf.req.address[6] <> acl_ic_agent_rrp:rrp.m_intf.req.address[6]
m_intf.req.address[7] <> acl_ic_agent_wrp:wrp.m_intf.req.address[7]
m_intf.req.address[7] <> acl_ic_agent_rrp:rrp.m_intf.req.address[7]
m_intf.req.address[8] <> acl_ic_agent_wrp:wrp.m_intf.req.address[8]
m_intf.req.address[8] <> acl_ic_agent_rrp:rrp.m_intf.req.address[8]
m_intf.req.address[9] <> acl_ic_agent_wrp:wrp.m_intf.req.address[9]
m_intf.req.address[9] <> acl_ic_agent_rrp:rrp.m_intf.req.address[9]
m_intf.req.address[10] <> acl_ic_agent_wrp:wrp.m_intf.req.address[10]
m_intf.req.address[10] <> acl_ic_agent_rrp:rrp.m_intf.req.address[10]
m_intf.req.address[11] <> acl_ic_agent_wrp:wrp.m_intf.req.address[11]
m_intf.req.address[11] <> acl_ic_agent_rrp:rrp.m_intf.req.address[11]
m_intf.req.address[12] <> acl_ic_agent_wrp:wrp.m_intf.req.address[12]
m_intf.req.address[12] <> acl_ic_agent_rrp:rrp.m_intf.req.address[12]
m_intf.req.address[13] <> acl_ic_agent_wrp:wrp.m_intf.req.address[13]
m_intf.req.address[13] <> acl_ic_agent_rrp:rrp.m_intf.req.address[13]
m_intf.req.address[14] <> acl_ic_agent_wrp:wrp.m_intf.req.address[14]
m_intf.req.address[14] <> acl_ic_agent_rrp:rrp.m_intf.req.address[14]
m_intf.req.address[15] <> acl_ic_agent_wrp:wrp.m_intf.req.address[15]
m_intf.req.address[15] <> acl_ic_agent_rrp:rrp.m_intf.req.address[15]
m_intf.req.address[16] <> acl_ic_agent_wrp:wrp.m_intf.req.address[16]
m_intf.req.address[16] <> acl_ic_agent_rrp:rrp.m_intf.req.address[16]
m_intf.req.address[17] <> acl_ic_agent_wrp:wrp.m_intf.req.address[17]
m_intf.req.address[17] <> acl_ic_agent_rrp:rrp.m_intf.req.address[17]
m_intf.req.address[18] <> acl_ic_agent_wrp:wrp.m_intf.req.address[18]
m_intf.req.address[18] <> acl_ic_agent_rrp:rrp.m_intf.req.address[18]
m_intf.req.address[19] <> acl_ic_agent_wrp:wrp.m_intf.req.address[19]
m_intf.req.address[19] <> acl_ic_agent_rrp:rrp.m_intf.req.address[19]
m_intf.req.address[20] <> acl_ic_agent_wrp:wrp.m_intf.req.address[20]
m_intf.req.address[20] <> acl_ic_agent_rrp:rrp.m_intf.req.address[20]
m_intf.req.address[21] <> acl_ic_agent_wrp:wrp.m_intf.req.address[21]
m_intf.req.address[21] <> acl_ic_agent_rrp:rrp.m_intf.req.address[21]
m_intf.req.address[22] <> acl_ic_agent_wrp:wrp.m_intf.req.address[22]
m_intf.req.address[22] <> acl_ic_agent_rrp:rrp.m_intf.req.address[22]
m_intf.req.address[23] <> acl_ic_agent_wrp:wrp.m_intf.req.address[23]
m_intf.req.address[23] <> acl_ic_agent_rrp:rrp.m_intf.req.address[23]
m_intf.req.address[24] <> acl_ic_agent_wrp:wrp.m_intf.req.address[24]
m_intf.req.address[24] <> acl_ic_agent_rrp:rrp.m_intf.req.address[24]
m_intf.req.address[25] <> acl_ic_agent_wrp:wrp.m_intf.req.address[25]
m_intf.req.address[25] <> acl_ic_agent_rrp:rrp.m_intf.req.address[25]
m_intf.req.address[26] <> acl_ic_agent_wrp:wrp.m_intf.req.address[26]
m_intf.req.address[26] <> acl_ic_agent_rrp:rrp.m_intf.req.address[26]
m_intf.req.address[27] <> acl_ic_agent_wrp:wrp.m_intf.req.address[27]
m_intf.req.address[27] <> acl_ic_agent_rrp:rrp.m_intf.req.address[27]
m_intf.req.address[28] <> acl_ic_agent_wrp:wrp.m_intf.req.address[28]
m_intf.req.address[28] <> acl_ic_agent_rrp:rrp.m_intf.req.address[28]
m_intf.req.address[29] <> acl_ic_agent_wrp:wrp.m_intf.req.address[29]
m_intf.req.address[29] <> acl_ic_agent_rrp:rrp.m_intf.req.address[29]
m_intf.req.burstcount[0] <> acl_ic_agent_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_agent_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_agent_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_agent_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_agent_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_agent_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_agent_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_agent_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_agent_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_agent_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.address[6] <> s_intf.s_intf.req.address[6]
s_intf.req.address[7] <> s_intf.s_intf.req.address[7]
s_intf.req.address[8] <> s_intf.s_intf.req.address[8]
s_intf.req.address[9] <> s_intf.s_intf.req.address[9]
s_intf.req.address[10] <> s_intf.s_intf.req.address[10]
s_intf.req.address[11] <> s_intf.s_intf.req.address[11]
s_intf.req.address[12] <> s_intf.s_intf.req.address[12]
s_intf.req.address[13] <> s_intf.s_intf.req.address[13]
s_intf.req.address[14] <> s_intf.s_intf.req.address[14]
s_intf.req.address[15] <> s_intf.s_intf.req.address[15]
s_intf.req.address[16] <> s_intf.s_intf.req.address[16]
s_intf.req.address[17] <> s_intf.s_intf.req.address[17]
s_intf.req.address[18] <> s_intf.s_intf.req.address[18]
s_intf.req.address[19] <> s_intf.s_intf.req.address[19]
s_intf.req.address[20] <> s_intf.s_intf.req.address[20]
s_intf.req.address[21] <> s_intf.s_intf.req.address[21]
s_intf.req.address[22] <> s_intf.s_intf.req.address[22]
s_intf.req.address[23] <> s_intf.s_intf.req.address[23]
s_intf.req.address[24] <> s_intf.s_intf.req.address[24]
s_intf.req.address[25] <> s_intf.s_intf.req.address[25]
s_intf.req.address[26] <> s_intf.s_intf.req.address[26]
s_intf.req.address[27] <> s_intf.s_intf.req.address[27]
s_intf.req.address[28] <> s_intf.s_intf.req.address[28]
s_intf.req.address[29] <> s_intf.s_intf.req.address[29]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_agent_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_agent_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_agent_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_agent_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_agent_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_agent_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_agent_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_agent_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_agent_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_agent_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_agent_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_agent_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_agent_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_agent_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_agent_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_agent_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_agent_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_agent_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_agent_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_agent_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_agent_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_agent_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_agent_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_agent_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_agent_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_agent_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_agent_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_agent_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_agent_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_agent_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_agent_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_agent_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_agent_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_agent_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_agent_wrp:wrp.wrp_intf.id[0]
wrp_intf.ack <> acl_ic_agent_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_agent_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_agent_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_agent_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_agent_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_agent_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_agent_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_agent_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_agent_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_agent_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_agent_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_agent_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_agent_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_agent_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_agent_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_agent_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_agent_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_agent_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_agent_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_agent_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_agent_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_agent_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_agent_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_agent_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_agent_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_agent_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_agent_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_agent_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_agent_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_agent_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_agent_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_agent_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_agent_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_agent_rrp:rrp.rrp_intf.id[0]
rrp_intf.datavalid <> acl_ic_agent_rrp:rrp.rrp_intf.datavalid


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp
clock => clock.IN1
resetn => resetn.IN1
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> <UNC>
wrp_intf.ack <> wrp_intf.ack
stall <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp
clock => clock.IN1
resetn => resetn.IN1
m_intf.stall <> <UNC>
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
s_readdatavalid => agent_read_pipe.DATAB
s_readdata[0] => agent_read_pipe.data[0].DATAIN
s_readdata[1] => agent_read_pipe.data[1].DATAIN
s_readdata[2] => agent_read_pipe.data[2].DATAIN
s_readdata[3] => agent_read_pipe.data[3].DATAIN
s_readdata[4] => agent_read_pipe.data[4].DATAIN
s_readdata[5] => agent_read_pipe.data[5].DATAIN
s_readdata[6] => agent_read_pipe.data[6].DATAIN
s_readdata[7] => agent_read_pipe.data[7].DATAIN
s_readdata[8] => agent_read_pipe.data[8].DATAIN
s_readdata[9] => agent_read_pipe.data[9].DATAIN
s_readdata[10] => agent_read_pipe.data[10].DATAIN
s_readdata[11] => agent_read_pipe.data[11].DATAIN
s_readdata[12] => agent_read_pipe.data[12].DATAIN
s_readdata[13] => agent_read_pipe.data[13].DATAIN
s_readdata[14] => agent_read_pipe.data[14].DATAIN
s_readdata[15] => agent_read_pipe.data[15].DATAIN
s_readdata[16] => agent_read_pipe.data[16].DATAIN
s_readdata[17] => agent_read_pipe.data[17].DATAIN
s_readdata[18] => agent_read_pipe.data[18].DATAIN
s_readdata[19] => agent_read_pipe.data[19].DATAIN
s_readdata[20] => agent_read_pipe.data[20].DATAIN
s_readdata[21] => agent_read_pipe.data[21].DATAIN
s_readdata[22] => agent_read_pipe.data[22].DATAIN
s_readdata[23] => agent_read_pipe.data[23].DATAIN
s_readdata[24] => agent_read_pipe.data[24].DATAIN
s_readdata[25] => agent_read_pipe.data[25].DATAIN
s_readdata[26] => agent_read_pipe.data[26].DATAIN
s_readdata[27] => agent_read_pipe.data[27].DATAIN
s_readdata[28] => agent_read_pipe.data[28].DATAIN
s_readdata[29] => agent_read_pipe.data[29].DATAIN
s_readdata[30] => agent_read_pipe.data[30].DATAIN
s_readdata[31] => agent_read_pipe.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> <UNC>
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.req.id[0]
out_intf.req.byteenable[0] <> out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.req.writedata[31]
out_intf.req.write <> out_intf.req.write
out_intf.req.read <> out_intf.req.read
out_intf.req.request <> out_intf.req.request
out_intf.req.enable <> out_intf.req.enable


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_arb_data:staging_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw
clock => clock.IN1
resetn => resetn.IN1
avm_enable <= ic_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
avm_read <= ic_arb_read.DB_MAX_OUTPUT_PORT_TYPE
avm_write <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[0] <= ic_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[1] <= ic_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[2] <= ic_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[3] <= ic_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[4] <= ic_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[5] <= ic_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[6] <= ic_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[7] <= ic_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[8] <= ic_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[9] <= ic_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[10] <= ic_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[11] <= ic_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[12] <= ic_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[13] <= ic_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[14] <= ic_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[15] <= ic_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[16] <= ic_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[17] <= ic_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[18] <= ic_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[19] <= ic_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[20] <= ic_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[21] <= ic_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[22] <= ic_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[23] <= ic_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[24] <= ic_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[25] <= ic_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[26] <= ic_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[27] <= ic_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[28] <= ic_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[29] <= ic_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[30] <= ic_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[31] <= ic_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[0] <= ic_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= ic_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= ic_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= ic_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= ic_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= ic_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= ic_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= ic_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= ic_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= ic_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= ic_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= ic_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= ic_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= ic_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= ic_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= ic_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= ic_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= ic_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= ic_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= ic_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= ic_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= ic_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= ic_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= ic_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= ic_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= ic_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= ic_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= ic_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= ic_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= ic_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= ic_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[0] <= ic_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[1] <= ic_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[2] <= ic_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[3] <= ic_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => ~NO_FANOUT~
avm_readdatavalid => ~NO_FANOUT~
avm_readdata[0] => ic_rrp_data[0].DATAIN
avm_readdata[1] => ic_rrp_data[1].DATAIN
avm_readdata[2] => ic_rrp_data[2].DATAIN
avm_readdata[3] => ic_rrp_data[3].DATAIN
avm_readdata[4] => ic_rrp_data[4].DATAIN
avm_readdata[5] => ic_rrp_data[5].DATAIN
avm_readdata[6] => ic_rrp_data[6].DATAIN
avm_readdata[7] => ic_rrp_data[7].DATAIN
avm_readdata[8] => ic_rrp_data[8].DATAIN
avm_readdata[9] => ic_rrp_data[9].DATAIN
avm_readdata[10] => ic_rrp_data[10].DATAIN
avm_readdata[11] => ic_rrp_data[11].DATAIN
avm_readdata[12] => ic_rrp_data[12].DATAIN
avm_readdata[13] => ic_rrp_data[13].DATAIN
avm_readdata[14] => ic_rrp_data[14].DATAIN
avm_readdata[15] => ic_rrp_data[15].DATAIN
avm_readdata[16] => ic_rrp_data[16].DATAIN
avm_readdata[17] => ic_rrp_data[17].DATAIN
avm_readdata[18] => ic_rrp_data[18].DATAIN
avm_readdata[19] => ic_rrp_data[19].DATAIN
avm_readdata[20] => ic_rrp_data[20].DATAIN
avm_readdata[21] => ic_rrp_data[21].DATAIN
avm_readdata[22] => ic_rrp_data[22].DATAIN
avm_readdata[23] => ic_rrp_data[23].DATAIN
avm_readdata[24] => ic_rrp_data[24].DATAIN
avm_readdata[25] => ic_rrp_data[25].DATAIN
avm_readdata[26] => ic_rrp_data[26].DATAIN
avm_readdata[27] => ic_rrp_data[27].DATAIN
avm_readdata[28] => ic_rrp_data[28].DATAIN
avm_readdata[29] => ic_rrp_data[29].DATAIN
avm_readdata[30] => ic_rrp_data[30].DATAIN
avm_readdata[31] => ic_rrp_data[31].DATAIN
avm_writeack => ~NO_FANOUT~
ic_arb_request => ~NO_FANOUT~
ic_arb_enable => avm_enable.DATAIN
ic_arb_read => readdatavalid_sr.DATAB
ic_arb_read => avm_read.DATAIN
ic_arb_write => avm_write.DATAIN
ic_arb_write => ic_wrp_ack.DATAIN
ic_arb_writedata[0] => avm_writedata[0].DATAIN
ic_arb_writedata[1] => avm_writedata[1].DATAIN
ic_arb_writedata[2] => avm_writedata[2].DATAIN
ic_arb_writedata[3] => avm_writedata[3].DATAIN
ic_arb_writedata[4] => avm_writedata[4].DATAIN
ic_arb_writedata[5] => avm_writedata[5].DATAIN
ic_arb_writedata[6] => avm_writedata[6].DATAIN
ic_arb_writedata[7] => avm_writedata[7].DATAIN
ic_arb_writedata[8] => avm_writedata[8].DATAIN
ic_arb_writedata[9] => avm_writedata[9].DATAIN
ic_arb_writedata[10] => avm_writedata[10].DATAIN
ic_arb_writedata[11] => avm_writedata[11].DATAIN
ic_arb_writedata[12] => avm_writedata[12].DATAIN
ic_arb_writedata[13] => avm_writedata[13].DATAIN
ic_arb_writedata[14] => avm_writedata[14].DATAIN
ic_arb_writedata[15] => avm_writedata[15].DATAIN
ic_arb_writedata[16] => avm_writedata[16].DATAIN
ic_arb_writedata[17] => avm_writedata[17].DATAIN
ic_arb_writedata[18] => avm_writedata[18].DATAIN
ic_arb_writedata[19] => avm_writedata[19].DATAIN
ic_arb_writedata[20] => avm_writedata[20].DATAIN
ic_arb_writedata[21] => avm_writedata[21].DATAIN
ic_arb_writedata[22] => avm_writedata[22].DATAIN
ic_arb_writedata[23] => avm_writedata[23].DATAIN
ic_arb_writedata[24] => avm_writedata[24].DATAIN
ic_arb_writedata[25] => avm_writedata[25].DATAIN
ic_arb_writedata[26] => avm_writedata[26].DATAIN
ic_arb_writedata[27] => avm_writedata[27].DATAIN
ic_arb_writedata[28] => avm_writedata[28].DATAIN
ic_arb_writedata[29] => avm_writedata[29].DATAIN
ic_arb_writedata[30] => avm_writedata[30].DATAIN
ic_arb_writedata[31] => avm_writedata[31].DATAIN
ic_arb_burstcount[0] => avm_burstcount[0].DATAIN
ic_arb_address[0] => avm_address[2].DATAIN
ic_arb_address[1] => avm_address[3].DATAIN
ic_arb_address[2] => avm_address[4].DATAIN
ic_arb_address[3] => avm_address[5].DATAIN
ic_arb_address[4] => avm_address[6].DATAIN
ic_arb_address[5] => avm_address[7].DATAIN
ic_arb_address[6] => avm_address[8].DATAIN
ic_arb_address[7] => avm_address[9].DATAIN
ic_arb_address[8] => avm_address[10].DATAIN
ic_arb_address[9] => avm_address[11].DATAIN
ic_arb_address[10] => avm_address[12].DATAIN
ic_arb_address[11] => avm_address[13].DATAIN
ic_arb_address[12] => avm_address[14].DATAIN
ic_arb_address[13] => avm_address[15].DATAIN
ic_arb_address[14] => avm_address[16].DATAIN
ic_arb_address[15] => avm_address[17].DATAIN
ic_arb_address[16] => avm_address[18].DATAIN
ic_arb_address[17] => avm_address[19].DATAIN
ic_arb_address[18] => avm_address[20].DATAIN
ic_arb_address[19] => avm_address[21].DATAIN
ic_arb_address[20] => avm_address[22].DATAIN
ic_arb_address[21] => avm_address[23].DATAIN
ic_arb_address[22] => avm_address[24].DATAIN
ic_arb_address[23] => avm_address[25].DATAIN
ic_arb_address[24] => avm_address[26].DATAIN
ic_arb_address[25] => avm_address[27].DATAIN
ic_arb_address[26] => avm_address[28].DATAIN
ic_arb_address[27] => avm_address[29].DATAIN
ic_arb_address[28] => avm_address[30].DATAIN
ic_arb_address[29] => avm_address[31].DATAIN
ic_arb_byteenable[0] => avm_byteenable[0].DATAIN
ic_arb_byteenable[1] => avm_byteenable[1].DATAIN
ic_arb_byteenable[2] => avm_byteenable[2].DATAIN
ic_arb_byteenable[3] => avm_byteenable[3].DATAIN
ic_arb_id[0] => ~NO_FANOUT~
ic_arb_stall <= <GND>
ic_wrp_ack <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_datavalid <= readdatavalid_sr[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


