Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  4 18:40:30 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file practicum_control_sets_placed.rpt
| Design       : practicum
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           12 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------+---------------------------------+------------------+----------------+--------------+
|        Clock Signal       |       Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------+---------------------------------+------------------+----------------+--------------+
|  u_clock_divider/LED_OBUF |                          | reset                           |                2 |              3 |         1.50 |
|  u_clock_divider/LED_OBUF | current_state[3]_i_1_n_0 | reset                           |                2 |              4 |         2.00 |
|  u_clock_divider/LED_OBUF | display_index[3]_i_1_n_0 | reset                           |                1 |              4 |         4.00 |
|  u_clock_divider/LED_OBUF | encoded[4][2]_i_1_n_0    | reset                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG            |                          | u_7seg/refresh_count[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG            |                          | u_clock_divider/clk_1Hz         |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG            |                          |                                 |               12 |             56 |         4.67 |
+---------------------------+--------------------------+---------------------------------+------------------+----------------+--------------+


