module wideexpr_00146(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[6]?3'b011:5'b11011);
  assign y1 = 6'sb101110;
  assign y2 = $signed(s2);
  assign y3 = +((s7)>>>((+(((3'sb111)<=(s6))<<<($unsigned(5'b00011))))<<<(({2{~^(s2)}})|((~&(s7))<<((2'sb11)<<(s6))))));
  assign y4 = |(6'b100000);
  assign y5 = $unsigned((s3)&((ctrl[4]?u2:((!(-(($unsigned(s7))<<<({6'sb000000}))))>>>(4'sb1111))<<<({(+(({2'sb00,u1,2'sb10})<<<(5'sb00100)))^~(s4),~|(s5),s3,(ctrl[7]?(($signed(s6))^((s6)<<(s6)))!=(2'sb11):&((ctrl[3]?^(u1):(2'sb00)-(5'sb10100))))}))));
  assign y6 = 5'b01101;
  assign y7 = 4'b1110;
endmodule
