Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan  9 14:02:52 2025
| Host         : karthik running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sys_top_control_sets_placed.rpt
| Design       : sys_top
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   261 |
|    Minimum number of control sets                        |   261 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   599 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   261 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           42 |
| No           | No                    | Yes                    |             301 |          132 |
| No           | Yes                   | No                     |              79 |           50 |
| Yes          | No                    | No                     |             174 |           76 |
| Yes          | No                    | Yes                    |            1910 |         1001 |
| Yes          | Yes                   | No                     |            1496 |          718 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                         Enable Signal                         |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  u_mmcm/inst/clk_out1 |                                                               |                                                 |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[13] |                                                               | gpio_top/p_31_out[13]                           |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[12] |                                                               | gpio_top/p_31_out[12]                           |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[10] |                                                               | gpio_top/p_31_out[10]                           |                1 |              1 |         1.00 |
|  clk_n_BUFG           | u_uart_0/u_registers/parity_received                          | reset_reg_n_0                                   |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[7]  |                                                               | gpio_top/p_31_out[7]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[2]  |                                                               | gpio_top/p_31_out[2]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[1]  |                                                               | gpio_top/p_31_out[1]                            |                1 |              1 |         1.00 |
|  clk                  | u_spi/master/ss_i_1_n_0                                       | u_spi/master/SPISR0                             |                1 |              1 |         1.00 |
|  clk                  | u_spi/master/mosi_i_1_n_0                                     | u_spi/master/SPISR0                             |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[9]  |                                                               | gpio_top/p_31_out[9]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[3]  |                                                               | gpio_top/p_31_out[3]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[8]  |                                                               | gpio_top/p_31_out[8]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[15] |                                                               | gpio_top/p_31_out[15]                           |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[6]  |                                                               | gpio_top/p_31_out[6]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[5]  |                                                               | gpio_top/p_31_out[5]                            |                1 |              1 |         1.00 |
|  clk_0                |                                                               |                                                 |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[0]  |                                                               | gpio_top/p_31_out[0]                            |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[14] |                                                               | gpio_top/p_31_out[14]                           |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[11] |                                                               | gpio_top/p_31_out[11]                           |                1 |              1 |         1.00 |
|  gpio_top/p_0_out[4]  |                                                               | gpio_top/p_31_out[4]                            |                1 |              1 |         1.00 |
|  u_mmcm/inst/clk_out1 |                                                               | reset_signal_i_1_n_0                            |                2 |              3 |         1.50 |
| ~clk_0                | u_i2c/master/count                                            | u_i2c/master/count[3]_i_1_n_0                   |                2 |              4 |         2.00 |
|  clk                  |                                                               | u_spi/master/SPISR0                             |                4 |              4 |         1.00 |
|  clk_n_BUFG           | u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0        | reset_reg_n_0                                   |                3 |              4 |         1.33 |
|  clk                  | u_spi/master/count1[3]_i_1_n_0                                | u_spi/master/SPISR0                             |                1 |              4 |         4.00 |
|  clk                  | u_spi/master/count2[3]_i_2_n_0                                | u_spi/master/SPISR0                             |                2 |              4 |         2.00 |
|  clk                  | u_spi/master/dcount[3]_i_1_n_0                                |                                                 |                1 |              4 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/clk_tx_fall_int_reg[0]         | reset_reg_n_0                                   |                2 |              4 |         2.00 |
|  clk_n_BUFG           |                                                               | u_i2c/master/status_reg[6]_i_1_n_0              |                2 |              4 |         2.00 |
|  clk_0                |                                                               | u_i2c/master/state[3]_i_1_n_0                   |                1 |              4 |         4.00 |
| ~clk_0                |                                                               |                                                 |                3 |              4 |         1.33 |
|  clk_n_BUFG           |                                                               | u_pwm/counter_PWM[3]_i_1_n_0                    |                1 |              4 |         4.00 |
|  clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_1[0]                            | reset_reg_n_0                                   |                1 |              4 |         4.00 |
| ~clk_0                | u_i2c/master/n_state                                          |                                                 |                3 |              4 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_registers/fifo_control_reg_int                     | reset_reg_n_0                                   |                3 |              5 |         1.67 |
| ~clk_n_BUFG           | u_processor/dmem_addr_OBUF[2]_inst_3[0]                       | reset_reg_n_0                                   |                4 |              6 |         1.50 |
|  clk_n_BUFG           | u_processor/u_fetch/imem_req_OBUF                             |                                                 |                4 |              7 |         1.75 |
|  clk_n_BUFG           | u_processor/dmem_addr_OBUF[22]_inst_0                         |                                                 |                7 |              7 |         1.00 |
| ~clk_n_BUFG           | u_processor/dmem_addr_OBUF[3]_inst_0[0]                       | reset_reg_n_0                                   |                1 |              7 |         7.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[9]_8                | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/E[0]                           | reset_reg_n_0                                   |                3 |              8 |         2.67 |
| ~clk_n_BUFG           | u_processor/dmem_addr_OBUF[4]_inst_1[0]                       | reset_reg_n_0                                   |                2 |              8 |         4.00 |
| ~clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_0[0]                            | reset_reg_n_0                                   |                3 |              8 |         2.67 |
| ~clk_n_BUFG           | u_processor/reset_reg_1[0]                                    |                                                 |                2 |              8 |         4.00 |
| ~clk_n_BUFG           | u_i2c/master/TX_reg_0                                         | u_i2c/master/state[3]_i_1_n_0                   |                2 |              8 |         4.00 |
| ~clk_n_BUFG           | u_i2c/master/data_out[7]_i_1_n_0                              | u_i2c/master/state[3]_i_1_n_0                   |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[55]_49              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[0]_1                | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[11]_17              | u_uart_0/u_registers/AR[0]                      |                6 |              8 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[10]_7               | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[31]_37              | u_uart_0/u_registers/AR[0]                      |                6 |              8 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[32]_14              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[37]_51              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[28]_21              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[1][7]_i_1_n_0       | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[33]_0               | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[40]_32              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[45]_47              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[43]_29              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[4]_11               | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[29]_34              | u_uart_0/u_registers/AR[0]                      |                8 |              8 |         1.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[51]_57              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[48]_15              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[52]_56              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[20]_28              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[21]_19              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[19]_26              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[39]_50              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[44]_42              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[49]_2               | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[22]_18              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[34]_40              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[15]_4               | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[36]_46              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[30]_33              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[26]_22              | u_uart_0/u_registers/AR[0]                      |                7 |              8 |         1.14 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[2][7]_i_1_n_0       | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[25]_24              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[41]_44              | u_uart_0/u_registers/AR[0]                      |                6 |              8 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[42]_43              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[38]_39              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[46]_38              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[12]_6               | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[17][7]_i_1_n_0      | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[3]_12               | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[47]_41              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[50]_3               | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[35]_45              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[53]_55              | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[23]_25              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[54]_27              | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[24]_36              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
| ~clk_0                |                                                               | u_i2c/master/RX_reg[7]_i_1_n_0                  |                4 |              8 |         2.00 |
| ~clk_0                | u_i2c/master/RX_reg[7]_i_1_n_0                                |                                                 |                3 |              8 |         2.67 |
| ~clk_0                | u_i2c/master/d_count[7]_i_1_n_0                               |                                                 |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[27]_23              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[16][7]_i_1_n_0      | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[13]_5               | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[14][7]_i_1_n_0      | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           |                                                               | u_uart_0/u_registers/baud_int1                  |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[18]_20              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           |                                                               | u_i2c/master/clear                              |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[7]_9                | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[61]_48              | u_uart_0/u_registers/AR[0]                      |                7 |              8 |         1.14 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[59]_30              | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_buffer_reg_int[7]_i_1_n_0              | reset_reg_n_0                                   |                6 |              8 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_registers/div_latch_lsb_wr                         | reset_reg_n_0                                   |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_registers/div_latch_reg_int[15]_i_1_n_0            | reset_reg_n_0                                   |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_registers/line_control_reg_int                     | reset_reg_n_0                                   |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_registers/intr_ena_reg_int                         | reset_reg_n_0                                   |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[60]_53              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_registers/E[0]                                     | reset_reg_n_0                                   |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_registers/scratch_reg                              | reset_reg_n_0                                   |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[56]_31              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[63]_52              | u_uart_0/u_registers/AR[0]                      |                4 |              8 |         2.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[62]_58              | u_uart_0/u_registers/AR[0]                      |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_processor/dmem_addr_OBUF[2]_inst_1[0]                       | u_spi/master/SR[0]                              |                2 |              8 |         4.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[57]_54              | u_uart_0/u_registers/AR[0]                      |                5 |              8 |         1.60 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[8]_16               | u_uart_0/u_registers/AR[0]                      |                6 |              8 |         1.33 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[5]_10               | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[6]_13               | u_uart_0/u_registers/AR[0]                      |                1 |              8 |         8.00 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/rama[58]_35              | u_uart_0/u_registers/AR[0]                      |                3 |              8 |         2.67 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/sign12_out              | reset_reg_n_0                                   |                3 |              9 |         3.00 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[38]_41                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                9 |             11 |         1.22 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[44]_34                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[45]_33                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[20]_5                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[17]_28                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_processor/dmem_addr_OBUF[2]_inst_4[0]                       | u_spi/master/SR[0]                              |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[47]_42                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                8 |             11 |         1.38 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[48]_54                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[34]_38                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[41]_31                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[2]_10                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[0]_21                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[51]_53                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[49]_56                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[36]_37                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[16]_29                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[14]_13                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[25]_24                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[10]_16                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[21]_4                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[24]_25                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[40]_35                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[22]_6                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[3]_19                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[43]_30                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[4][10]_i_1_n_0         | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[50]_59                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                8 |             11 |         1.38 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[18]_7                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[19]_27                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[31]_0                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[27]_22                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[28]_2                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[35]_43                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[42]_39                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[52]_50                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                8 |             11 |         1.38 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[53]_60                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[11]_11                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[32]_45                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[13]_14                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[1]_20                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[33]_44                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[39]_32                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[37]_36                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[12]_15                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[46]_40                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[54]_58                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[62]_61                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[7][10]_i_1_n_0         | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                8 |             11 |         1.38 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[26]_23                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[60]_49                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[9]_17                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[5]_8                   | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[56]_48                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[59]_46                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[55]_52                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                9 |             11 |         1.22 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[6]_9                   | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                6 |             11 |         1.83 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[61]_47                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                8 |             11 |         1.38 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[8]_18                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[57]_55                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[63]_51                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[58]_57                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                9 |             11 |         1.22 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[29]_3                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                4 |             11 |         2.75 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[23]_26                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                5 |             11 |         2.20 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[30]_1                  | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/rama[15]_12                 | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             11 |         1.57 |
|  clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_2[0]                            |                                                 |               12 |             16 |         1.33 |
|  clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_4[0]                            |                                                 |               10 |             16 |         1.60 |
|  clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_3                               |                                                 |               11 |             16 |         1.45 |
|  clk_n_BUFG           | u_processor/dmem_rw_OBUF_inst_5[0]                            |                                                 |                6 |             16 |         2.67 |
|  clk_n_BUFG           | u_uart_0/u_receiver/rx_fifo/bram1/WENB                        | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             17 |         2.43 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/bram1/WENB                     | u_uart_0/u_registers/AR[0]                      |                6 |             17 |         2.83 |
|  clk_n_BUFG           |                                                               |                                                 |                9 |             19 |         2.11 |
| ~clk_n_BUFG           |                                                               |                                                 |               14 |             22 |         1.57 |
|  clk_n_BUFG           | u_uart_0/u_registers/empty_s_reg[0]                           | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                7 |             23 |         3.29 |
|  clk_n_BUFG           | u_uart_0/u_transmitter/tx_fifo/p_98_in                        | u_uart_0/u_registers/AR[0]                      |                6 |             23 |         3.83 |
|  clk_n_BUFG           | u_processor/dmem_addr_OBUF[2]_inst_1[0]                       | u_processor/SR[0]                               |               13 |             24 |         1.85 |
|  u_mmcm/inst/clk_out1 | u_processor/u_fetch/imem_req_OBUF                             | reset_signal_i_1_n_0                            |                6 |             24 |         4.00 |
|  clk_n_BUFG           |                                                               | u_uart_0/u_registers/AR[0]                      |                9 |             25 |         2.78 |
|  clk_n_BUFG           |                                                               | u_uart_0/u_registers/rx_fifo_reset_reg_0[0]     |                9 |             26 |         2.89 |
|  clk_n_BUFG           |                                                               | reset_reg_n_0                                   |               21 |             29 |         1.38 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mtval[31]_i_1_0[0]                   | reset_reg_n_0                                   |               14 |             32 |         2.29 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mtvec[31]_i_1_0[0]                   | reset_reg_n_0                                   |               16 |             32 |         2.00 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/registers[25]                            | reset_reg_n_0                                   |               24 |             32 |         1.33 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/registers[23]                            | reset_reg_n_0                                   |               21 |             32 |         1.52 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/registers[26]                            | reset_reg_n_0                                   |               23 |             32 |         1.39 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/registers[19]                            | reset_reg_n_0                                   |               19 |             32 |         1.68 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_5[0]                        | reset_reg_n_0                                   |               15 |             32 |         2.13 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[3]_2[0]                        | reset_reg_n_0                                   |               26 |             32 |         1.23 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_1[0]                        | reset_reg_n_0                                   |               17 |             32 |         1.88 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_1[0]                        | reset_reg_n_0                                   |               20 |             32 |         1.60 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_4[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[3]_4[0]                        | reset_reg_n_0                                   |               23 |             32 |         1.39 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_5[0]                        | reset_reg_n_0                                   |               17 |             32 |         1.88 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_2[0]                        | reset_reg_n_0                                   |               19 |             32 |         1.68 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_6[0]                        | reset_reg_n_0                                   |               19 |             32 |         1.68 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_1[0]                        | reset_reg_n_0                                   |               25 |             32 |         1.28 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_3[0]                        | reset_reg_n_0                                   |               21 |             32 |         1.52 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_6[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_2[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_6[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_8[0]                        | reset_reg_n_0                                   |               25 |             32 |         1.28 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[3]_3[0]                        | reset_reg_n_0                                   |               26 |             32 |         1.23 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_7[0]                        | reset_reg_n_0                                   |               27 |             32 |         1.19 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_0[0]                        | reset_reg_n_0                                   |               21 |             32 |         1.52 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_0[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[3]_0[0]                        | reset_reg_n_0                                   |               22 |             32 |         1.45 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_0[0]                        | reset_reg_n_0                                   |               20 |             32 |         1.60 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_2[0]                        | reset_reg_n_0                                   |               21 |             32 |         1.52 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_3[0]                        | reset_reg_n_0                                   |               14 |             32 |         2.29 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_5[0]                        | reset_reg_n_0                                   |               21 |             32 |         1.52 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[3]_1[0]                        | reset_reg_n_0                                   |               19 |             32 |         1.68 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[1]_4[0]                        | reset_reg_n_0                                   |               25 |             32 |         1.28 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[0]_4[0]                        | reset_reg_n_0                                   |               27 |             32 |         1.19 |
|  clk                  | u_spi/master/MRDATA[31]_i_1_n_0                               |                                                 |                7 |             32 |         4.57 |
|  clk                  | u_spi/controller/FSM_sequential_current_state_reg[0][0]       |                                                 |                7 |             32 |         4.57 |
|  clk_n_BUFG           | u_uart_0/u_registers/div_latch_reg_int_reg[6]_1               | u_uart_0/u_registers/div_latch_reg_int_reg[6]_0 |                8 |             32 |         4.00 |
|  clk_n_BUFG           | u_processor/E[0]                                              | u_spi/master/SR[0]                              |                8 |             32 |         4.00 |
|  u_mmcm/inst/clk_out1 | u_processor/u_mem_wb/wb_rd_reg[2]_3[0]                        | reset_reg_n_0                                   |               25 |             32 |         1.28 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/inst_data_reg[28]_2[0]               | reset_reg_n_0                                   |               10 |             32 |         3.20 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/divisor[31]_i_1_n_0     | reset_reg_n_0                                   |               14 |             32 |         2.29 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mcycle[63]_i_5_n_0                   | reset_reg_n_0                                   |               12 |             32 |         2.67 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mcycle[63]_i_3_n_0                   | reset_reg_n_0                                   |               13 |             32 |         2.46 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/E[0]                    | reset_reg_n_0                                   |                8 |             32 |         4.00 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/inst_data_reg[23][0]    | reset_reg_n_0                                   |               12 |             32 |         2.67 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/inst_data_reg[23][1]    | reset_reg_n_0                                   |                9 |             32 |         3.56 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/mul_div_out[31]_i_1_n_0 | reset_reg_n_0                                   |               23 |             32 |         1.39 |
|  clk_n_BUFG           | u_spi/controller/counter[0]_i_2_n_0                           | u_spi/controller/counter[0]_i_1_n_0             |                8 |             32 |         4.00 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/inst_data_reg[28]_0[0]               | reset_reg_n_0                                   |               13 |             32 |         2.46 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/inst_data_reg[28]_1[0]               | reset_reg_n_0                                   |               13 |             32 |         2.46 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/inst_data               | reset_reg_n_0                                   |               11 |             38 |         3.45 |
|  clk                  |                                                               |                                                 |               14 |             42 |         3.00 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/busy_reg_1[0]           | reset_reg_n_0                                   |               10 |             64 |         6.40 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/Partial64[63]_i_1_n_0   | reset_reg_n_0                                   |               14 |             64 |         4.57 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/wait_n_1[0]             | reset_reg_n_0                                   |               30 |             64 |         2.13 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/multiplicand            | reset_reg_n_0                                   |               23 |             64 |         2.78 |
|  u_mmcm/inst/clk_out1 | u_processor/u_decode_alu/mul_div_unit/dividend                | reset_reg_n_0                                   |               29 |             95 |         3.28 |
|  u_mmcm/inst/clk_out1 |                                                               | reset_reg_n_0                                   |              109 |            241 |         2.21 |
+-----------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


