// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "04/01/2020 22:46:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	clkBCD,
	entrada,
	T0,
	T1,
	T2,
	T3,
	T4,
	T5,
	T6,
	T7,
	T8,
	T9,
	read,
	a0,
	b0,
	c0,
	d0,
	e0,
	f0,
	g0,
	a1,
	b1,
	c1,
	d1,
	e1,
	f1,
	g1,
	a2,
	b2,
	c2,
	d2,
	e2,
	f2,
	g2,
	a3,
	b3,
	c3,
	d3,
	e3,
	f3,
	g3,
	a4,
	b4,
	c4,
	d4,
	e4,
	f4,
	g4,
	a5,
	b5,
	c5,
	d5,
	e5,
	f5,
	g5);
input 	clk;
input 	clkBCD;
input 	[15:0] entrada;
output 	T0;
output 	T1;
output 	T2;
output 	T3;
output 	T4;
output 	T5;
output 	T6;
output 	T7;
output 	T8;
output 	T9;
output 	read;
output 	a0;
output 	b0;
output 	c0;
output 	d0;
output 	e0;
output 	f0;
output 	g0;
output 	a1;
output 	b1;
output 	c1;
output 	d1;
output 	e1;
output 	f1;
output 	g1;
output 	a2;
output 	b2;
output 	c2;
output 	d2;
output 	e2;
output 	f2;
output 	g2;
output 	a3;
output 	b3;
output 	c3;
output 	d3;
output 	e3;
output 	f3;
output 	g3;
output 	a4;
output 	b4;
output 	c4;
output 	d4;
output 	e4;
output 	f4;
output 	g4;
output 	a5;
output 	b5;
output 	c5;
output 	d5;
output 	e5;
output 	f5;
output 	g5;

// Design Ports Information
// T0	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T5	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T6	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T7	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T8	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T9	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a0	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b0	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c0	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d0	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e0	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f0	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g0	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a1	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b1	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c1	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f1	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g1	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a2	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b2	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c2	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f2	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g2	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a3	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b3	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c3	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e3	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f3	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g3	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a4	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b4	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c4	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e4	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f4	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g4	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a5	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b5	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c5	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d5	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e5	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f5	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g5	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkBCD	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[15]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[14]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[11]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[12]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[10]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \T0~output_o ;
wire \T1~output_o ;
wire \T2~output_o ;
wire \T3~output_o ;
wire \T4~output_o ;
wire \T5~output_o ;
wire \T6~output_o ;
wire \T7~output_o ;
wire \T8~output_o ;
wire \T9~output_o ;
wire \read~output_o ;
wire \a0~output_o ;
wire \b0~output_o ;
wire \c0~output_o ;
wire \d0~output_o ;
wire \e0~output_o ;
wire \f0~output_o ;
wire \g0~output_o ;
wire \a1~output_o ;
wire \b1~output_o ;
wire \c1~output_o ;
wire \d1~output_o ;
wire \e1~output_o ;
wire \f1~output_o ;
wire \g1~output_o ;
wire \a2~output_o ;
wire \b2~output_o ;
wire \c2~output_o ;
wire \d2~output_o ;
wire \e2~output_o ;
wire \f2~output_o ;
wire \g2~output_o ;
wire \a3~output_o ;
wire \b3~output_o ;
wire \c3~output_o ;
wire \d3~output_o ;
wire \e3~output_o ;
wire \f3~output_o ;
wire \g3~output_o ;
wire \a4~output_o ;
wire \b4~output_o ;
wire \c4~output_o ;
wire \d4~output_o ;
wire \e4~output_o ;
wire \f4~output_o ;
wire \g4~output_o ;
wire \a5~output_o ;
wire \b5~output_o ;
wire \c5~output_o ;
wire \d5~output_o ;
wire \e5~output_o ;
wire \f5~output_o ;
wire \g5~output_o ;
wire \clkBCD~input_o ;
wire \clkBCD~inputclkctrl_outclk ;
wire \clk~input_o ;
wire \DEB|count[1]~1_combout ;
wire \DEB|count[0]~0_combout ;
wire \DEB|count[2]~2_combout ;
wire \DEB|saida~0_combout ;
wire \DEB|saida~1_combout ;
wire \DEB|saida~feeder_combout ;
wire \DEB|saida~q ;
wire \DEB|saida~clkctrl_outclk ;
wire \MEM|ram_rtl_0_bypass[51]~3_combout ;
wire \MEM|ram_rtl_0_bypass[57]~2_combout ;
wire \PC|counter[0]~17_combout ;
wire \MEM|ram_rtl_0_bypass[33]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[34]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[47]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[48]~feeder_combout ;
wire \MEM|ram~32 ;
wire \MEM|ram_rtl_0_bypass[62]~feeder_combout ;
wire \MEM|ram~combout ;
wire \MEM|ram_rtl_0_bypass[61]~0_combout ;
wire \MEM|ram_rtl_0_bypass[56]~feeder_combout ;
wire \MEM|ram~27 ;
wire \MEM|ram_rtl_0_bypass[55]~1_combout ;
wire \REM|conteudo[14]~feeder_combout ;
wire \PC|counter[9]~36 ;
wire \PC|counter[10]~37_combout ;
wire \MEM|ram_rtl_0_bypass[54]~feeder_combout ;
wire \MEM|ram~29 ;
wire \MEM|ram_rtl_0_bypass[53]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[60]~feeder_combout ;
wire \MEM|ram~26 ;
wire \MEM|ram_rtl_0_bypass[59]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ;
wire \UC|t2~0_combout ;
wire \UC|t8~0_combout ;
wire \UC|t7~0_combout ;
wire \UC|t8~1_combout ;
wire \UC|t8~q ;
wire \UC|t5~0_combout ;
wire \UC|t2~q ;
wire \MEM|ram_rtl_0_bypass[64]~feeder_combout ;
wire \MEM|ram~25 ;
wire \MEM|ram_rtl_0_bypass[36]~feeder_combout ;
wire \MEM|ram~38 ;
wire \MEM|ram_rtl_0_bypass[35]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ;
wire \MEM|ram_rtl_0_bypass[37]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[38]~feeder_combout ;
wire \MEM|ram~37 ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ;
wire \MEM|ram_rtl_0_bypass[39]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[40]~feeder_combout ;
wire \MEM|ram~36 ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ;
wire \MEM|ram_rtl_0_bypass[42]~feeder_combout ;
wire \MEM|ram~35 ;
wire \MEM|ram_rtl_0_bypass[41]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[43]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[44]~feeder_combout ;
wire \MEM|ram~34 ;
wire \MEM|ram_rtl_0_bypass[46]~feeder_combout ;
wire \MEM|ram~33 ;
wire \MEM|ram_rtl_0_bypass[45]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ;
wire \MEM|ram_rtl_0_bypass[49]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[50]~feeder_combout ;
wire \MEM|ram~31 ;
wire \muxREM|q[10]~13_combout ;
wire \muxREM|q[11]~14_combout ;
wire \muxREM|q[12]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout ;
wire \RDM|conteudo[8]~9_combout ;
wire \entrada[8]~input_o ;
wire \UC|RwriteAC~3_combout ;
wire \UC|t9~0_combout ;
wire \UC|t9~q ;
wire \UC|RwriteAC~6_combout ;
wire \UC|RopULA~0_combout ;
wire \UC|RopULA~1_combout ;
wire \UC|RopULA~5_combout ;
wire \DECOD|Decoder0~3_combout ;
wire \UC|RwriteAC~5_combout ;
wire \UC|RopULA~4_combout ;
wire \UC|opULA[1]~1_combout ;
wire \UC|RwriteAC~8_combout ;
wire \UC|RwriteAC~9_combout ;
wire \ULA|Mux3~0_combout ;
wire \UC|RopULA~3_combout ;
wire \UC|RopULA~2_combout ;
wire \UC|opULA[0]~0_combout ;
wire \ULA|Mux3~1_combout ;
wire \ULA|Add0~8_combout ;
wire \ULA|Add0~10_combout ;
wire \ULA|Add0~11_combout ;
wire \ULA|Add0~12_combout ;
wire \ULA|Add0~13_combout ;
wire \ULA|Mux15~2_combout ;
wire \ULA|Mux15~0_combout ;
wire \ULA|Add0~15_combout ;
wire \ULA|Add0~17_cout ;
wire \ULA|Add0~18_combout ;
wire \ULA|Mux15~1_combout ;
wire \ULA|Mux15~3_combout ;
wire \UC|RwriteAC~4_combout ;
wire \UC|writeOUT~combout ;
wire \UC|RwriteAC~10_combout ;
wire \UC|writeN~0_combout ;
wire \ULA|Mux14~0_combout ;
wire \ULA|Mux14~1_combout ;
wire \ULA|Add0~14_combout ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~20_combout ;
wire \ULA|Mux14~2_combout ;
wire \ULA|Mux14~3_combout ;
wire \ULA|Mux13~0_combout ;
wire \ULA|Mux13~1_combout ;
wire \ULA|Add0~21 ;
wire \ULA|Add0~22_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux13~3_combout ;
wire \ULA|Add0~23 ;
wire \ULA|Add0~24_combout ;
wire \ULA|Mux12~0_combout ;
wire \ULA|Mux12~1_combout ;
wire \ULA|Mux12~2_combout ;
wire \ULA|Mux12~3_combout ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~26_combout ;
wire \ULA|Mux11~0_combout ;
wire \ULA|Mux11~1_combout ;
wire \ULA|Mux11~2_combout ;
wire \ULA|Mux11~3_combout ;
wire \ULA|Add0~27 ;
wire \ULA|Add0~28_combout ;
wire \ULA|Mux10~0_combout ;
wire \ULA|Mux10~1_combout ;
wire \ULA|Mux10~2_combout ;
wire \ULA|Mux10~3_combout ;
wire \ULA|Mux9~0_combout ;
wire \ULA|Mux9~1_combout ;
wire \ULA|Add0~9_combout ;
wire \ULA|Add0~29 ;
wire \ULA|Add0~30_combout ;
wire \ULA|Mux9~2_combout ;
wire \ULA|Mux9~3_combout ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~32_combout ;
wire \ULA|Mux8~0_combout ;
wire \ULA|Mux8~1_combout ;
wire \ULA|Mux8~2_combout ;
wire \ULA|Mux8~3_combout ;
wire \AC|conteudo[7]~feeder_combout ;
wire \ULA|Mux4~2_combout ;
wire \ULA|Mux3~4_combout ;
wire \ULA|Mux0~2_combout ;
wire \ULA|Add0~0_combout ;
wire \ULA|Add0~1_combout ;
wire \ULA|Add0~2_combout ;
wire \ULA|Add0~3_combout ;
wire \ULA|Add0~4_combout ;
wire \ULA|Add0~5_combout ;
wire \ULA|Add0~6_combout ;
wire \ULA|Add0~7_combout ;
wire \ULA|Add0~33 ;
wire \ULA|Add0~35 ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~39 ;
wire \ULA|Add0~41 ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~45 ;
wire \ULA|Add0~47 ;
wire \ULA|Add0~48_combout ;
wire \ULA|Mux0~0_combout ;
wire \ULA|Mux0~1_combout ;
wire \ULA|Mux0~3_combout ;
wire \ffN|conteudo~q ;
wire \ULA|Mux1~0_combout ;
wire \ULA|Mux1~1_combout ;
wire \ULA|Add0~46_combout ;
wire \ULA|Mux1~2_combout ;
wire \ULA|Mux1~3_combout ;
wire \ULA|Mux2~0_combout ;
wire \ULA|Mux2~1_combout ;
wire \ULA|Add0~44_combout ;
wire \ULA|Mux2~2_combout ;
wire \ULA|Mux2~3_combout ;
wire \ULA|Mux3~2_combout ;
wire \ULA|Mux3~3_combout ;
wire \ULA|Add0~42_combout ;
wire \ULA|Mux3~5_combout ;
wire \ULA|Mux4~0_combout ;
wire \ULA|Mux4~1_combout ;
wire \ULA|Add0~40_combout ;
wire \ULA|Mux4~3_combout ;
wire \ULA|Mux5~0_combout ;
wire \ULA|Mux5~1_combout ;
wire \ULA|Add0~38_combout ;
wire \ULA|Mux5~2_combout ;
wire \ULA|Mux5~3_combout ;
wire \ULA|Mux6~0_combout ;
wire \ULA|Mux6~1_combout ;
wire \ULA|Add0~36_combout ;
wire \ULA|Mux6~2_combout ;
wire \ULA|Mux6~3_combout ;
wire \ULA|Mux7~0_combout ;
wire \ULA|Mux7~1_combout ;
wire \ULA|Add0~34_combout ;
wire \ULA|Mux7~2_combout ;
wire \ULA|Mux7~3_combout ;
wire \AC|conteudo[8]~feeder_combout ;
wire \UC|RwriteRDM~0_combout ;
wire \UC|read~0_combout ;
wire \UC|read~1_combout ;
wire \muxRDM|Mux7~0_combout ;
wire \ULA|Equal0~2_combout ;
wire \ULA|Equal0~7_combout ;
wire \ULA|Equal0~3_combout ;
wire \ULA|Equal0~4_combout ;
wire \ULA|Equal0~5_combout ;
wire \ULA|Equal0~6_combout ;
wire \ffZ|conteudo~q ;
wire \UC|writePC~0_combout ;
wire \UC|RwritePC~1_combout ;
wire \DECOD|Decoder0~4_combout ;
wire \UC|RwriteRDM~1_combout ;
wire \UC|RwriteRDM~2_combout ;
wire \UC|selectREM~0_combout ;
wire \UC|selectRDM[1]~4_combout ;
wire \UC|RwriteAC~7_combout ;
wire \UC|selectRDM[1]~2_combout ;
wire \UC|writeRDM~0_combout ;
wire \DECOD|Decoder0~2_combout ;
wire \UC|selectRDM[1]~6_combout ;
wire \UC|RwriteRDM~3_combout ;
wire \UC|writePC~1_combout ;
wire \UC|selectRDM[1]~3_combout ;
wire \UC|selectRDM[1]~5_combout ;
wire \UC|writeRDM~3_combout ;
wire \UC|writeRDM~4_combout ;
wire \DECOD|Decoder0~5_combout ;
wire \UC|RwriteRDM~6_combout ;
wire \UC|writeRDM~1_combout ;
wire \UC|writeRDM~2_combout ;
wire \UC|RwriteRDM~4_combout ;
wire \UC|writeRDM~5_combout ;
wire \muxREM|q[8]~11_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout ;
wire \RDM|conteudo[6]~7_combout ;
wire \entrada[6]~input_o ;
wire \muxRDM|Mux9~0_combout ;
wire \muxREM|q[6]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout ;
wire \RDM|conteudo[5]~6_combout ;
wire \entrada[5]~input_o ;
wire \muxRDM|Mux10~0_combout ;
wire \muxREM|q[5]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout ;
wire \RDM|conteudo[4]~5_combout ;
wire \entrada[4]~input_o ;
wire \muxRDM|Mux11~0_combout ;
wire \muxREM|q[4]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout ;
wire \RDM|conteudo[3]~4_combout ;
wire \entrada[3]~input_o ;
wire \muxRDM|Mux12~0_combout ;
wire \muxREM|q[3]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout ;
wire \RDM|conteudo[2]~3_combout ;
wire \entrada[2]~input_o ;
wire \muxRDM|Mux13~0_combout ;
wire \muxREM|q[2]~5_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout ;
wire \RDM|conteudo[1]~2_combout ;
wire \entrada[1]~input_o ;
wire \muxRDM|Mux14~0_combout ;
wire \muxREM|q[1]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout ;
wire \RDM|conteudo[15]~0_combout ;
wire \entrada[15]~input_o ;
wire \muxRDM|Mux0~0_combout ;
wire \DECOD|Decoder0~0_combout ;
wire \DECOD|Decoder0~1_combout ;
wire \UC|selectREM~1_combout ;
wire \UC|selectREM~2_combout ;
wire \muxREM|q[0]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout ;
wire \RDM|conteudo[13]~14_combout ;
wire \entrada[13]~input_o ;
wire \muxRDM|Mux2~0_combout ;
wire \muxREM|q[13]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout ;
wire \RDM|conteudo[10]~11_combout ;
wire \entrada[10]~input_o ;
wire \muxRDM|Mux5~0_combout ;
wire \UC|RwritePC~0_combout ;
wire \UC|writePC~2_combout ;
wire \UC|RincrementPC~0_combout ;
wire \UC|got0~0_combout ;
wire \UC|got0~1_combout ;
wire \UC|got0~2_combout ;
wire \PC|counter[8]~16_combout ;
wire \PC|counter[8]~45_combout ;
wire \PC|counter[8]~46_combout ;
wire \PC|counter[10]~38 ;
wire \PC|counter[11]~39_combout ;
wire \PC|counter[11]~40 ;
wire \PC|counter[12]~41_combout ;
wire \PC|counter[12]~42 ;
wire \PC|counter[13]~43_combout ;
wire \PC|counter[13]~44 ;
wire \PC|counter[14]~47_combout ;
wire \PC|counter[14]~48 ;
wire \PC|counter[15]~49_combout ;
wire \muxREM|q[15]~1_combout ;
wire \REM|conteudo[15]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ;
wire \RDM|conteudo[11]~12_combout ;
wire \entrada[11]~input_o ;
wire \muxRDM|Mux4~0_combout ;
wire \UC|t1~0_combout ;
wire \UC|t1~1_combout ;
wire \UC|t1~q ;
wire \UC|t3~0_combout ;
wire \UC|t3~q ;
wire \UC|t4~0_combout ;
wire \UC|t4~q ;
wire \UC|t5~1_combout ;
wire \UC|t5~q ;
wire \UC|t6~0_combout ;
wire \UC|t6~q ;
wire \UC|t7~1_combout ;
wire \UC|t7~q ;
wire \UC|writeREM~0_combout ;
wire \UC|RwriteREM~0_combout ;
wire \UC|writeREM~1_combout ;
wire \UC|writeREM~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout ;
wire \RDM|conteudo[14]~15_combout ;
wire \entrada[14]~input_o ;
wire \muxRDM|Mux1~0_combout ;
wire \muxREM|q[14]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout ;
wire \RDM|conteudo[7]~8_combout ;
wire \entrada[7]~input_o ;
wire \muxRDM|Mux8~0_combout ;
wire \muxREM|q[7]~10_combout ;
wire \MEM|ram_rtl_0_bypass[16]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[13]~feeder_combout ;
wire \MEM|ram~3_combout ;
wire \MEM|ram_rtl_0_bypass[5]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[6]~feeder_combout ;
wire \MEM|ram~1_combout ;
wire \MEM|ram_rtl_0_bypass[3]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[1]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[2]~feeder_combout ;
wire \MEM|ram~0_combout ;
wire \MEM|ram_rtl_0_bypass[12]~feeder_combout ;
wire \MEM|ram~2_combout ;
wire \MEM|ram~4_combout ;
wire \MEM|ram~39 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout ;
wire \RDM|conteudo[0]~1_combout ;
wire \entrada[0]~input_o ;
wire \muxRDM|Mux15~0_combout ;
wire \PC|counter[0]~18 ;
wire \PC|counter[1]~19_combout ;
wire \PC|counter[1]~20 ;
wire \PC|counter[2]~21_combout ;
wire \PC|counter[2]~22 ;
wire \PC|counter[3]~23_combout ;
wire \PC|counter[3]~24 ;
wire \PC|counter[4]~25_combout ;
wire \PC|counter[4]~26 ;
wire \PC|counter[5]~27_combout ;
wire \PC|counter[5]~28 ;
wire \PC|counter[6]~29_combout ;
wire \PC|counter[6]~30 ;
wire \PC|counter[7]~31_combout ;
wire \PC|counter[7]~32 ;
wire \PC|counter[8]~33_combout ;
wire \PC|counter[8]~34 ;
wire \PC|counter[9]~35_combout ;
wire \muxREM|q[9]~12_combout ;
wire \MEM|ram_rtl_0_bypass[19]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[20]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[17]~feeder_combout ;
wire \MEM|ram~5_combout ;
wire \MEM|ram_rtl_0_bypass[28]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[25]~feeder_combout ;
wire \MEM|ram~7_combout ;
wire \MEM|ram_rtl_0_bypass[24]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[21]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[23]~feeder_combout ;
wire \MEM|ram~6_combout ;
wire \MEM|ram_rtl_0_bypass[31]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[32]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[29]~feeder_combout ;
wire \MEM|ram~8_combout ;
wire \MEM|ram~9_combout ;
wire \MEM|ram_rtl_0_bypass[58]~feeder_combout ;
wire \MEM|ram~28 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout ;
wire \RDM|conteudo[12]~13_combout ;
wire \entrada[12]~input_o ;
wire \muxRDM|Mux3~0_combout ;
wire \UC|RwriteRDM~5_combout ;
wire \UC|writeMEM~0_combout ;
wire \UC|writeMEM~1_combout ;
wire \UC|writeMEM~2_combout ;
wire \MEM|ram_rtl_0_bypass[52]~feeder_combout ;
wire \MEM|ram~30 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout ;
wire \RDM|conteudo[9]~10_combout ;
wire \entrada[9]~input_o ;
wire \muxRDM|Mux6~0_combout ;
wire \UC|RwriteAC~2_combout ;
wire \UC|always0~0_combout ;
wire \UC|always0~2_combout ;
wire \UC|always0~3_combout ;
wire \UC|always0~1_combout ;
wire \UC|always0~4_combout ;
wire \UC|t0~0_combout ;
wire \UC|t0~q ;
wire \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ;
wire \B2BCD|Add2~0_combout ;
wire \B2BCD|Add2~5 ;
wire \B2BCD|Add2~6_combout ;
wire \B2BCD|Add2~7 ;
wire \B2BCD|Add2~8_combout ;
wire \B2BCD|digito_decimal~1_combout ;
wire \B2BCD|Add2~1 ;
wire \B2BCD|Add2~2_combout ;
wire \B2BCD|Add2~3 ;
wire \B2BCD|Add2~4_combout ;
wire \B2BCD|digito_decimal~0_combout ;
wire \B2BCD|Equal1~0_combout ;
wire \B2BCD|Equal1~1_combout ;
wire \UC|writeOUT~0_combout ;
wire \B2BCD|i[1]~3_combout ;
wire \B2BCD|estado~11_combout ;
wire \B2BCD|i[2]~0_combout ;
wire \B2BCD|i[3]~1_combout ;
wire \B2BCD|estado~12_combout ;
wire \B2BCD|estado.s_FIM~feeder_combout ;
wire \B2BCD|estado.s_FIM~q ;
wire \B2BCD|Selector35~0_combout ;
wire \B2BCD|estado.s_INATIVO~q ;
wire \B2BCD|Selector36~0_combout ;
wire \B2BCD|estado.s_SHIFT~q ;
wire \B2BCD|estado.s_VERIFICA_SHIFT~q ;
wire \B2BCD|i[0]~2_combout ;
wire \B2BCD|Selector37~0_combout ;
wire \B2BCD|Selector37~1_combout ;
wire \B2BCD|estado.s_SOMA~q ;
wire \B2BCD|Selector38~1_combout ;
wire \B2BCD|Selector48~0_combout ;
wire \B2BCD|LessThan0~0_combout ;
wire \B2BCD|Selector57~2_combout ;
wire \B2BCD|Decoder0~1_combout ;
wire \B2BCD|r_bcd[2]~2_combout ;
wire \B2BCD|Selector46~0_combout ;
wire \B2BCD|Selector47~0_combout ;
wire \B2BCD|Selector46~1_combout ;
wire \B2BCD|Selector46~2_combout ;
wire \B2BCD|Selector45~0_combout ;
wire \B2BCD|Decoder0~2_combout ;
wire \B2BCD|Selector42~0_combout ;
wire \B2BCD|Selector44~0_combout ;
wire \B2BCD|Selector43~0_combout ;
wire \B2BCD|Selector55~1_combout ;
wire \B2BCD|r_bcd[2]~1_combout ;
wire \B2BCD|Selector57~3_combout ;
wire \B2BCD|Selector54~0_combout ;
wire \B2BCD|Selector54~1_combout ;
wire \B2BCD|Selector53~0_combout ;
wire \B2BCD|Decoder0~0_combout ;
wire \B2BCD|Selector50~0_combout ;
wire \B2BCD|Selector52~0_combout ;
wire \B2BCD|Selector51~0_combout ;
wire \B2BCD|Mux2~0_combout ;
wire \B2BCD|Mux2~1_combout ;
wire \B2BCD|Mux2~2_combout ;
wire \B2BCD|Selector55~0_combout ;
wire \B2BCD|Selector39~0_combout ;
wire \B2BCD|r_bcd[18]~3_combout ;
wire \B2BCD|Selector38~0_combout ;
wire \B2BCD|Selector38~2_combout ;
wire \B2BCD|Selector42~1_combout ;
wire \B2BCD|Selector42~2_combout ;
wire \B2BCD|Mux3~0_combout ;
wire \B2BCD|Mux3~1_combout ;
wire \B2BCD|Mux3~2_combout ;
wire \B2BCD|Selector50~1_combout ;
wire \B2BCD|Selector50~2_combout ;
wire \B2BCD|Selector50~3_combout ;
wire \B2BCD|Selector50~4_combout ;
wire \B2BCD|Selector49~0_combout ;
wire \B2BCD|Selector19~0_combout ;
wire \CompSinMag|Add0~1_cout ;
wire \CompSinMag|Add0~3 ;
wire \CompSinMag|Add0~5 ;
wire \CompSinMag|Add0~7 ;
wire \CompSinMag|Add0~9 ;
wire \CompSinMag|Add0~11 ;
wire \CompSinMag|Add0~13 ;
wire \CompSinMag|Add0~15 ;
wire \CompSinMag|Add0~17 ;
wire \CompSinMag|Add0~19 ;
wire \CompSinMag|Add0~21 ;
wire \CompSinMag|Add0~23 ;
wire \CompSinMag|Add0~25 ;
wire \CompSinMag|Add0~27 ;
wire \CompSinMag|Add0~28_combout ;
wire \CompSinMag|Add0~32_combout ;
wire \CompSinMag|Add0~26_combout ;
wire \CompSinMag|Add0~33_combout ;
wire \CompSinMag|Add0~24_combout ;
wire \CompSinMag|Add0~34_combout ;
wire \CompSinMag|Add0~22_combout ;
wire \CompSinMag|Add0~35_combout ;
wire \CompSinMag|Add0~20_combout ;
wire \CompSinMag|Add0~36_combout ;
wire \CompSinMag|Add0~18_combout ;
wire \CompSinMag|Add0~37_combout ;
wire \CompSinMag|Add0~16_combout ;
wire \CompSinMag|Add0~38_combout ;
wire \CompSinMag|Add0~14_combout ;
wire \CompSinMag|Add0~39_combout ;
wire \CompSinMag|Add0~12_combout ;
wire \CompSinMag|Add0~40_combout ;
wire \CompSinMag|Add0~10_combout ;
wire \CompSinMag|Add0~41_combout ;
wire \CompSinMag|Add0~8_combout ;
wire \CompSinMag|Add0~42_combout ;
wire \CompSinMag|Add0~6_combout ;
wire \CompSinMag|Add0~43_combout ;
wire \CompSinMag|Add0~4_combout ;
wire \CompSinMag|Add0~44_combout ;
wire \CompSinMag|Add0~2_combout ;
wire \CompSinMag|Add0~45_combout ;
wire \B2BCD|r_bin[0]~0_combout ;
wire \B2BCD|Selector34~0_combout ;
wire \CompSinMag|Add0~29 ;
wire \CompSinMag|Add0~30_combout ;
wire \B2BCD|r_bin[15]~1_combout ;
wire \B2BCD|r_bin[15]~2_combout ;
wire \B2BCD|Selector57~0_combout ;
wire \B2BCD|r_bcd[2]~0_combout ;
wire \B2BCD|Selector57~1_combout ;
wire \B2BCD|Selector57~4_combout ;
wire \B2BCD|Mux0~0_combout ;
wire \B2BCD|Mux0~1_combout ;
wire \B2BCD|Mux0~2_combout ;
wire \B2BCD|Selector41~0_combout ;
wire \B2BCD|Selector40~0_combout ;
wire \B2BCD|Mux1~0_combout ;
wire \B2BCD|Mux1~1_combout ;
wire \B2BCD|Mux1~2_combout ;
wire \B2BCD|Selector56~0_combout ;
wire \B2BCD|Selector56~1_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG2|WideOr0~0_combout ;
wire \SEG2|WideOr1~0_combout ;
wire \SEG2|WideOr2~0_combout ;
wire \SEG2|WideOr3~0_combout ;
wire \SEG2|WideOr4~0_combout ;
wire \SEG2|WideOr5~0_combout ;
wire \SEG2|WideOr6~0_combout ;
wire \SEG3|WideOr0~0_combout ;
wire \SEG3|WideOr1~0_combout ;
wire \SEG3|WideOr2~0_combout ;
wire \SEG3|WideOr3~0_combout ;
wire \SEG3|WideOr4~0_combout ;
wire \SEG3|WideOr5~0_combout ;
wire \SEG3|WideOr6~0_combout ;
wire \SEG4|WideOr0~0_combout ;
wire \SEG4|WideOr1~0_combout ;
wire \SEG4|WideOr2~0_combout ;
wire \SEG4|WideOr3~0_combout ;
wire \SEG4|WideOr4~0_combout ;
wire \SEG4|WideOr5~0_combout ;
wire \SEG4|WideOr6~0_combout ;
wire [3:0] \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w ;
wire [15:0] \REM|conteudo ;
wire [2:0] \DEB|count ;
wire [15:0] \RDM|conteudo ;
wire [3:0] \B2BCD|i ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \RI|conteudo ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addrstall_reg_b ;
wire [19:0] \B2BCD|r_bcd ;
wire [15:0] \B2BCD|r_bin ;
wire [15:0] \PC|counter ;
wire [15:0] \AC|conteudo ;
wire [0:64] \MEM|ram_rtl_0_bypass ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addr_store_b ;
wire [4:0] \B2BCD|digito_decimal ;
wire [2:0] \UC|opULA ;

wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;

assign \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \T0~output (
	.i(!\UC|t0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T0~output_o ),
	.obar());
// synopsys translate_off
defparam \T0~output .bus_hold = "false";
defparam \T0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \T1~output (
	.i(\UC|t1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T1~output_o ),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \T2~output (
	.i(\UC|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T2~output_o ),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \T3~output (
	.i(\UC|t3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T3~output_o ),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \T4~output (
	.i(\UC|t4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T4~output_o ),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \T5~output (
	.i(\UC|t5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T5~output_o ),
	.obar());
// synopsys translate_off
defparam \T5~output .bus_hold = "false";
defparam \T5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \T6~output (
	.i(\UC|t6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T6~output_o ),
	.obar());
// synopsys translate_off
defparam \T6~output .bus_hold = "false";
defparam \T6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \T7~output (
	.i(\UC|t7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T7~output_o ),
	.obar());
// synopsys translate_off
defparam \T7~output .bus_hold = "false";
defparam \T7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \T8~output (
	.i(\UC|t8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T8~output_o ),
	.obar());
// synopsys translate_off
defparam \T8~output .bus_hold = "false";
defparam \T8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \T9~output (
	.i(\UC|t9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T9~output_o ),
	.obar());
// synopsys translate_off
defparam \T9~output .bus_hold = "false";
defparam \T9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \read~output (
	.i(\UC|read~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read~output_o ),
	.obar());
// synopsys translate_off
defparam \read~output .bus_hold = "false";
defparam \read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \a0~output (
	.i(\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a0~output_o ),
	.obar());
// synopsys translate_off
defparam \a0~output .bus_hold = "false";
defparam \a0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \b0~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b0~output_o ),
	.obar());
// synopsys translate_off
defparam \b0~output .bus_hold = "false";
defparam \b0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \c0~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c0~output_o ),
	.obar());
// synopsys translate_off
defparam \c0~output .bus_hold = "false";
defparam \c0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \d0~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d0~output_o ),
	.obar());
// synopsys translate_off
defparam \d0~output .bus_hold = "false";
defparam \d0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \e0~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e0~output_o ),
	.obar());
// synopsys translate_off
defparam \e0~output .bus_hold = "false";
defparam \e0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \f0~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f0~output_o ),
	.obar());
// synopsys translate_off
defparam \f0~output .bus_hold = "false";
defparam \f0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \g0~output (
	.i(!\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g0~output_o ),
	.obar());
// synopsys translate_off
defparam \g0~output .bus_hold = "false";
defparam \g0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \a1~output (
	.i(\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a1~output_o ),
	.obar());
// synopsys translate_off
defparam \a1~output .bus_hold = "false";
defparam \a1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \b1~output (
	.i(\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b1~output_o ),
	.obar());
// synopsys translate_off
defparam \b1~output .bus_hold = "false";
defparam \b1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \c1~output (
	.i(\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c1~output_o ),
	.obar());
// synopsys translate_off
defparam \c1~output .bus_hold = "false";
defparam \c1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \d1~output (
	.i(\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d1~output_o ),
	.obar());
// synopsys translate_off
defparam \d1~output .bus_hold = "false";
defparam \d1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \e1~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e1~output_o ),
	.obar());
// synopsys translate_off
defparam \e1~output .bus_hold = "false";
defparam \e1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \f1~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f1~output_o ),
	.obar());
// synopsys translate_off
defparam \f1~output .bus_hold = "false";
defparam \f1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \g1~output (
	.i(!\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g1~output_o ),
	.obar());
// synopsys translate_off
defparam \g1~output .bus_hold = "false";
defparam \g1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \a2~output (
	.i(\SEG2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a2~output_o ),
	.obar());
// synopsys translate_off
defparam \a2~output .bus_hold = "false";
defparam \a2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \b2~output (
	.i(\SEG2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b2~output_o ),
	.obar());
// synopsys translate_off
defparam \b2~output .bus_hold = "false";
defparam \b2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \c2~output (
	.i(\SEG2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c2~output_o ),
	.obar());
// synopsys translate_off
defparam \c2~output .bus_hold = "false";
defparam \c2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \d2~output (
	.i(\SEG2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d2~output_o ),
	.obar());
// synopsys translate_off
defparam \d2~output .bus_hold = "false";
defparam \d2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \e2~output (
	.i(\SEG2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e2~output_o ),
	.obar());
// synopsys translate_off
defparam \e2~output .bus_hold = "false";
defparam \e2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \f2~output (
	.i(\SEG2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f2~output_o ),
	.obar());
// synopsys translate_off
defparam \f2~output .bus_hold = "false";
defparam \f2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \g2~output (
	.i(!\SEG2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g2~output_o ),
	.obar());
// synopsys translate_off
defparam \g2~output .bus_hold = "false";
defparam \g2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \a3~output (
	.i(\SEG3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a3~output_o ),
	.obar());
// synopsys translate_off
defparam \a3~output .bus_hold = "false";
defparam \a3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \b3~output (
	.i(\SEG3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b3~output_o ),
	.obar());
// synopsys translate_off
defparam \b3~output .bus_hold = "false";
defparam \b3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \c3~output (
	.i(\SEG3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c3~output_o ),
	.obar());
// synopsys translate_off
defparam \c3~output .bus_hold = "false";
defparam \c3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \d3~output (
	.i(\SEG3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d3~output_o ),
	.obar());
// synopsys translate_off
defparam \d3~output .bus_hold = "false";
defparam \d3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \e3~output (
	.i(\SEG3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e3~output_o ),
	.obar());
// synopsys translate_off
defparam \e3~output .bus_hold = "false";
defparam \e3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \f3~output (
	.i(\SEG3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f3~output_o ),
	.obar());
// synopsys translate_off
defparam \f3~output .bus_hold = "false";
defparam \f3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \g3~output (
	.i(!\SEG3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g3~output_o ),
	.obar());
// synopsys translate_off
defparam \g3~output .bus_hold = "false";
defparam \g3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \a4~output (
	.i(\SEG4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a4~output_o ),
	.obar());
// synopsys translate_off
defparam \a4~output .bus_hold = "false";
defparam \a4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \b4~output (
	.i(\SEG4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b4~output_o ),
	.obar());
// synopsys translate_off
defparam \b4~output .bus_hold = "false";
defparam \b4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \c4~output (
	.i(\SEG4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c4~output_o ),
	.obar());
// synopsys translate_off
defparam \c4~output .bus_hold = "false";
defparam \c4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \d4~output (
	.i(\SEG4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d4~output_o ),
	.obar());
// synopsys translate_off
defparam \d4~output .bus_hold = "false";
defparam \d4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \e4~output (
	.i(\SEG4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e4~output_o ),
	.obar());
// synopsys translate_off
defparam \e4~output .bus_hold = "false";
defparam \e4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \f4~output (
	.i(\SEG4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f4~output_o ),
	.obar());
// synopsys translate_off
defparam \f4~output .bus_hold = "false";
defparam \f4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \g4~output (
	.i(!\SEG4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g4~output_o ),
	.obar());
// synopsys translate_off
defparam \g4~output .bus_hold = "false";
defparam \g4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \a5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a5~output_o ),
	.obar());
// synopsys translate_off
defparam \a5~output .bus_hold = "false";
defparam \a5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \b5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b5~output_o ),
	.obar());
// synopsys translate_off
defparam \b5~output .bus_hold = "false";
defparam \b5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \c5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c5~output_o ),
	.obar());
// synopsys translate_off
defparam \c5~output .bus_hold = "false";
defparam \c5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \d5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d5~output_o ),
	.obar());
// synopsys translate_off
defparam \d5~output .bus_hold = "false";
defparam \d5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \e5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e5~output_o ),
	.obar());
// synopsys translate_off
defparam \e5~output .bus_hold = "false";
defparam \e5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \f5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f5~output_o ),
	.obar());
// synopsys translate_off
defparam \f5~output .bus_hold = "false";
defparam \f5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \g5~output (
	.i(!\RDM|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g5~output_o ),
	.obar());
// synopsys translate_off
defparam \g5~output .bus_hold = "false";
defparam \g5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clkBCD~input (
	.i(clkBCD),
	.ibar(gnd),
	.o(\clkBCD~input_o ));
// synopsys translate_off
defparam \clkBCD~input .bus_hold = "false";
defparam \clkBCD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clkBCD~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clkBCD~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clkBCD~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clkBCD~inputclkctrl .clock_type = "global clock";
defparam \clkBCD~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \DEB|count[1]~1 (
// Equation(s):
// \DEB|count[1]~1_combout  = (\clk~input_o  & (\DEB|count [0] $ ((\DEB|count [1])))) # (!\clk~input_o  & ((\DEB|count [0] & (\DEB|count [1])) # (!\DEB|count [0] & (!\DEB|count [1] & \DEB|count [2]))))

	.dataa(\clk~input_o ),
	.datab(\DEB|count [0]),
	.datac(\DEB|count [1]),
	.datad(\DEB|count [2]),
	.cin(gnd),
	.combout(\DEB|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|count[1]~1 .lut_mask = 16'h6968;
defparam \DEB|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \DEB|count[1] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\DEB|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB|count[1] .is_wysiwyg = "true";
defparam \DEB|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \DEB|count[0]~0 (
// Equation(s):
// \DEB|count[0]~0_combout  = (!\DEB|count [0] & ((\clk~input_o ) # ((\DEB|count [1]) # (\DEB|count [2]))))

	.dataa(\clk~input_o ),
	.datab(\DEB|count [1]),
	.datac(\DEB|count [0]),
	.datad(\DEB|count [2]),
	.cin(gnd),
	.combout(\DEB|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|count[0]~0 .lut_mask = 16'h0F0E;
defparam \DEB|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas \DEB|count[0] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\DEB|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB|count[0] .is_wysiwyg = "true";
defparam \DEB|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \DEB|count[2]~2 (
// Equation(s):
// \DEB|count[2]~2_combout  = (\clk~input_o  & (\DEB|count [2] $ (((\DEB|count [0] & \DEB|count [1]))))) # (!\clk~input_o  & (\DEB|count [2] & ((\DEB|count [0]) # (\DEB|count [1]))))

	.dataa(\clk~input_o ),
	.datab(\DEB|count [0]),
	.datac(\DEB|count [2]),
	.datad(\DEB|count [1]),
	.cin(gnd),
	.combout(\DEB|count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|count[2]~2 .lut_mask = 16'h78E0;
defparam \DEB|count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \DEB|count[2] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\DEB|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB|count[2] .is_wysiwyg = "true";
defparam \DEB|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \DEB|saida~0 (
// Equation(s):
// \DEB|saida~0_combout  = (!\DEB|count [2] & (!\DEB|count [0] & (\DEB|saida~q  & !\DEB|count [1])))

	.dataa(\DEB|count [2]),
	.datab(\DEB|count [0]),
	.datac(\DEB|saida~q ),
	.datad(\DEB|count [1]),
	.cin(gnd),
	.combout(\DEB|saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|saida~0 .lut_mask = 16'h0010;
defparam \DEB|saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \DEB|saida~1 (
// Equation(s):
// \DEB|saida~1_combout  = (\DEB|saida~0_combout ) # ((\clk~input_o  & ((\DEB|saida~q ) # (\DEB|count [2]))))

	.dataa(\clk~input_o ),
	.datab(\DEB|saida~0_combout ),
	.datac(\DEB|saida~q ),
	.datad(\DEB|count [2]),
	.cin(gnd),
	.combout(\DEB|saida~1_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|saida~1 .lut_mask = 16'hEEEC;
defparam \DEB|saida~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \DEB|saida~feeder (
// Equation(s):
// \DEB|saida~feeder_combout  = \DEB|saida~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DEB|saida~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DEB|saida~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DEB|saida~feeder .lut_mask = 16'hF0F0;
defparam \DEB|saida~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \DEB|saida (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\DEB|saida~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB|saida~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB|saida .is_wysiwyg = "true";
defparam \DEB|saida .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \DEB|saida~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\DEB|saida~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\DEB|saida~clkctrl_outclk ));
// synopsys translate_off
defparam \DEB|saida~clkctrl .clock_type = "global clock";
defparam \DEB|saida~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[51]~3 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[51]~3_combout  = !\RDM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [9]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[51]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[51]~3 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[51]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \MEM|ram_rtl_0_bypass[51] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[51]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[57]~2 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[57]~2_combout  = !\RDM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[57]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[57]~2 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[57]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \MEM|ram_rtl_0_bypass[57] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[57]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \PC|counter[0]~17 (
// Equation(s):
// \PC|counter[0]~17_combout  = \PC|counter [0] $ (VCC)
// \PC|counter[0]~18  = CARRY(\PC|counter [0])

	.dataa(gnd),
	.datab(\PC|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|counter[0]~17_combout ),
	.cout(\PC|counter[0]~18 ));
// synopsys translate_off
defparam \PC|counter[0]~17 .lut_mask = 16'h33CC;
defparam \PC|counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[33]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[33]~feeder_combout  = \RDM|conteudo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \MEM|ram_rtl_0_bypass[33] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \MEM|ram_rtl_0_bypass[34] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[47]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[47]~feeder_combout  = \RDM|conteudo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[47]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \MEM|ram_rtl_0_bypass[47] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \MEM|ram_rtl_0_bypass[48] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \MEM|ram~16 (
// Equation(s):
// \MEM|ram~32  = ((\MEM|ram~4_combout  & (\MEM|ram~9_combout  & \MEM|ram_rtl_0_bypass [0]))) # (!\MEM|ram_rtl_0_bypass [48])

	.dataa(\MEM|ram~4_combout ),
	.datab(\MEM|ram_rtl_0_bypass [48]),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM|ram~32 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~16 .lut_mask = 16'hB333;
defparam \MEM|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \MEM|ram_rtl_0_bypass[62] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \MEM|ram (
// Equation(s):
// \MEM|ram~combout  = ((\MEM|ram~4_combout  & (\MEM|ram_rtl_0_bypass [0] & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [62])

	.dataa(\MEM|ram_rtl_0_bypass [62]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram_rtl_0_bypass [0]),
	.datad(\MEM|ram~9_combout ),
	.cin(gnd),
	.combout(\MEM|ram~combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram .lut_mask = 16'hD555;
defparam \MEM|ram .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[61]~0 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[61]~0_combout  = !\RDM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[61]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[61]~0 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[61]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[61] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[61]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \MEM|ram_rtl_0_bypass[56] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \MEM|ram~11 (
// Equation(s):
// \MEM|ram~27  = ((\MEM|ram~4_combout  & (\MEM|ram~9_combout  & \MEM|ram_rtl_0_bypass [0]))) # (!\MEM|ram_rtl_0_bypass [56])

	.dataa(\MEM|ram~4_combout ),
	.datab(\MEM|ram_rtl_0_bypass [56]),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM|ram~27 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~11 .lut_mask = 16'hB333;
defparam \MEM|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[55]~1 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[55]~1_combout  = !\RDM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[55]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55]~1 .lut_mask = 16'h0F0F;
defparam \MEM|ram_rtl_0_bypass[55]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \MEM|ram_rtl_0_bypass[55] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[55]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \REM|conteudo[14]~feeder (
// Equation(s):
// \REM|conteudo[14]~feeder_combout  = \muxREM|q[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[14]~2_combout ),
	.cin(gnd),
	.combout(\REM|conteudo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REM|conteudo[14]~feeder .lut_mask = 16'hFF00;
defparam \REM|conteudo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \REM|conteudo[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\REM|conteudo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[14] .is_wysiwyg = "true";
defparam \REM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \PC|counter[9]~35 (
// Equation(s):
// \PC|counter[9]~35_combout  = (\PC|counter [9] & (!\PC|counter[8]~34 )) # (!\PC|counter [9] & ((\PC|counter[8]~34 ) # (GND)))
// \PC|counter[9]~36  = CARRY((!\PC|counter[8]~34 ) # (!\PC|counter [9]))

	.dataa(gnd),
	.datab(\PC|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[8]~34 ),
	.combout(\PC|counter[9]~35_combout ),
	.cout(\PC|counter[9]~36 ));
// synopsys translate_off
defparam \PC|counter[9]~35 .lut_mask = 16'h3C3F;
defparam \PC|counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \PC|counter[10]~37 (
// Equation(s):
// \PC|counter[10]~37_combout  = (\PC|counter [10] & (\PC|counter[9]~36  $ (GND))) # (!\PC|counter [10] & (!\PC|counter[9]~36  & VCC))
// \PC|counter[10]~38  = CARRY((\PC|counter [10] & !\PC|counter[9]~36 ))

	.dataa(gnd),
	.datab(\PC|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[9]~36 ),
	.combout(\PC|counter[10]~37_combout ),
	.cout(\PC|counter[10]~38 ));
// synopsys translate_off
defparam \PC|counter[10]~37 .lut_mask = 16'hC30C;
defparam \PC|counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \MEM|ram_rtl_0_bypass[54] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \MEM|ram~13 (
// Equation(s):
// \MEM|ram~29  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~4_combout  & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [54])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram_rtl_0_bypass [54]),
	.datac(\MEM|ram~4_combout ),
	.datad(\MEM|ram~9_combout ),
	.cin(gnd),
	.combout(\MEM|ram~29 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~13 .lut_mask = 16'hB333;
defparam \MEM|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[53]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[53]~feeder_combout  = \RDM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \MEM|ram_rtl_0_bypass[53] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \MEM|ram_rtl_0_bypass[60] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \MEM|ram~10 (
// Equation(s):
// \MEM|ram~26  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~4_combout  & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [60])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\MEM|ram~26 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~10 .lut_mask = 16'h80FF;
defparam \MEM|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[59]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[59]~feeder_combout  = \RDM|conteudo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [13]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[59]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \MEM|ram_rtl_0_bypass[59] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[15]~1_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addr_store_b [2])))

	.dataa(\muxREM|q[15]~1_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.datac(gnd),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .lut_mask = 16'hAACC;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout  = (\REM|conteudo [15] & (!\REM|conteudo [14] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 .lut_mask = 16'h2000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~2_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1])))

	.dataa(\muxREM|q[14]~2_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~2 .lut_mask = 16'hAAF0;
defparam \MEM|ram_rtl_0|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~0_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[13]~0_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0])))

	.dataa(gnd),
	.datab(\muxREM|q[13]~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~0 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[15]~1_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2])))

	.dataa(gnd),
	.datab(\muxREM|q[15]~1_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~1 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 .lut_mask = 16'h4400;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \UC|t2~0 (
// Equation(s):
// \UC|t2~0_combout  = (\UC|t1~q  & (\UC|t0~q  & \UC|t1~0_combout ))

	.dataa(gnd),
	.datab(\UC|t1~q ),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t2~0 .lut_mask = 16'hC000;
defparam \UC|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \UC|t8~0 (
// Equation(s):
// \UC|t8~0_combout  = (!\UC|t2~q  & (!\UC|t1~q  & (\UC|t0~q  & \UC|t1~0_combout )))

	.dataa(\UC|t2~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~0 .lut_mask = 16'h1000;
defparam \UC|t8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \UC|t7~0 (
// Equation(s):
// \UC|t7~0_combout  = (!\UC|t5~q  & (!\UC|t3~q  & (!\UC|t4~q  & \UC|t8~0_combout )))

	.dataa(\UC|t5~q ),
	.datab(\UC|t3~q ),
	.datac(\UC|t4~q ),
	.datad(\UC|t8~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~0 .lut_mask = 16'h0100;
defparam \UC|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \UC|t8~1 (
// Equation(s):
// \UC|t8~1_combout  = (\UC|t7~q  & (!\UC|t6~q  & \UC|t7~0_combout ))

	.dataa(\UC|t7~q ),
	.datab(gnd),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~1 .lut_mask = 16'h0A00;
defparam \UC|t8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \UC|t8 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t8 .is_wysiwyg = "true";
defparam \UC|t8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \UC|t5~0 (
// Equation(s):
// \UC|t5~0_combout  = (\UC|t7~q ) # ((\UC|t8~q ) # ((\UC|t6~q ) # (!\UC|t7~0_combout )))

	.dataa(\UC|t7~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t5~0 .lut_mask = 16'hFEFF;
defparam \UC|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \UC|t2 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t2 .is_wysiwyg = "true";
defparam \UC|t2 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \RI|conteudo[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[14] .is_wysiwyg = "true";
defparam \RI|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \RI|conteudo[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[13] .is_wysiwyg = "true";
defparam \RI|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \MEM|ram_rtl_0_bypass[63] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \MEM|ram_rtl_0_bypass[64] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \MEM|ram~24 (
// Equation(s):
// \MEM|ram~25  = ((\MEM|ram~9_combout  & (\MEM|ram~4_combout  & \MEM|ram_rtl_0_bypass [0]))) # (!\MEM|ram_rtl_0_bypass [64])

	.dataa(\MEM|ram~9_combout ),
	.datab(\MEM|ram_rtl_0_bypass [64]),
	.datac(\MEM|ram~4_combout ),
	.datad(\MEM|ram_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM|ram~25 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~24 .lut_mask = 16'hB333;
defparam \MEM|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[36] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \MEM|ram~22 (
// Equation(s):
// \MEM|ram~38  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~9_combout  & \MEM|ram~4_combout ))) # (!\MEM|ram_rtl_0_bypass [36])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram_rtl_0_bypass [36]),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram~4_combout ),
	.cin(gnd),
	.combout(\MEM|ram~38 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~22 .lut_mask = 16'hB333;
defparam \MEM|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[35]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[35]~feeder_combout  = \RDM|conteudo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \MEM|ram_rtl_0_bypass[35] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 .lut_mask = 16'h1100;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[37]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[37]~feeder_combout  = \RDM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \MEM|ram_rtl_0_bypass[37] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \MEM|ram_rtl_0_bypass[38] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \MEM|ram~21 (
// Equation(s):
// \MEM|ram~37  = ((\MEM|ram~4_combout  & (\MEM|ram~9_combout  & \MEM|ram_rtl_0_bypass [0]))) # (!\MEM|ram_rtl_0_bypass [38])

	.dataa(\MEM|ram~4_combout ),
	.datab(\MEM|ram_rtl_0_bypass [38]),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM|ram~37 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~21 .lut_mask = 16'hB333;
defparam \MEM|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout  = (!\REM|conteudo [13] & (\REM|conteudo [15] & (\REM|conteudo [14] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [13]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [14]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 .lut_mask = 16'h4000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~2_combout  & (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 .lut_mask = 16'h2200;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[39]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[39]~feeder_combout  = \RDM|conteudo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \MEM|ram_rtl_0_bypass[39] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[40] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \MEM|ram~20 (
// Equation(s):
// \MEM|ram~36  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~4_combout  & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [40])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram_rtl_0_bypass [40]),
	.datad(\MEM|ram~9_combout ),
	.cin(gnd),
	.combout(\MEM|ram~36 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~20 .lut_mask = 16'h8F0F;
defparam \MEM|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout  = (!\REM|conteudo [14] & (!\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 .lut_mask = 16'h1000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 .lut_mask = 16'h0044;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \MEM|ram_rtl_0_bypass[42] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \MEM|ram~19 (
// Equation(s):
// \MEM|ram~35  = ((\MEM|ram~9_combout  & (\MEM|ram_rtl_0_bypass [0] & \MEM|ram~4_combout ))) # (!\MEM|ram_rtl_0_bypass [42])

	.dataa(\MEM|ram~9_combout ),
	.datab(\MEM|ram_rtl_0_bypass [0]),
	.datac(\MEM|ram~4_combout ),
	.datad(\MEM|ram_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\MEM|ram~35 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~19 .lut_mask = 16'h80FF;
defparam \MEM|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[41]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[41]~feeder_combout  = \RDM|conteudo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [4]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \MEM|ram_rtl_0_bypass[41] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[43]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[43]~feeder_combout  = \RDM|conteudo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[43]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N7
dffeas \MEM|ram_rtl_0_bypass[43] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \MEM|ram_rtl_0_bypass[44] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \MEM|ram~18 (
// Equation(s):
// \MEM|ram~34  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~9_combout  & \MEM|ram~4_combout ))) # (!\MEM|ram_rtl_0_bypass [44])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~9_combout ),
	.datac(\MEM|ram_rtl_0_bypass [44]),
	.datad(\MEM|ram~4_combout ),
	.cin(gnd),
	.combout(\MEM|ram~34 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~18 .lut_mask = 16'h8F0F;
defparam \MEM|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \MEM|ram_rtl_0_bypass[46] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \MEM|ram~17 (
// Equation(s):
// \MEM|ram~33  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~4_combout  & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [46])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\MEM|ram~33 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~17 .lut_mask = 16'h80FF;
defparam \MEM|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[45]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[45]~feeder_combout  = \RDM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [6]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[45]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \MEM|ram_rtl_0_bypass[45] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~0_combout  & (\MEM|ram_rtl_0|auto_generated|_~1_combout  & \MEM|ram_rtl_0|auto_generated|_~2_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[49]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[49]~feeder_combout  = \RDM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[49]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \MEM|ram_rtl_0_bypass[49] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \MEM|ram_rtl_0_bypass[50] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \MEM|ram~15 (
// Equation(s):
// \MEM|ram~31  = ((\MEM|ram~4_combout  & (\MEM|ram_rtl_0_bypass [0] & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [50])

	.dataa(\MEM|ram_rtl_0_bypass [50]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram_rtl_0_bypass [0]),
	.datad(\MEM|ram~9_combout ),
	.cin(gnd),
	.combout(\MEM|ram~31 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~15 .lut_mask = 16'hD555;
defparam \MEM|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \muxREM|q[10]~13 (
// Equation(s):
// \muxREM|q[10]~13_combout  = (\UC|selectREM~2_combout  & (\PC|counter [10])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [10])))

	.dataa(\PC|counter [10]),
	.datab(gnd),
	.datac(\RDM|conteudo [10]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[10]~13 .lut_mask = 16'hAAF0;
defparam \muxREM|q[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \REM|conteudo[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[10] .is_wysiwyg = "true";
defparam \REM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \muxREM|q[11]~14 (
// Equation(s):
// \muxREM|q[11]~14_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [11]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [11]))

	.dataa(\RDM|conteudo [11]),
	.datab(\PC|counter [11]),
	.datac(gnd),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[11]~14 .lut_mask = 16'hCCAA;
defparam \muxREM|q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \REM|conteudo[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[11] .is_wysiwyg = "true";
defparam \REM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \muxREM|q[12]~15 (
// Equation(s):
// \muxREM|q[12]~15_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [12]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [12]))

	.dataa(\RDM|conteudo [12]),
	.datab(gnd),
	.datac(\PC|counter [12]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[12]~15 .lut_mask = 16'hF0AA;
defparam \muxREM|q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \REM|conteudo[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[12] .is_wysiwyg = "true";
defparam \REM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46 .lut_mask = 16'hD800;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout  = (!\REM|conteudo [14] & (!\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 .lut_mask = 16'h0100;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3] = (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & !\MEM|ram_rtl_0|auto_generated|_~2_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] .lut_mask = 16'h0003;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout  = (\REM|conteudo [14] & (!\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .lut_mask = 16'h0200;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~2_combout  & (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 .lut_mask = 16'h0022;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout  = (\REM|conteudo [14] & (!\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .lut_mask = 16'h2000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~2_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 .lut_mask = 16'h0088;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44 .lut_mask = 16'h0F0C;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \RDM|conteudo[8]~9 (
// Equation(s):
// \RDM|conteudo[8]~9_combout  = (\MEM|ram~31  & (\MEM|ram_rtl_0_bypass [49])) # (!\MEM|ram~31  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [49]),
	.datab(\MEM|ram~31 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[8]~9 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \entrada[8]~input (
	.i(entrada[8]),
	.ibar(gnd),
	.o(\entrada[8]~input_o ));
// synopsys translate_off
defparam \entrada[8]~input .bus_hold = "false";
defparam \entrada[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \RI|conteudo[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[10] .is_wysiwyg = "true";
defparam \RI|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \UC|RwriteAC~3 (
// Equation(s):
// \UC|RwriteAC~3_combout  = (\RI|conteudo [10] & (!\RI|conteudo [9] & \UC|t5~q ))

	.dataa(\RI|conteudo [10]),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|RwriteAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~3 .lut_mask = 16'h0A00;
defparam \UC|RwriteAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \UC|t9~0 (
// Equation(s):
// \UC|t9~0_combout  = (!\UC|t7~q  & (\UC|t8~q  & (!\UC|t6~q  & \UC|t7~0_combout )))

	.dataa(\UC|t7~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~0 .lut_mask = 16'h0400;
defparam \UC|t9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \UC|t9 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|t9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t9 .is_wysiwyg = "true";
defparam \UC|t9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \UC|RwriteAC~6 (
// Equation(s):
// \UC|RwriteAC~6_combout  = (\RI|conteudo [9] & (!\RI|conteudo [10] & \UC|t9~q ))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t9~q ),
	.cin(gnd),
	.combout(\UC|RwriteAC~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~6 .lut_mask = 16'h0C00;
defparam \UC|RwriteAC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \UC|RopULA~0 (
// Equation(s):
// \UC|RopULA~0_combout  = (!\RI|conteudo [15] & ((\UC|RwriteAC~3_combout ) # ((\UC|RwriteAC~2_combout ) # (\UC|RwriteAC~6_combout ))))

	.dataa(\UC|RwriteAC~3_combout ),
	.datab(\UC|RwriteAC~2_combout ),
	.datac(\RI|conteudo [15]),
	.datad(\UC|RwriteAC~6_combout ),
	.cin(gnd),
	.combout(\UC|RopULA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~0 .lut_mask = 16'h0F0E;
defparam \UC|RopULA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \UC|RopULA~1 (
// Equation(s):
// \UC|RopULA~1_combout  = (!\RI|conteudo [11] & (!\RI|conteudo [13] & (\RI|conteudo [12] & !\RI|conteudo [14])))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\UC|RopULA~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~1 .lut_mask = 16'h0010;
defparam \UC|RopULA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \UC|RopULA~5 (
// Equation(s):
// \UC|RopULA~5_combout  = (!\RI|conteudo [14] & ((\RI|conteudo [12] & ((!\RI|conteudo [11]))) # (!\RI|conteudo [12] & (\RI|conteudo [13] & \RI|conteudo [11]))))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|RopULA~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~5 .lut_mask = 16'h020C;
defparam \UC|RopULA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \DECOD|Decoder0~3 (
// Equation(s):
// \DECOD|Decoder0~3_combout  = (\RI|conteudo [14] & (!\RI|conteudo [15] & \RI|conteudo [13]))

	.dataa(\RI|conteudo [14]),
	.datab(gnd),
	.datac(\RI|conteudo [15]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~3 .lut_mask = 16'h0A00;
defparam \DECOD|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \UC|RwriteAC~5 (
// Equation(s):
// \UC|RwriteAC~5_combout  = (\RI|conteudo [9] & (\RI|conteudo [10] & \UC|t3~q ))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|RwriteAC~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~5 .lut_mask = 16'hC000;
defparam \UC|RwriteAC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \UC|RopULA~4 (
// Equation(s):
// \UC|RopULA~4_combout  = (\RI|conteudo [12] & (\DECOD|Decoder0~3_combout  & (!\RI|conteudo [11] & \UC|RwriteAC~5_combout )))

	.dataa(\RI|conteudo [12]),
	.datab(\DECOD|Decoder0~3_combout ),
	.datac(\RI|conteudo [11]),
	.datad(\UC|RwriteAC~5_combout ),
	.cin(gnd),
	.combout(\UC|RopULA~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~4 .lut_mask = 16'h0800;
defparam \UC|RopULA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \UC|opULA[1]~1 (
// Equation(s):
// \UC|opULA[1]~1_combout  = (\UC|RopULA~4_combout ) # ((\UC|RopULA~5_combout  & \UC|RopULA~0_combout ))

	.dataa(gnd),
	.datab(\UC|RopULA~5_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~4_combout ),
	.cin(gnd),
	.combout(\UC|opULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~1 .lut_mask = 16'hFFC0;
defparam \UC|opULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \UC|RwriteAC~8 (
// Equation(s):
// \UC|RwriteAC~8_combout  = (\RI|conteudo [13] & ((\RI|conteudo [11] & (\RI|conteudo [14] $ (\RI|conteudo [12]))) # (!\RI|conteudo [11] & (\RI|conteudo [14] & \RI|conteudo [12]))))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|RwriteAC~8_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~8 .lut_mask = 16'h2880;
defparam \UC|RwriteAC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \UC|RwriteAC~9 (
// Equation(s):
// \UC|RwriteAC~9_combout  = (\UC|RwriteAC~8_combout  & (\UC|RwriteAC~5_combout  & !\RI|conteudo [15]))

	.dataa(gnd),
	.datab(\UC|RwriteAC~8_combout ),
	.datac(\UC|RwriteAC~5_combout ),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\UC|RwriteAC~9_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~9 .lut_mask = 16'h00C0;
defparam \UC|RwriteAC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = (\UC|opULA[1]~1_combout  & (!\UC|RwriteAC~9_combout  & ((!\UC|RopULA~1_combout ) # (!\UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~0_combout ),
	.datab(\UC|RopULA~1_combout ),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\UC|RwriteAC~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~0 .lut_mask = 16'h0070;
defparam \ULA|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \UC|RopULA~3 (
// Equation(s):
// \UC|RopULA~3_combout  = (\RI|conteudo [11] & (\UC|RwriteAC~5_combout  & (!\RI|conteudo [12] & \DECOD|Decoder0~3_combout )))

	.dataa(\RI|conteudo [11]),
	.datab(\UC|RwriteAC~5_combout ),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UC|RopULA~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~3 .lut_mask = 16'h0800;
defparam \UC|RopULA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \UC|RopULA~2 (
// Equation(s):
// \UC|RopULA~2_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [11] & ((\RI|conteudo [13]) # (\RI|conteudo [12]))))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|RopULA~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~2 .lut_mask = 16'h1110;
defparam \UC|RopULA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \UC|opULA[0]~0 (
// Equation(s):
// \UC|opULA[0]~0_combout  = (\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))

	.dataa(gnd),
	.datab(\UC|RopULA~3_combout ),
	.datac(\UC|RopULA~2_combout ),
	.datad(\UC|RopULA~0_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~0 .lut_mask = 16'hFCCC;
defparam \UC|opULA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \UC|opULA[2] (
// Equation(s):
// \UC|opULA [2] = (\UC|RwriteAC~9_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))

	.dataa(\UC|RopULA~0_combout ),
	.datab(gnd),
	.datac(\UC|RopULA~1_combout ),
	.datad(\UC|RwriteAC~9_combout ),
	.cin(gnd),
	.combout(\UC|opULA [2]),
	.cout());
// synopsys translate_off
defparam \UC|opULA[2] .lut_mask = 16'hFFA0;
defparam \UC|opULA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \ULA|Mux3~1 (
// Equation(s):
// \ULA|Mux3~1_combout  = (\UC|opULA [2]) # ((\UC|opULA[0]~0_combout  & \UC|opULA[1]~1_combout ))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(gnd),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\UC|opULA [2]),
	.cin(gnd),
	.combout(\ULA|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~1 .lut_mask = 16'hFFA0;
defparam \ULA|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = \RDM|conteudo [7] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [7]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h556A;
defparam \ULA|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \ULA|Add0~10 (
// Equation(s):
// \ULA|Add0~10_combout  = \RDM|conteudo [5] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~10 .lut_mask = 16'h556A;
defparam \ULA|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \ULA|Add0~11 (
// Equation(s):
// \ULA|Add0~11_combout  = \RDM|conteudo [4] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [4]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~11 .lut_mask = 16'h556A;
defparam \ULA|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = \RDM|conteudo [3] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [3]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h556A;
defparam \ULA|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_combout  = \RDM|conteudo [2] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~13 .lut_mask = 16'h556A;
defparam \ULA|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \ULA|Mux15~2 (
// Equation(s):
// \ULA|Mux15~2_combout  = (\RDM|conteudo [0] & ((\UC|opULA[0]~0_combout ) # ((\AC|conteudo [0] & !\UC|opULA [2])))) # (!\RDM|conteudo [0] & (\UC|opULA[0]~0_combout  & (\AC|conteudo [0] & !\UC|opULA [2])))

	.dataa(\RDM|conteudo [0]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [0]),
	.datad(\UC|opULA [2]),
	.cin(gnd),
	.combout(\ULA|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~2 .lut_mask = 16'h88E8;
defparam \ULA|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [1]))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [0]))

	.dataa(gnd),
	.datab(\AC|conteudo [0]),
	.datac(\AC|conteudo [1]),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~0 .lut_mask = 16'hF033;
defparam \ULA|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \ULA|Add0~15 (
// Equation(s):
// \ULA|Add0~15_combout  = \RDM|conteudo [0] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [0]),
	.datab(\UC|RopULA~3_combout ),
	.datac(\UC|RopULA~2_combout ),
	.datad(\UC|RopULA~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~15 .lut_mask = 16'h5666;
defparam \ULA|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_cout  = CARRY(\UC|opULA[0]~0_combout )

	.dataa(gnd),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|Add0~17_cout ));
// synopsys translate_off
defparam \ULA|Add0~17 .lut_mask = 16'h00CC;
defparam \ULA|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = (\AC|conteudo [0] & ((\ULA|Add0~15_combout  & (\ULA|Add0~17_cout  & VCC)) # (!\ULA|Add0~15_combout  & (!\ULA|Add0~17_cout )))) # (!\AC|conteudo [0] & ((\ULA|Add0~15_combout  & (!\ULA|Add0~17_cout )) # (!\ULA|Add0~15_combout  & 
// ((\ULA|Add0~17_cout ) # (GND)))))
// \ULA|Add0~19  = CARRY((\AC|conteudo [0] & (!\ULA|Add0~15_combout  & !\ULA|Add0~17_cout )) # (!\AC|conteudo [0] & ((!\ULA|Add0~17_cout ) # (!\ULA|Add0~15_combout ))))

	.dataa(\AC|conteudo [0]),
	.datab(\ULA|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~17_cout ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h9617;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \ULA|Mux15~1 (
// Equation(s):
// \ULA|Mux15~1_combout  = (!\UC|opULA[1]~1_combout  & ((\UC|opULA [2] & (\ULA|Mux15~0_combout )) # (!\UC|opULA [2] & ((\ULA|Add0~18_combout )))))

	.dataa(\UC|opULA [2]),
	.datab(\ULA|Mux15~0_combout ),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\ULA|Add0~18_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~1 .lut_mask = 16'h0D08;
defparam \ULA|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \ULA|Mux15~3 (
// Equation(s):
// \ULA|Mux15~3_combout  = (\ULA|Mux15~1_combout ) # ((\ULA|Mux15~2_combout  & \UC|opULA[1]~1_combout ))

	.dataa(gnd),
	.datab(\ULA|Mux15~2_combout ),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\ULA|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~3 .lut_mask = 16'hFFC0;
defparam \ULA|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \UC|RwriteAC~4 (
// Equation(s):
// \UC|RwriteAC~4_combout  = (!\RI|conteudo [14] & ((\RI|conteudo [13] & ((!\RI|conteudo [12]) # (!\RI|conteudo [11]))) # (!\RI|conteudo [13] & ((\RI|conteudo [12])))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [14]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|RwriteAC~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~4 .lut_mask = 16'h1330;
defparam \UC|RwriteAC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \UC|writeOUT (
// Equation(s):
// \UC|writeOUT~combout  = (\UC|RwriteAC~3_combout ) # ((\UC|RwriteAC~2_combout ) # (\UC|RwriteAC~6_combout ))

	.dataa(\UC|RwriteAC~3_combout ),
	.datab(\UC|RwriteAC~2_combout ),
	.datac(gnd),
	.datad(\UC|RwriteAC~6_combout ),
	.cin(gnd),
	.combout(\UC|writeOUT~combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT .lut_mask = 16'hFFEE;
defparam \UC|writeOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \UC|RwriteAC~10 (
// Equation(s):
// \UC|RwriteAC~10_combout  = (\RI|conteudo [9] & (\RI|conteudo [10] & (\UC|t3~q  & \UC|RwriteAC~8_combout )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t3~q ),
	.datad(\UC|RwriteAC~8_combout ),
	.cin(gnd),
	.combout(\UC|RwriteAC~10_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~10 .lut_mask = 16'h8000;
defparam \UC|RwriteAC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \UC|writeN~0 (
// Equation(s):
// \UC|writeN~0_combout  = (!\RI|conteudo [15] & ((\UC|RwriteAC~10_combout ) # ((\UC|RwriteAC~4_combout  & \UC|writeOUT~combout ))))

	.dataa(\UC|RwriteAC~4_combout ),
	.datab(\UC|writeOUT~combout ),
	.datac(\RI|conteudo [15]),
	.datad(\UC|RwriteAC~10_combout ),
	.cin(gnd),
	.combout(\UC|writeN~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeN~0 .lut_mask = 16'h0F08;
defparam \UC|writeN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \AC|conteudo[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[0] .is_wysiwyg = "true";
defparam \AC|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [2]) # ((\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((!\AC|conteudo [1] & !\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\AC|conteudo [1]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \ULA|Mux14~1 (
// Equation(s):
// \ULA|Mux14~1_combout  = (\ULA|Mux14~0_combout  & ((\RDM|conteudo [1]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux14~0_combout  & (((\AC|conteudo [0] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\AC|conteudo [0]),
	.datac(\ULA|Mux14~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = \RDM|conteudo [1] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h556A;
defparam \ULA|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = ((\AC|conteudo [1] $ (\ULA|Add0~14_combout  $ (!\ULA|Add0~19 )))) # (GND)
// \ULA|Add0~21  = CARRY((\AC|conteudo [1] & ((\ULA|Add0~14_combout ) # (!\ULA|Add0~19 ))) # (!\AC|conteudo [1] & (\ULA|Add0~14_combout  & !\ULA|Add0~19 )))

	.dataa(\AC|conteudo [1]),
	.datab(\ULA|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~20_combout ),
	.cout(\ULA|Add0~21 ));
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h698E;
defparam \ULA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \ULA|Mux14~2 (
// Equation(s):
// \ULA|Mux14~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux14~1_combout ) # ((\ULA|Mux3~0_combout )))) # (!\ULA|Mux3~1_combout  & (((!\ULA|Mux3~0_combout  & \ULA|Add0~20_combout ))))

	.dataa(\ULA|Mux14~1_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Add0~20_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~2 .lut_mask = 16'hCBC8;
defparam \ULA|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \ULA|Mux14~3 (
// Equation(s):
// \ULA|Mux14~3_combout  = (\RDM|conteudo [1] & ((\ULA|Mux14~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [1])))) # (!\RDM|conteudo [1] & (\ULA|Mux14~2_combout  & ((\AC|conteudo [1]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [1]),
	.datad(\ULA|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \AC|conteudo[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[1] .is_wysiwyg = "true";
defparam \AC|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [3]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [2] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\AC|conteudo [3]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \ULA|Mux13~1 (
// Equation(s):
// \ULA|Mux13~1_combout  = (\ULA|Mux13~0_combout  & ((\RDM|conteudo [2]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux13~0_combout  & (((\AC|conteudo [1] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\AC|conteudo [1]),
	.datac(\ULA|Mux13~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \ULA|Add0~22 (
// Equation(s):
// \ULA|Add0~22_combout  = (\ULA|Add0~13_combout  & ((\AC|conteudo [2] & (\ULA|Add0~21  & VCC)) # (!\AC|conteudo [2] & (!\ULA|Add0~21 )))) # (!\ULA|Add0~13_combout  & ((\AC|conteudo [2] & (!\ULA|Add0~21 )) # (!\AC|conteudo [2] & ((\ULA|Add0~21 ) # (GND)))))
// \ULA|Add0~23  = CARRY((\ULA|Add0~13_combout  & (!\AC|conteudo [2] & !\ULA|Add0~21 )) # (!\ULA|Add0~13_combout  & ((!\ULA|Add0~21 ) # (!\AC|conteudo [2]))))

	.dataa(\ULA|Add0~13_combout ),
	.datab(\AC|conteudo [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~21 ),
	.combout(\ULA|Add0~22_combout ),
	.cout(\ULA|Add0~23 ));
// synopsys translate_off
defparam \ULA|Add0~22 .lut_mask = 16'h9617;
defparam \ULA|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux3~0_combout ) # ((\ULA|Mux13~1_combout )))) # (!\ULA|Mux3~1_combout  & (!\ULA|Mux3~0_combout  & ((\ULA|Add0~22_combout ))))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux13~1_combout ),
	.datad(\ULA|Add0~22_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = (\RDM|conteudo [2] & ((\ULA|Mux13~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [2])))) # (!\RDM|conteudo [2] & (\ULA|Mux13~2_combout  & ((\AC|conteudo [2]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [2]),
	.datad(\ULA|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \AC|conteudo[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[2] .is_wysiwyg = "true";
defparam \AC|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\AC|conteudo [3] $ (\ULA|Add0~12_combout  $ (!\ULA|Add0~23 )))) # (GND)
// \ULA|Add0~25  = CARRY((\AC|conteudo [3] & ((\ULA|Add0~12_combout ) # (!\ULA|Add0~23 ))) # (!\AC|conteudo [3] & (\ULA|Add0~12_combout  & !\ULA|Add0~23 )))

	.dataa(\AC|conteudo [3]),
	.datab(\ULA|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~23 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h698E;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \ULA|Mux12~0 (
// Equation(s):
// \ULA|Mux12~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [4]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [3] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [3]),
	.datac(\AC|conteudo [4]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~0 .lut_mask = 16'hAAB1;
defparam \ULA|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \ULA|Mux12~1 (
// Equation(s):
// \ULA|Mux12~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux12~0_combout  & ((\RDM|conteudo [3]))) # (!\ULA|Mux12~0_combout  & (\AC|conteudo [2])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux12~0_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\RDM|conteudo [3]),
	.datad(\ULA|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~1 .lut_mask = 16'hF388;
defparam \ULA|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \ULA|Mux12~2 (
// Equation(s):
// \ULA|Mux12~2_combout  = (\ULA|Mux3~0_combout  & (\ULA|Mux3~1_combout )) # (!\ULA|Mux3~0_combout  & ((\ULA|Mux3~1_combout  & ((\ULA|Mux12~1_combout ))) # (!\ULA|Mux3~1_combout  & (\ULA|Add0~24_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Add0~24_combout ),
	.datad(\ULA|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~2 .lut_mask = 16'hDC98;
defparam \ULA|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \ULA|Mux12~3 (
// Equation(s):
// \ULA|Mux12~3_combout  = (\RDM|conteudo [3] & ((\ULA|Mux12~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [3])))) # (!\RDM|conteudo [3] & (\ULA|Mux12~2_combout  & ((\AC|conteudo [3]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [3]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [3]),
	.datad(\ULA|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \AC|conteudo[3] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[3] .is_wysiwyg = "true";
defparam \AC|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = (\AC|conteudo [4] & ((\ULA|Add0~11_combout  & (\ULA|Add0~25  & VCC)) # (!\ULA|Add0~11_combout  & (!\ULA|Add0~25 )))) # (!\AC|conteudo [4] & ((\ULA|Add0~11_combout  & (!\ULA|Add0~25 )) # (!\ULA|Add0~11_combout  & ((\ULA|Add0~25 ) # 
// (GND)))))
// \ULA|Add0~27  = CARRY((\AC|conteudo [4] & (!\ULA|Add0~11_combout  & !\ULA|Add0~25 )) # (!\AC|conteudo [4] & ((!\ULA|Add0~25 ) # (!\ULA|Add0~11_combout ))))

	.dataa(\AC|conteudo [4]),
	.datab(\ULA|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~26_combout ),
	.cout(\ULA|Add0~27 ));
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h9617;
defparam \ULA|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \ULA|Mux11~0 (
// Equation(s):
// \ULA|Mux11~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [5]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [4] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [4]),
	.datac(\AC|conteudo [5]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~0 .lut_mask = 16'hAAB1;
defparam \ULA|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \ULA|Mux11~1 (
// Equation(s):
// \ULA|Mux11~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux11~0_combout  & (\RDM|conteudo [4])) # (!\ULA|Mux11~0_combout  & ((\AC|conteudo [3]))))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux11~0_combout ))))

	.dataa(\RDM|conteudo [4]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\AC|conteudo [3]),
	.datad(\ULA|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~1 .lut_mask = 16'hBBC0;
defparam \ULA|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \ULA|Mux11~2 (
// Equation(s):
// \ULA|Mux11~2_combout  = (\ULA|Mux3~1_combout  & (((\ULA|Mux3~0_combout ) # (\ULA|Mux11~1_combout )))) # (!\ULA|Mux3~1_combout  & (\ULA|Add0~26_combout  & (!\ULA|Mux3~0_combout )))

	.dataa(\ULA|Add0~26_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~2 .lut_mask = 16'hCEC2;
defparam \ULA|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \ULA|Mux11~3 (
// Equation(s):
// \ULA|Mux11~3_combout  = (\RDM|conteudo [4] & ((\ULA|Mux11~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [4])))) # (!\RDM|conteudo [4] & (\ULA|Mux11~2_combout  & ((\AC|conteudo [4]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [4]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \AC|conteudo[4] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[4] .is_wysiwyg = "true";
defparam \AC|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \ULA|Add0~28 (
// Equation(s):
// \ULA|Add0~28_combout  = ((\ULA|Add0~10_combout  $ (\AC|conteudo [5] $ (!\ULA|Add0~27 )))) # (GND)
// \ULA|Add0~29  = CARRY((\ULA|Add0~10_combout  & ((\AC|conteudo [5]) # (!\ULA|Add0~27 ))) # (!\ULA|Add0~10_combout  & (\AC|conteudo [5] & !\ULA|Add0~27 )))

	.dataa(\ULA|Add0~10_combout ),
	.datab(\AC|conteudo [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~27 ),
	.combout(\ULA|Add0~28_combout ),
	.cout(\ULA|Add0~29 ));
// synopsys translate_off
defparam \ULA|Add0~28 .lut_mask = 16'h698E;
defparam \ULA|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \ULA|Mux10~0 (
// Equation(s):
// \ULA|Mux10~0_combout  = (\UC|opULA[1]~1_combout  & (((\UC|opULA[0]~0_combout )))) # (!\UC|opULA[1]~1_combout  & ((\UC|opULA[0]~0_combout  & (\AC|conteudo [6])) # (!\UC|opULA[0]~0_combout  & ((!\AC|conteudo [5])))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [5]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~0 .lut_mask = 16'hFA03;
defparam \ULA|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \ULA|Mux10~1 (
// Equation(s):
// \ULA|Mux10~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux10~0_combout  & ((\RDM|conteudo [5]))) # (!\ULA|Mux10~0_combout  & (\AC|conteudo [4])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux10~0_combout ))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\AC|conteudo [4]),
	.datac(\RDM|conteudo [5]),
	.datad(\ULA|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~1 .lut_mask = 16'hF588;
defparam \ULA|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \ULA|Mux10~2 (
// Equation(s):
// \ULA|Mux10~2_combout  = (\ULA|Mux3~0_combout  & (\ULA|Mux3~1_combout )) # (!\ULA|Mux3~0_combout  & ((\ULA|Mux3~1_combout  & ((\ULA|Mux10~1_combout ))) # (!\ULA|Mux3~1_combout  & (\ULA|Add0~28_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Add0~28_combout ),
	.datad(\ULA|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~2 .lut_mask = 16'hDC98;
defparam \ULA|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \ULA|Mux10~3 (
// Equation(s):
// \ULA|Mux10~3_combout  = (\RDM|conteudo [5] & ((\ULA|Mux10~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [5])))) # (!\RDM|conteudo [5] & (\ULA|Mux10~2_combout  & ((\AC|conteudo [5]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [5]),
	.datad(\ULA|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \AC|conteudo[5] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[5] .is_wysiwyg = "true";
defparam \AC|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \ULA|Mux9~0 (
// Equation(s):
// \ULA|Mux9~0_combout  = (\UC|opULA[1]~1_combout  & (((\UC|opULA[0]~0_combout )))) # (!\UC|opULA[1]~1_combout  & ((\UC|opULA[0]~0_combout  & (\AC|conteudo [7])) # (!\UC|opULA[0]~0_combout  & ((!\AC|conteudo [6])))))

	.dataa(\AC|conteudo [7]),
	.datab(\AC|conteudo [6]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~0 .lut_mask = 16'hFA03;
defparam \ULA|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \ULA|Mux9~1 (
// Equation(s):
// \ULA|Mux9~1_combout  = (\ULA|Mux9~0_combout  & ((\RDM|conteudo [6]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux9~0_combout  & (((\AC|conteudo [5] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\AC|conteudo [5]),
	.datac(\ULA|Mux9~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_combout  = \RDM|conteudo [6] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\UC|RopULA~3_combout ),
	.datac(\UC|RopULA~2_combout ),
	.datad(\UC|RopULA~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~9 .lut_mask = 16'h5666;
defparam \ULA|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = (\AC|conteudo [6] & ((\ULA|Add0~9_combout  & (\ULA|Add0~29  & VCC)) # (!\ULA|Add0~9_combout  & (!\ULA|Add0~29 )))) # (!\AC|conteudo [6] & ((\ULA|Add0~9_combout  & (!\ULA|Add0~29 )) # (!\ULA|Add0~9_combout  & ((\ULA|Add0~29 ) # 
// (GND)))))
// \ULA|Add0~31  = CARRY((\AC|conteudo [6] & (!\ULA|Add0~9_combout  & !\ULA|Add0~29 )) # (!\AC|conteudo [6] & ((!\ULA|Add0~29 ) # (!\ULA|Add0~9_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\ULA|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~29 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h9617;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \ULA|Mux9~2 (
// Equation(s):
// \ULA|Mux9~2_combout  = (\ULA|Mux3~0_combout  & (((\ULA|Mux3~1_combout )))) # (!\ULA|Mux3~0_combout  & ((\ULA|Mux3~1_combout  & (\ULA|Mux9~1_combout )) # (!\ULA|Mux3~1_combout  & ((\ULA|Add0~30_combout )))))

	.dataa(\ULA|Mux9~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux3~1_combout ),
	.datad(\ULA|Add0~30_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~2 .lut_mask = 16'hE3E0;
defparam \ULA|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \ULA|Mux9~3 (
// Equation(s):
// \ULA|Mux9~3_combout  = (\RDM|conteudo [6] & ((\ULA|Mux9~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [6])))) # (!\RDM|conteudo [6] & (\ULA|Mux9~2_combout  & ((\AC|conteudo [6]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [6]),
	.datad(\ULA|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \AC|conteudo[6] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[6] .is_wysiwyg = "true";
defparam \AC|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = ((\AC|conteudo [7] $ (\ULA|Add0~8_combout  $ (!\ULA|Add0~31 )))) # (GND)
// \ULA|Add0~33  = CARRY((\AC|conteudo [7] & ((\ULA|Add0~8_combout ) # (!\ULA|Add0~31 ))) # (!\AC|conteudo [7] & (\ULA|Add0~8_combout  & !\ULA|Add0~31 )))

	.dataa(\AC|conteudo [7]),
	.datab(\ULA|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~32_combout ),
	.cout(\ULA|Add0~33 ));
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h698E;
defparam \ULA|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \ULA|Mux8~0 (
// Equation(s):
// \ULA|Mux8~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [8]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [7] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [7]),
	.datab(\AC|conteudo [8]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \ULA|Mux8~1 (
// Equation(s):
// \ULA|Mux8~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux8~0_combout  & ((\RDM|conteudo [7]))) # (!\ULA|Mux8~0_combout  & (\AC|conteudo [6])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux8~0_combout ))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\AC|conteudo [6]),
	.datac(\RDM|conteudo [7]),
	.datad(\ULA|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~1 .lut_mask = 16'hF588;
defparam \ULA|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \ULA|Mux8~2 (
// Equation(s):
// \ULA|Mux8~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux3~0_combout ) # ((\ULA|Mux8~1_combout )))) # (!\ULA|Mux3~1_combout  & (!\ULA|Mux3~0_combout  & (\ULA|Add0~32_combout )))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Add0~32_combout ),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~2 .lut_mask = 16'hBA98;
defparam \ULA|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \ULA|Mux8~3 (
// Equation(s):
// \ULA|Mux8~3_combout  = (\AC|conteudo [7] & ((\ULA|Mux8~2_combout ) # ((\ULA|Mux3~0_combout  & \RDM|conteudo [7])))) # (!\AC|conteudo [7] & (\ULA|Mux8~2_combout  & ((\RDM|conteudo [7]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\AC|conteudo [7]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\RDM|conteudo [7]),
	.datad(\ULA|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \AC|conteudo[7]~feeder (
// Equation(s):
// \AC|conteudo[7]~feeder_combout  = \ULA|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Mux8~3_combout ),
	.cin(gnd),
	.combout(\AC|conteudo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AC|conteudo[7]~feeder .lut_mask = 16'hFF00;
defparam \AC|conteudo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \AC|conteudo[7] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\AC|conteudo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[7] .is_wysiwyg = "true";
defparam \AC|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \ULA|Mux4~2 (
// Equation(s):
// \ULA|Mux4~2_combout  = (\ULA|Mux3~0_combout  & ((\AC|conteudo [11] & ((\RDM|conteudo [11]) # (\ULA|Mux3~1_combout ))) # (!\AC|conteudo [11] & (\RDM|conteudo [11] & \ULA|Mux3~1_combout )))) # (!\ULA|Mux3~0_combout  & (((!\ULA|Mux3~1_combout ))))

	.dataa(\AC|conteudo [11]),
	.datab(\RDM|conteudo [11]),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~2 .lut_mask = 16'hE08F;
defparam \ULA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \ULA|Mux3~4 (
// Equation(s):
// \ULA|Mux3~4_combout  = (\ULA|Mux3~0_combout  & ((\RDM|conteudo [12] & ((\AC|conteudo [12]) # (\ULA|Mux3~1_combout ))) # (!\RDM|conteudo [12] & (\AC|conteudo [12] & \ULA|Mux3~1_combout )))) # (!\ULA|Mux3~0_combout  & (((!\ULA|Mux3~1_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\AC|conteudo [12]),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~4 .lut_mask = 16'hE08F;
defparam \ULA|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \ULA|Mux0~2 (
// Equation(s):
// \ULA|Mux0~2_combout  = (\RDM|conteudo [15] & ((\UC|opULA[0]~0_combout ) # ((\ffN|conteudo~q  & !\UC|opULA [2])))) # (!\RDM|conteudo [15] & (\ffN|conteudo~q  & (!\UC|opULA [2] & \UC|opULA[0]~0_combout )))

	.dataa(\RDM|conteudo [15]),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|opULA [2]),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~2 .lut_mask = 16'hAE08;
defparam \ULA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = \RDM|conteudo [15] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [15]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~3_combout ),
	.datad(\UC|RopULA~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h565A;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_combout  = \RDM|conteudo [14] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~2_combout ))))

	.dataa(\UC|RopULA~0_combout ),
	.datab(\RDM|conteudo [14]),
	.datac(\UC|RopULA~3_combout ),
	.datad(\UC|RopULA~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~1 .lut_mask = 16'h363C;
defparam \ULA|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_combout  = \RDM|conteudo [13] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h556A;
defparam \ULA|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \ULA|Add0~3 (
// Equation(s):
// \ULA|Add0~3_combout  = \RDM|conteudo [12] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~3 .lut_mask = 16'h556A;
defparam \ULA|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \ULA|Add0~4 (
// Equation(s):
// \ULA|Add0~4_combout  = \RDM|conteudo [11] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [11]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~4 .lut_mask = 16'h556A;
defparam \ULA|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_combout  = \RDM|conteudo [10] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [10]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~5 .lut_mask = 16'h556A;
defparam \ULA|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = \RDM|conteudo [9] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [9]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h556A;
defparam \ULA|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \ULA|Add0~7 (
// Equation(s):
// \ULA|Add0~7_combout  = \RDM|conteudo [8] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~2_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [8]),
	.datab(\UC|RopULA~2_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~7 .lut_mask = 16'h556A;
defparam \ULA|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \ULA|Add0~34 (
// Equation(s):
// \ULA|Add0~34_combout  = (\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (\ULA|Add0~33  & VCC)) # (!\ULA|Add0~7_combout  & (!\ULA|Add0~33 )))) # (!\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (!\ULA|Add0~33 )) # (!\ULA|Add0~7_combout  & ((\ULA|Add0~33 ) # 
// (GND)))))
// \ULA|Add0~35  = CARRY((\AC|conteudo [8] & (!\ULA|Add0~7_combout  & !\ULA|Add0~33 )) # (!\AC|conteudo [8] & ((!\ULA|Add0~33 ) # (!\ULA|Add0~7_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\ULA|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~33 ),
	.combout(\ULA|Add0~34_combout ),
	.cout(\ULA|Add0~35 ));
// synopsys translate_off
defparam \ULA|Add0~34 .lut_mask = 16'h9617;
defparam \ULA|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\ULA|Add0~6_combout  $ (\AC|conteudo [9] $ (!\ULA|Add0~35 )))) # (GND)
// \ULA|Add0~37  = CARRY((\ULA|Add0~6_combout  & ((\AC|conteudo [9]) # (!\ULA|Add0~35 ))) # (!\ULA|Add0~6_combout  & (\AC|conteudo [9] & !\ULA|Add0~35 )))

	.dataa(\ULA|Add0~6_combout ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~35 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h698E;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = (\AC|conteudo [10] & ((\ULA|Add0~5_combout  & (\ULA|Add0~37  & VCC)) # (!\ULA|Add0~5_combout  & (!\ULA|Add0~37 )))) # (!\AC|conteudo [10] & ((\ULA|Add0~5_combout  & (!\ULA|Add0~37 )) # (!\ULA|Add0~5_combout  & ((\ULA|Add0~37 ) # 
// (GND)))))
// \ULA|Add0~39  = CARRY((\AC|conteudo [10] & (!\ULA|Add0~5_combout  & !\ULA|Add0~37 )) # (!\AC|conteudo [10] & ((!\ULA|Add0~37 ) # (!\ULA|Add0~5_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\ULA|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~38_combout ),
	.cout(\ULA|Add0~39 ));
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h9617;
defparam \ULA|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \ULA|Add0~40 (
// Equation(s):
// \ULA|Add0~40_combout  = ((\ULA|Add0~4_combout  $ (\AC|conteudo [11] $ (!\ULA|Add0~39 )))) # (GND)
// \ULA|Add0~41  = CARRY((\ULA|Add0~4_combout  & ((\AC|conteudo [11]) # (!\ULA|Add0~39 ))) # (!\ULA|Add0~4_combout  & (\AC|conteudo [11] & !\ULA|Add0~39 )))

	.dataa(\ULA|Add0~4_combout ),
	.datab(\AC|conteudo [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~39 ),
	.combout(\ULA|Add0~40_combout ),
	.cout(\ULA|Add0~41 ));
// synopsys translate_off
defparam \ULA|Add0~40 .lut_mask = 16'h698E;
defparam \ULA|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = (\AC|conteudo [12] & ((\ULA|Add0~3_combout  & (\ULA|Add0~41  & VCC)) # (!\ULA|Add0~3_combout  & (!\ULA|Add0~41 )))) # (!\AC|conteudo [12] & ((\ULA|Add0~3_combout  & (!\ULA|Add0~41 )) # (!\ULA|Add0~3_combout  & ((\ULA|Add0~41 ) # 
// (GND)))))
// \ULA|Add0~43  = CARRY((\AC|conteudo [12] & (!\ULA|Add0~3_combout  & !\ULA|Add0~41 )) # (!\AC|conteudo [12] & ((!\ULA|Add0~41 ) # (!\ULA|Add0~3_combout ))))

	.dataa(\AC|conteudo [12]),
	.datab(\ULA|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~41 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h9617;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = ((\ULA|Add0~2_combout  $ (\AC|conteudo [13] $ (!\ULA|Add0~43 )))) # (GND)
// \ULA|Add0~45  = CARRY((\ULA|Add0~2_combout  & ((\AC|conteudo [13]) # (!\ULA|Add0~43 ))) # (!\ULA|Add0~2_combout  & (\AC|conteudo [13] & !\ULA|Add0~43 )))

	.dataa(\ULA|Add0~2_combout ),
	.datab(\AC|conteudo [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~44_combout ),
	.cout(\ULA|Add0~45 ));
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h698E;
defparam \ULA|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \ULA|Add0~46 (
// Equation(s):
// \ULA|Add0~46_combout  = (\ULA|Add0~1_combout  & ((\AC|conteudo [14] & (\ULA|Add0~45  & VCC)) # (!\AC|conteudo [14] & (!\ULA|Add0~45 )))) # (!\ULA|Add0~1_combout  & ((\AC|conteudo [14] & (!\ULA|Add0~45 )) # (!\AC|conteudo [14] & ((\ULA|Add0~45 ) # 
// (GND)))))
// \ULA|Add0~47  = CARRY((\ULA|Add0~1_combout  & (!\AC|conteudo [14] & !\ULA|Add0~45 )) # (!\ULA|Add0~1_combout  & ((!\ULA|Add0~45 ) # (!\AC|conteudo [14]))))

	.dataa(\ULA|Add0~1_combout ),
	.datab(\AC|conteudo [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~45 ),
	.combout(\ULA|Add0~46_combout ),
	.cout(\ULA|Add0~47 ));
// synopsys translate_off
defparam \ULA|Add0~46 .lut_mask = 16'h9617;
defparam \ULA|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = \ffN|conteudo~q  $ (\ULA|Add0~47  $ (!\ULA|Add0~0_combout ))

	.dataa(\ffN|conteudo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Add0~0_combout ),
	.cin(\ULA|Add0~47 ),
	.combout(\ULA|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h5AA5;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = (!\UC|opULA[0]~0_combout  & ((\UC|opULA[1]~1_combout  & (\AC|conteudo [14])) # (!\UC|opULA[1]~1_combout  & ((!\ffN|conteudo~q )))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~0 .lut_mask = 16'h2203;
defparam \ULA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \ULA|Mux0~1 (
// Equation(s):
// \ULA|Mux0~1_combout  = (\UC|opULA [2] & (((\ULA|Mux0~0_combout )))) # (!\UC|opULA [2] & (!\UC|opULA[1]~1_combout  & (\ULA|Add0~48_combout )))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\UC|opULA [2]),
	.datac(\ULA|Add0~48_combout ),
	.datad(\ULA|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~1 .lut_mask = 16'hDC10;
defparam \ULA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \ULA|Mux0~3 (
// Equation(s):
// \ULA|Mux0~3_combout  = (\ULA|Mux0~1_combout ) # ((\UC|opULA[1]~1_combout  & \ULA|Mux0~2_combout ))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(gnd),
	.datac(\ULA|Mux0~2_combout ),
	.datad(\ULA|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~3 .lut_mask = 16'hFFA0;
defparam \ULA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \ffN|conteudo (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffN|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffN|conteudo .is_wysiwyg = "true";
defparam \ffN|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \ULA|Mux1~0 (
// Equation(s):
// \ULA|Mux1~0_combout  = (\UC|opULA[0]~0_combout  & (((\ffN|conteudo~q ) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [14] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~0 .lut_mask = 16'hCCD1;
defparam \ULA|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \ULA|Mux1~1 (
// Equation(s):
// \ULA|Mux1~1_combout  = (\ULA|Mux1~0_combout  & (((\RDM|conteudo [14]) # (!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux1~0_combout  & (\AC|conteudo [13] & ((\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [13]),
	.datab(\RDM|conteudo [14]),
	.datac(\ULA|Mux1~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~1 .lut_mask = 16'hCAF0;
defparam \ULA|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \ULA|Mux1~2 (
// Equation(s):
// \ULA|Mux1~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux1~1_combout ) # ((\ULA|Mux3~0_combout )))) # (!\ULA|Mux3~1_combout  & (((!\ULA|Mux3~0_combout  & \ULA|Add0~46_combout ))))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Add0~46_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~2 .lut_mask = 16'hCBC8;
defparam \ULA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \ULA|Mux1~3 (
// Equation(s):
// \ULA|Mux1~3_combout  = (\ULA|Mux3~0_combout  & ((\RDM|conteudo [14] & ((\AC|conteudo [14]) # (\ULA|Mux1~2_combout ))) # (!\RDM|conteudo [14] & (\AC|conteudo [14] & \ULA|Mux1~2_combout )))) # (!\ULA|Mux3~0_combout  & (((\ULA|Mux1~2_combout ))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\RDM|conteudo [14]),
	.datac(\AC|conteudo [14]),
	.datad(\ULA|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \AC|conteudo[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[14] .is_wysiwyg = "true";
defparam \AC|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [14]) # ((\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((!\AC|conteudo [13] & !\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [13]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~0 .lut_mask = 16'hCC8B;
defparam \ULA|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \ULA|Mux2~1 (
// Equation(s):
// \ULA|Mux2~1_combout  = (\ULA|Mux2~0_combout  & ((\RDM|conteudo [13]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux2~0_combout  & (((\AC|conteudo [12] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\AC|conteudo [12]),
	.datac(\ULA|Mux2~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \ULA|Mux2~2 (
// Equation(s):
// \ULA|Mux2~2_combout  = (\ULA|Mux3~0_combout  & (\ULA|Mux3~1_combout )) # (!\ULA|Mux3~0_combout  & ((\ULA|Mux3~1_combout  & (\ULA|Mux2~1_combout )) # (!\ULA|Mux3~1_combout  & ((\ULA|Add0~44_combout )))))

	.dataa(\ULA|Mux3~0_combout ),
	.datab(\ULA|Mux3~1_combout ),
	.datac(\ULA|Mux2~1_combout ),
	.datad(\ULA|Add0~44_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \ULA|Mux2~3 (
// Equation(s):
// \ULA|Mux2~3_combout  = (\RDM|conteudo [13] & ((\ULA|Mux2~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [13])))) # (!\RDM|conteudo [13] & (\ULA|Mux2~2_combout  & ((\AC|conteudo [13]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [13]),
	.datad(\ULA|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \AC|conteudo[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[13] .is_wysiwyg = "true";
defparam \AC|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \ULA|Mux3~2 (
// Equation(s):
// \ULA|Mux3~2_combout  = (\UC|opULA[0]~0_combout  & (\AC|conteudo [13] & ((!\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout ) # (!\AC|conteudo [12]))))

	.dataa(\AC|conteudo [13]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~2 .lut_mask = 16'h338B;
defparam \ULA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \ULA|Mux3~3 (
// Equation(s):
// \ULA|Mux3~3_combout  = (\ULA|Mux3~2_combout  & (((\AC|conteudo [11]) # (!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux3~2_combout  & (\RDM|conteudo [12] & ((\UC|opULA[1]~1_combout ))))

	.dataa(\ULA|Mux3~2_combout ),
	.datab(\RDM|conteudo [12]),
	.datac(\AC|conteudo [11]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~3 .lut_mask = 16'hE4AA;
defparam \ULA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \ULA|Mux3~5 (
// Equation(s):
// \ULA|Mux3~5_combout  = (\ULA|Mux3~4_combout  & (((\ULA|Mux3~0_combout ) # (\ULA|Add0~42_combout )))) # (!\ULA|Mux3~4_combout  & (\ULA|Mux3~3_combout  & (!\ULA|Mux3~0_combout )))

	.dataa(\ULA|Mux3~4_combout ),
	.datab(\ULA|Mux3~3_combout ),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Add0~42_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~5 .lut_mask = 16'hAEA4;
defparam \ULA|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \AC|conteudo[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[12] .is_wysiwyg = "true";
defparam \AC|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [12] & !\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout )) # (!\AC|conteudo [11])))

	.dataa(\AC|conteudo [11]),
	.datab(\AC|conteudo [12]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~0 .lut_mask = 16'h0FC5;
defparam \ULA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \ULA|Mux4~1 (
// Equation(s):
// \ULA|Mux4~1_combout  = (\ULA|Mux4~0_combout  & ((\AC|conteudo [10]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux4~0_combout  & (((\RDM|conteudo [11] & \UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\RDM|conteudo [11]),
	.datac(\ULA|Mux4~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \ULA|Mux4~3 (
// Equation(s):
// \ULA|Mux4~3_combout  = (\ULA|Mux4~2_combout  & (((\ULA|Mux3~0_combout ) # (\ULA|Add0~40_combout )))) # (!\ULA|Mux4~2_combout  & (\ULA|Mux4~1_combout  & (!\ULA|Mux3~0_combout )))

	.dataa(\ULA|Mux4~2_combout ),
	.datab(\ULA|Mux4~1_combout ),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\ULA|Add0~40_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~3 .lut_mask = 16'hAEA4;
defparam \ULA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \AC|conteudo[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[11] .is_wysiwyg = "true";
defparam \AC|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [11]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [10] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [11]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~0 .lut_mask = 16'hCCD1;
defparam \ULA|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \ULA|Mux5~1 (
// Equation(s):
// \ULA|Mux5~1_combout  = (\ULA|Mux5~0_combout  & (((\RDM|conteudo [10]) # (!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux5~0_combout  & (\AC|conteudo [9] & ((\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [9]),
	.datab(\RDM|conteudo [10]),
	.datac(\ULA|Mux5~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~1 .lut_mask = 16'hCAF0;
defparam \ULA|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \ULA|Mux5~2 (
// Equation(s):
// \ULA|Mux5~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux3~0_combout ) # ((\ULA|Mux5~1_combout )))) # (!\ULA|Mux3~1_combout  & (!\ULA|Mux3~0_combout  & ((\ULA|Add0~38_combout ))))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux5~1_combout ),
	.datad(\ULA|Add0~38_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \ULA|Mux5~3 (
// Equation(s):
// \ULA|Mux5~3_combout  = (\RDM|conteudo [10] & ((\ULA|Mux5~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [10])))) # (!\RDM|conteudo [10] & (\ULA|Mux5~2_combout  & ((\AC|conteudo [10]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [10]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [10]),
	.datad(\ULA|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \AC|conteudo[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[10] .is_wysiwyg = "true";
defparam \AC|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [10]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [9] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [9]),
	.datab(\AC|conteudo [10]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \ULA|Mux6~1 (
// Equation(s):
// \ULA|Mux6~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux6~0_combout  & ((\RDM|conteudo [9]))) # (!\ULA|Mux6~0_combout  & (\AC|conteudo [8])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux6~0_combout ))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\AC|conteudo [8]),
	.datac(\RDM|conteudo [9]),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~1 .lut_mask = 16'hF588;
defparam \ULA|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \ULA|Mux6~2 (
// Equation(s):
// \ULA|Mux6~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux3~0_combout ) # ((\ULA|Mux6~1_combout )))) # (!\ULA|Mux3~1_combout  & (!\ULA|Mux3~0_combout  & ((\ULA|Add0~36_combout ))))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Add0~36_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \ULA|Mux6~3 (
// Equation(s):
// \ULA|Mux6~3_combout  = (\RDM|conteudo [9] & ((\ULA|Mux6~2_combout ) # ((\ULA|Mux3~0_combout  & \AC|conteudo [9])))) # (!\RDM|conteudo [9] & (\ULA|Mux6~2_combout  & ((\AC|conteudo [9]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [9]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\AC|conteudo [9]),
	.datad(\ULA|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \AC|conteudo[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[9] .is_wysiwyg = "true";
defparam \AC|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [9]) # ((\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((!\AC|conteudo [8] & !\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [9]),
	.datab(\AC|conteudo [8]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \ULA|Mux7~1 (
// Equation(s):
// \ULA|Mux7~1_combout  = (\ULA|Mux7~0_combout  & (((\RDM|conteudo [8]) # (!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux7~0_combout  & (\AC|conteudo [7] & ((\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [7]),
	.datab(\RDM|conteudo [8]),
	.datac(\ULA|Mux7~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~1 .lut_mask = 16'hCAF0;
defparam \ULA|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \ULA|Mux7~2 (
// Equation(s):
// \ULA|Mux7~2_combout  = (\ULA|Mux3~1_combout  & ((\ULA|Mux3~0_combout ) # ((\ULA|Mux7~1_combout )))) # (!\ULA|Mux3~1_combout  & (!\ULA|Mux3~0_combout  & ((\ULA|Add0~34_combout ))))

	.dataa(\ULA|Mux3~1_combout ),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\ULA|Mux7~1_combout ),
	.datad(\ULA|Add0~34_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \ULA|Mux7~3 (
// Equation(s):
// \ULA|Mux7~3_combout  = (\AC|conteudo [8] & ((\ULA|Mux7~2_combout ) # ((\ULA|Mux3~0_combout  & \RDM|conteudo [8])))) # (!\AC|conteudo [8] & (\ULA|Mux7~2_combout  & ((\RDM|conteudo [8]) # (!\ULA|Mux3~0_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\ULA|Mux3~0_combout ),
	.datac(\RDM|conteudo [8]),
	.datad(\ULA|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \AC|conteudo[8]~feeder (
// Equation(s):
// \AC|conteudo[8]~feeder_combout  = \ULA|Mux7~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Mux7~3_combout ),
	.cin(gnd),
	.combout(\AC|conteudo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AC|conteudo[8]~feeder .lut_mask = 16'hFF00;
defparam \AC|conteudo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \AC|conteudo[8] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\AC|conteudo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[8] .is_wysiwyg = "true";
defparam \AC|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \UC|RwriteRDM~0 (
// Equation(s):
// \UC|RwriteRDM~0_combout  = (\UC|t3~q  & (!\RI|conteudo [9] & \RI|conteudo [10]))

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~0 .lut_mask = 16'h0C00;
defparam \UC|RwriteRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \UC|read~0 (
// Equation(s):
// \UC|read~0_combout  = (\RI|conteudo [10]) # ((\RI|conteudo [9] & ((!\UC|t8~q ))) # (!\RI|conteudo [9] & (!\UC|t6~q )))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t6~q ),
	.datad(\UC|t8~q ),
	.cin(gnd),
	.combout(\UC|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|read~0 .lut_mask = 16'hABEF;
defparam \UC|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \UC|read~1 (
// Equation(s):
// \UC|read~1_combout  = (\DECOD|Decoder0~1_combout  & ((\UC|RwriteRDM~0_combout ) # (!\UC|read~0_combout )))

	.dataa(gnd),
	.datab(\UC|RwriteRDM~0_combout ),
	.datac(\DECOD|Decoder0~1_combout ),
	.datad(\UC|read~0_combout ),
	.cin(gnd),
	.combout(\UC|read~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|read~1 .lut_mask = 16'hC0F0;
defparam \UC|read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \muxRDM|Mux7~0 (
// Equation(s):
// \muxRDM|Mux7~0_combout  = (\UC|read~1_combout  & (\entrada[8]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [8])))

	.dataa(\entrada[8]~input_o ),
	.datab(gnd),
	.datac(\AC|conteudo [8]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux7~0 .lut_mask = 16'hAAF0;
defparam \muxRDM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \ULA|Equal0~2 (
// Equation(s):
// \ULA|Equal0~2_combout  = (!\ULA|Mux6~3_combout  & (!\ULA|Mux10~3_combout  & (!\ULA|Mux7~3_combout  & !\ULA|Mux8~3_combout )))

	.dataa(\ULA|Mux6~3_combout ),
	.datab(\ULA|Mux10~3_combout ),
	.datac(\ULA|Mux7~3_combout ),
	.datad(\ULA|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~2 .lut_mask = 16'h0001;
defparam \ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \ULA|Equal0~7 (
// Equation(s):
// \ULA|Equal0~7_combout  = (\ULA|Mux15~1_combout ) # ((\UC|opULA[1]~1_combout  & ((\ULA|Mux15~2_combout ) # (\ULA|Mux0~2_combout ))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\ULA|Mux15~2_combout ),
	.datac(\ULA|Mux0~2_combout ),
	.datad(\ULA|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~7 .lut_mask = 16'hFFA8;
defparam \ULA|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \ULA|Equal0~3 (
// Equation(s):
// \ULA|Equal0~3_combout  = (\ULA|Equal0~7_combout ) # ((\ULA|Mux14~3_combout ) # ((\ULA|Mux13~3_combout ) # (\ULA|Mux9~3_combout )))

	.dataa(\ULA|Equal0~7_combout ),
	.datab(\ULA|Mux14~3_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~3 .lut_mask = 16'hFFFE;
defparam \ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \ULA|Equal0~4 (
// Equation(s):
// \ULA|Equal0~4_combout  = (!\ULA|Mux11~3_combout  & (!\ULA|Mux12~3_combout  & (!\ULA|Equal0~3_combout  & !\ULA|Mux5~3_combout )))

	.dataa(\ULA|Mux11~3_combout ),
	.datab(\ULA|Mux12~3_combout ),
	.datac(\ULA|Equal0~3_combout ),
	.datad(\ULA|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~4 .lut_mask = 16'h0001;
defparam \ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \ULA|Equal0~5 (
// Equation(s):
// \ULA|Equal0~5_combout  = (!\ULA|Mux3~5_combout  & (!\ULA|Mux4~3_combout  & (\ULA|Equal0~2_combout  & \ULA|Equal0~4_combout )))

	.dataa(\ULA|Mux3~5_combout ),
	.datab(\ULA|Mux4~3_combout ),
	.datac(\ULA|Equal0~2_combout ),
	.datad(\ULA|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~5 .lut_mask = 16'h1000;
defparam \ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \ULA|Equal0~6 (
// Equation(s):
// \ULA|Equal0~6_combout  = (!\ULA|Mux1~3_combout  & (!\ULA|Mux0~1_combout  & (\ULA|Equal0~5_combout  & !\ULA|Mux2~3_combout )))

	.dataa(\ULA|Mux1~3_combout ),
	.datab(\ULA|Mux0~1_combout ),
	.datac(\ULA|Equal0~5_combout ),
	.datad(\ULA|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~6 .lut_mask = 16'h0010;
defparam \ULA|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \ffZ|conteudo (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\ULA|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffZ|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffZ|conteudo .is_wysiwyg = "true";
defparam \ffZ|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \UC|writePC~0 (
// Equation(s):
// \UC|writePC~0_combout  = (\RI|conteudo [11]) # (((\RI|conteudo [12] & !\ffZ|conteudo~q )) # (!\DECOD|Decoder0~0_combout ))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\ffZ|conteudo~q ),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UC|writePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~0 .lut_mask = 16'hCEFF;
defparam \UC|writePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \UC|RwritePC~1 (
// Equation(s):
// \UC|RwritePC~1_combout  = (\RI|conteudo [11] & (\ffN|conteudo~q  & (!\RI|conteudo [12] & \DECOD|Decoder0~0_combout )))

	.dataa(\RI|conteudo [11]),
	.datab(\ffN|conteudo~q ),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UC|RwritePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~1 .lut_mask = 16'h0800;
defparam \UC|RwritePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \DECOD|Decoder0~4 (
// Equation(s):
// \DECOD|Decoder0~4_combout  = (!\RI|conteudo [11] & (\DECOD|Decoder0~3_combout  & !\RI|conteudo [12]))

	.dataa(gnd),
	.datab(\RI|conteudo [11]),
	.datac(\DECOD|Decoder0~3_combout ),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~4 .lut_mask = 16'h0030;
defparam \DECOD|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \UC|RwriteRDM~1 (
// Equation(s):
// \UC|RwriteRDM~1_combout  = (!\RI|conteudo [15] & ((\RI|conteudo [12] & ((!\RI|conteudo [11]) # (!\RI|conteudo [13]))) # (!\RI|conteudo [12] & ((\RI|conteudo [13]) # (\RI|conteudo [11])))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~1 .lut_mask = 16'h007E;
defparam \UC|RwriteRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \UC|RwriteRDM~2 (
// Equation(s):
// \UC|RwriteRDM~2_combout  = (!\DECOD|Decoder0~4_combout  & (!\DECOD|Decoder0~1_combout  & ((\RI|conteudo [14]) # (!\UC|RwriteRDM~1_combout ))))

	.dataa(\RI|conteudo [14]),
	.datab(\DECOD|Decoder0~4_combout ),
	.datac(\DECOD|Decoder0~1_combout ),
	.datad(\UC|RwriteRDM~1_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~2 .lut_mask = 16'h0203;
defparam \UC|RwriteRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \UC|selectREM~0 (
// Equation(s):
// \UC|selectREM~0_combout  = (!\RI|conteudo [10] & (((\UC|RwritePC~1_combout ) # (!\UC|RwriteRDM~2_combout )) # (!\UC|writePC~0_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|writePC~0_combout ),
	.datac(\UC|RwritePC~1_combout ),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~0 .lut_mask = 16'h5155;
defparam \UC|selectREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \UC|selectRDM[1]~4 (
// Equation(s):
// \UC|selectRDM[1]~4_combout  = (\UC|t4~q ) # ((\RI|conteudo [9] & \UC|t6~q ))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t4~q ),
	.datad(\UC|t6~q ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~4 .lut_mask = 16'hFCF0;
defparam \UC|selectRDM[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \UC|RwriteAC~7 (
// Equation(s):
// \UC|RwriteAC~7_combout  = (\RI|conteudo [10] & !\RI|conteudo [9])

	.dataa(\RI|conteudo [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|RwriteAC~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~7 .lut_mask = 16'h00AA;
defparam \UC|RwriteAC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \UC|selectRDM[1]~2 (
// Equation(s):
// \UC|selectRDM[1]~2_combout  = (!\DECOD|Decoder0~4_combout  & ((\RI|conteudo [15]) # (!\UC|RwriteAC~4_combout )))

	.dataa(\RI|conteudo [15]),
	.datab(gnd),
	.datac(\UC|RwriteAC~4_combout ),
	.datad(\DECOD|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~2 .lut_mask = 16'h00AF;
defparam \UC|selectRDM[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \UC|writeRDM~0 (
// Equation(s):
// \UC|writeRDM~0_combout  = (!\UC|t1~q  & (((\UC|selectRDM[1]~2_combout ) # (!\UC|RwriteAC~7_combout )) # (!\UC|t4~q )))

	.dataa(\UC|t4~q ),
	.datab(\UC|RwriteAC~7_combout ),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\UC|t1~q ),
	.cin(gnd),
	.combout(\UC|writeRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~0 .lut_mask = 16'h00F7;
defparam \UC|writeRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \DECOD|Decoder0~2 (
// Equation(s):
// \DECOD|Decoder0~2_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [13] & (!\RI|conteudo [12] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~2 .lut_mask = 16'h0100;
defparam \DECOD|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \UC|selectRDM[1]~6 (
// Equation(s):
// \UC|selectRDM[1]~6_combout  = ((\DECOD|Decoder0~2_combout  & (!\RI|conteudo [15] & \UC|RwriteRDM~0_combout ))) # (!\UC|writeRDM~0_combout )

	.dataa(\UC|writeRDM~0_combout ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\RI|conteudo [15]),
	.datad(\UC|RwriteRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~6 .lut_mask = 16'h5D55;
defparam \UC|selectRDM[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \UC|RwriteRDM~3 (
// Equation(s):
// \UC|RwriteRDM~3_combout  = (!\RI|conteudo [10] & (\RI|conteudo [9] & \UC|t8~q ))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(gnd),
	.datad(\UC|t8~q ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~3 .lut_mask = 16'h4400;
defparam \UC|RwriteRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \UC|writePC~1 (
// Equation(s):
// \UC|writePC~1_combout  = (\UC|RwritePC~1_combout ) # (!\UC|writePC~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|RwritePC~1_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|writePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~1 .lut_mask = 16'hF0FF;
defparam \UC|writePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \UC|selectRDM[1]~3 (
// Equation(s):
// \UC|selectRDM[1]~3_combout  = (\UC|selectRDM[1]~2_combout  & (\UC|RwriteRDM~3_combout  & (\UC|writePC~1_combout ))) # (!\UC|selectRDM[1]~2_combout  & (((\UC|RwriteRDM~3_combout  & \UC|writePC~1_combout )) # (!\UC|read~0_combout )))

	.dataa(\UC|selectRDM[1]~2_combout ),
	.datab(\UC|RwriteRDM~3_combout ),
	.datac(\UC|writePC~1_combout ),
	.datad(\UC|read~0_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~3 .lut_mask = 16'hC0D5;
defparam \UC|selectRDM[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \UC|selectRDM[1]~5 (
// Equation(s):
// \UC|selectRDM[1]~5_combout  = (!\UC|selectRDM[1]~6_combout  & (!\UC|selectRDM[1]~3_combout  & ((!\UC|selectRDM[1]~4_combout ) # (!\UC|selectREM~0_combout ))))

	.dataa(\UC|selectREM~0_combout ),
	.datab(\UC|selectRDM[1]~4_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\UC|selectRDM[1]~3_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~5 .lut_mask = 16'h0007;
defparam \UC|selectRDM[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \UC|writeRDM~3 (
// Equation(s):
// \UC|writeRDM~3_combout  = (\RI|conteudo [9] & (\UC|t6~q )) # (!\RI|conteudo [9] & ((\UC|t4~q ) # ((\UC|t6~q  & !\UC|RwriteRDM~2_combout ))))

	.dataa(\UC|t6~q ),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t4~q ),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~3 .lut_mask = 16'hB8BA;
defparam \UC|writeRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \UC|writeRDM~4 (
// Equation(s):
// \UC|writeRDM~4_combout  = (\UC|writeRDM~3_combout  & (((\UC|RwritePC~1_combout ) # (!\UC|writePC~0_combout )) # (!\UC|RwriteRDM~2_combout )))

	.dataa(\UC|writeRDM~3_combout ),
	.datab(\UC|RwriteRDM~2_combout ),
	.datac(\UC|RwritePC~1_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~4 .lut_mask = 16'hA2AA;
defparam \UC|writeRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \DECOD|Decoder0~5 (
// Equation(s):
// \DECOD|Decoder0~5_combout  = (!\RI|conteudo [15] & \DECOD|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\RI|conteudo [15]),
	.datac(gnd),
	.datad(\DECOD|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~5 .lut_mask = 16'h3300;
defparam \DECOD|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \UC|RwriteRDM~6 (
// Equation(s):
// \UC|RwriteRDM~6_combout  = (!\RI|conteudo [15] & (\UC|RwriteRDM~5_combout  & \UC|RwriteRDM~0_combout ))

	.dataa(gnd),
	.datab(\RI|conteudo [15]),
	.datac(\UC|RwriteRDM~5_combout ),
	.datad(\UC|RwriteRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~6 .lut_mask = 16'h3000;
defparam \UC|RwriteRDM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \UC|writeRDM~1 (
// Equation(s):
// \UC|writeRDM~1_combout  = ((\UC|RwriteRDM~6_combout ) # ((\UC|RwriteAC~3_combout  & \DECOD|Decoder0~5_combout ))) # (!\UC|writeRDM~0_combout )

	.dataa(\UC|writeRDM~0_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\DECOD|Decoder0~5_combout ),
	.datad(\UC|RwriteRDM~6_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~1 .lut_mask = 16'hFFD5;
defparam \UC|writeRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \UC|writeRDM~2 (
// Equation(s):
// \UC|writeRDM~2_combout  = (\UC|writeRDM~1_combout ) # ((\UC|RwriteRDM~3_combout  & ((!\UC|writePC~0_combout ) # (!\UC|RwriteRDM~2_combout ))))

	.dataa(\UC|writeRDM~1_combout ),
	.datab(\UC|RwriteRDM~3_combout ),
	.datac(\UC|RwriteRDM~2_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~2 .lut_mask = 16'hAEEE;
defparam \UC|writeRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \UC|RwriteRDM~4 (
// Equation(s):
// \UC|RwriteRDM~4_combout  = (\UC|t4~q  & (\RI|conteudo [9] & \UC|selectREM~0_combout ))

	.dataa(\UC|t4~q ),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\UC|selectREM~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~4 .lut_mask = 16'hA000;
defparam \UC|RwriteRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \UC|writeRDM~5 (
// Equation(s):
// \UC|writeRDM~5_combout  = (\UC|writeRDM~2_combout ) # ((\UC|RwriteRDM~4_combout ) # ((\UC|writeRDM~4_combout  & !\RI|conteudo [10])))

	.dataa(\UC|writeRDM~4_combout ),
	.datab(\RI|conteudo [10]),
	.datac(\UC|writeRDM~2_combout ),
	.datad(\UC|RwriteRDM~4_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~5 .lut_mask = 16'hFFF2;
defparam \UC|writeRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \RDM|conteudo[8] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[8]~9_combout ),
	.asdata(\muxRDM|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[8] .is_wysiwyg = "true";
defparam \RDM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \muxREM|q[8]~11 (
// Equation(s):
// \muxREM|q[8]~11_combout  = (\UC|selectREM~2_combout  & (\PC|counter [8])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [8])))

	.dataa(gnd),
	.datab(\PC|counter [8]),
	.datac(\RDM|conteudo [8]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[8]~11 .lut_mask = 16'hCCF0;
defparam \muxREM|q[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \REM|conteudo[8] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[8] .is_wysiwyg = "true";
defparam \REM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \RDM|conteudo[6]~7 (
// Equation(s):
// \RDM|conteudo[6]~7_combout  = (\MEM|ram~33  & (\MEM|ram_rtl_0_bypass [45])) # (!\MEM|ram~33  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout )))

	.dataa(\MEM|ram~33 ),
	.datab(\MEM|ram_rtl_0_bypass [45]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[6]~7 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \entrada[6]~input (
	.i(entrada[6]),
	.ibar(gnd),
	.o(\entrada[6]~input_o ));
// synopsys translate_off
defparam \entrada[6]~input .bus_hold = "false";
defparam \entrada[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \muxRDM|Mux9~0 (
// Equation(s):
// \muxRDM|Mux9~0_combout  = (\UC|read~1_combout  & ((\entrada[6]~input_o ))) # (!\UC|read~1_combout  & (\AC|conteudo [6]))

	.dataa(\AC|conteudo [6]),
	.datab(\entrada[6]~input_o ),
	.datac(\UC|read~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxRDM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux9~0 .lut_mask = 16'hCACA;
defparam \muxRDM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \RDM|conteudo[6] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[6]~7_combout ),
	.asdata(\muxRDM|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[6] .is_wysiwyg = "true";
defparam \RDM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \muxREM|q[6]~9 (
// Equation(s):
// \muxREM|q[6]~9_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [6]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [6]))

	.dataa(gnd),
	.datab(\RDM|conteudo [6]),
	.datac(\PC|counter [6]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[6]~9 .lut_mask = 16'hF0CC;
defparam \muxREM|q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \REM|conteudo[6] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[6] .is_wysiwyg = "true";
defparam \REM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \RDM|conteudo[5]~6 (
// Equation(s):
// \RDM|conteudo[5]~6_combout  = (\MEM|ram~34  & (\MEM|ram_rtl_0_bypass [43])) # (!\MEM|ram~34  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [43]),
	.datab(\MEM|ram~34 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[5]~6 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \entrada[5]~input (
	.i(entrada[5]),
	.ibar(gnd),
	.o(\entrada[5]~input_o ));
// synopsys translate_off
defparam \entrada[5]~input .bus_hold = "false";
defparam \entrada[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \muxRDM|Mux10~0 (
// Equation(s):
// \muxRDM|Mux10~0_combout  = (\UC|read~1_combout  & ((\entrada[5]~input_o ))) # (!\UC|read~1_combout  & (\AC|conteudo [5]))

	.dataa(gnd),
	.datab(\AC|conteudo [5]),
	.datac(\entrada[5]~input_o ),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux10~0 .lut_mask = 16'hF0CC;
defparam \muxRDM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \RDM|conteudo[5] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[5]~6_combout ),
	.asdata(\muxRDM|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[5] .is_wysiwyg = "true";
defparam \RDM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \muxREM|q[5]~8 (
// Equation(s):
// \muxREM|q[5]~8_combout  = (\UC|selectREM~2_combout  & (\PC|counter [5])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [5])))

	.dataa(gnd),
	.datab(\PC|counter [5]),
	.datac(\RDM|conteudo [5]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[5]~8 .lut_mask = 16'hCCF0;
defparam \muxREM|q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \REM|conteudo[5] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[5] .is_wysiwyg = "true";
defparam \REM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \RDM|conteudo[4]~5 (
// Equation(s):
// \RDM|conteudo[4]~5_combout  = (\MEM|ram~35  & (\MEM|ram_rtl_0_bypass [41])) # (!\MEM|ram~35  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout )))

	.dataa(\MEM|ram~35 ),
	.datab(\MEM|ram_rtl_0_bypass [41]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[4]~5 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \entrada[4]~input (
	.i(entrada[4]),
	.ibar(gnd),
	.o(\entrada[4]~input_o ));
// synopsys translate_off
defparam \entrada[4]~input .bus_hold = "false";
defparam \entrada[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \muxRDM|Mux11~0 (
// Equation(s):
// \muxRDM|Mux11~0_combout  = (\UC|read~1_combout  & (\entrada[4]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [4])))

	.dataa(gnd),
	.datab(\entrada[4]~input_o ),
	.datac(\AC|conteudo [4]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux11~0 .lut_mask = 16'hCCF0;
defparam \muxRDM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \RDM|conteudo[4] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[4]~5_combout ),
	.asdata(\muxRDM|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[4] .is_wysiwyg = "true";
defparam \RDM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \muxREM|q[4]~7 (
// Equation(s):
// \muxREM|q[4]~7_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [4]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [4]))

	.dataa(gnd),
	.datab(\RDM|conteudo [4]),
	.datac(\PC|counter [4]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[4]~7 .lut_mask = 16'hF0CC;
defparam \muxREM|q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \REM|conteudo[4] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[4] .is_wysiwyg = "true";
defparam \REM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77 .lut_mask = 16'hEEEC;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \RDM|conteudo[3]~4 (
// Equation(s):
// \RDM|conteudo[3]~4_combout  = (\MEM|ram~36  & (\MEM|ram_rtl_0_bypass [39])) # (!\MEM|ram~36  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [39]),
	.datab(\MEM|ram~36 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[3]~4 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \entrada[3]~input (
	.i(entrada[3]),
	.ibar(gnd),
	.o(\entrada[3]~input_o ));
// synopsys translate_off
defparam \entrada[3]~input .bus_hold = "false";
defparam \entrada[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \muxRDM|Mux12~0 (
// Equation(s):
// \muxRDM|Mux12~0_combout  = (\UC|read~1_combout  & (\entrada[3]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [3])))

	.dataa(\entrada[3]~input_o ),
	.datab(gnd),
	.datac(\AC|conteudo [3]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux12~0 .lut_mask = 16'hAAF0;
defparam \muxRDM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \RDM|conteudo[3] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[3]~4_combout ),
	.asdata(\muxRDM|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[3] .is_wysiwyg = "true";
defparam \RDM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \muxREM|q[3]~6 (
// Equation(s):
// \muxREM|q[3]~6_combout  = (\UC|selectREM~2_combout  & (\PC|counter [3])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [3])))

	.dataa(gnd),
	.datab(\PC|counter [3]),
	.datac(\RDM|conteudo [3]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[3]~6 .lut_mask = 16'hCCF0;
defparam \muxREM|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \REM|conteudo[3] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[3] .is_wysiwyg = "true";
defparam \REM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \RDM|conteudo[2]~3 (
// Equation(s):
// \RDM|conteudo[2]~3_combout  = (\MEM|ram~37  & (\MEM|ram_rtl_0_bypass [37])) # (!\MEM|ram~37  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [37]),
	.datab(\MEM|ram~37 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[2]~3 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \entrada[2]~input (
	.i(entrada[2]),
	.ibar(gnd),
	.o(\entrada[2]~input_o ));
// synopsys translate_off
defparam \entrada[2]~input .bus_hold = "false";
defparam \entrada[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \muxRDM|Mux13~0 (
// Equation(s):
// \muxRDM|Mux13~0_combout  = (\UC|read~1_combout  & (\entrada[2]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [2])))

	.dataa(\entrada[2]~input_o ),
	.datab(gnd),
	.datac(\AC|conteudo [2]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux13~0 .lut_mask = 16'hAAF0;
defparam \muxRDM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \RDM|conteudo[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[2]~3_combout ),
	.asdata(\muxRDM|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[2] .is_wysiwyg = "true";
defparam \RDM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \muxREM|q[2]~5 (
// Equation(s):
// \muxREM|q[2]~5_combout  = (\UC|selectREM~2_combout  & (\PC|counter [2])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [2])))

	.dataa(\PC|counter [2]),
	.datab(\UC|selectREM~2_combout ),
	.datac(gnd),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\muxREM|q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[2]~5 .lut_mask = 16'hBB88;
defparam \muxREM|q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \REM|conteudo[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[2] .is_wysiwyg = "true";
defparam \REM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \RDM|conteudo[1]~2 (
// Equation(s):
// \RDM|conteudo[1]~2_combout  = (\MEM|ram~38  & (\MEM|ram_rtl_0_bypass [35])) # (!\MEM|ram~38  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout )))

	.dataa(\MEM|ram~38 ),
	.datab(\MEM|ram_rtl_0_bypass [35]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[1]~2 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \entrada[1]~input (
	.i(entrada[1]),
	.ibar(gnd),
	.o(\entrada[1]~input_o ));
// synopsys translate_off
defparam \entrada[1]~input .bus_hold = "false";
defparam \entrada[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \muxRDM|Mux14~0 (
// Equation(s):
// \muxRDM|Mux14~0_combout  = (\UC|read~1_combout  & ((\entrada[1]~input_o ))) # (!\UC|read~1_combout  & (\AC|conteudo [1]))

	.dataa(\AC|conteudo [1]),
	.datab(gnd),
	.datac(\UC|read~1_combout ),
	.datad(\entrada[1]~input_o ),
	.cin(gnd),
	.combout(\muxRDM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux14~0 .lut_mask = 16'hFA0A;
defparam \muxRDM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \RDM|conteudo[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[1]~2_combout ),
	.asdata(\muxRDM|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[1] .is_wysiwyg = "true";
defparam \RDM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \muxREM|q[1]~4 (
// Equation(s):
// \muxREM|q[1]~4_combout  = (\UC|selectREM~2_combout  & (\PC|counter [1])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [1])))

	.dataa(\PC|counter [1]),
	.datab(\RDM|conteudo [1]),
	.datac(gnd),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[1]~4 .lut_mask = 16'hAACC;
defparam \muxREM|q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \REM|conteudo[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[1] .is_wysiwyg = "true";
defparam \REM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \RDM|conteudo[15]~0 (
// Equation(s):
// \RDM|conteudo[15]~0_combout  = (\MEM|ram~25  & (\MEM|ram_rtl_0_bypass [63])) # (!\MEM|ram~25  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [63]),
	.datab(\MEM|ram~25 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[15]~0 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \entrada[15]~input (
	.i(entrada[15]),
	.ibar(gnd),
	.o(\entrada[15]~input_o ));
// synopsys translate_off
defparam \entrada[15]~input .bus_hold = "false";
defparam \entrada[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \muxRDM|Mux0~0 (
// Equation(s):
// \muxRDM|Mux0~0_combout  = (\UC|read~1_combout  & (\entrada[15]~input_o )) # (!\UC|read~1_combout  & ((\ffN|conteudo~q )))

	.dataa(gnd),
	.datab(\entrada[15]~input_o ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux0~0 .lut_mask = 16'hCCF0;
defparam \muxRDM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \RDM|conteudo[15] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[15]~0_combout ),
	.asdata(\muxRDM|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[15] .is_wysiwyg = "true";
defparam \RDM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \RI|conteudo[15] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[15] .is_wysiwyg = "true";
defparam \RI|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \DECOD|Decoder0~0 (
// Equation(s):
// \DECOD|Decoder0~0_combout  = (\RI|conteudo [14] & (!\RI|conteudo [13] & !\RI|conteudo [15]))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(gnd),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~0 .lut_mask = 16'h0022;
defparam \DECOD|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \DECOD|Decoder0~1 (
// Equation(s):
// \DECOD|Decoder0~1_combout  = (\RI|conteudo [11] & (\RI|conteudo [12] & \DECOD|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~1 .lut_mask = 16'hC000;
defparam \DECOD|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \UC|selectREM~1 (
// Equation(s):
// \UC|selectREM~1_combout  = ((\UC|RwriteRDM~0_combout  & ((\DECOD|Decoder0~1_combout ) # (!\UC|selectRDM[1]~2_combout )))) # (!\UC|t0~q )

	.dataa(\DECOD|Decoder0~1_combout ),
	.datab(\UC|t0~q ),
	.datac(\UC|RwriteRDM~0_combout ),
	.datad(\UC|selectRDM[1]~2_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~1 .lut_mask = 16'hB3F3;
defparam \UC|selectREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \UC|selectREM~2 (
// Equation(s):
// \UC|selectREM~2_combout  = (\UC|selectREM~1_combout ) # ((\UC|t3~q  & \UC|selectREM~0_combout ))

	.dataa(\UC|t3~q ),
	.datab(gnd),
	.datac(\UC|selectREM~1_combout ),
	.datad(\UC|selectREM~0_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~2 .lut_mask = 16'hFAF0;
defparam \UC|selectREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \muxREM|q[0]~3 (
// Equation(s):
// \muxREM|q[0]~3_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [0]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [0]))

	.dataa(gnd),
	.datab(\RDM|conteudo [0]),
	.datac(\PC|counter [0]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[0]~3 .lut_mask = 16'hF0CC;
defparam \muxREM|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \REM|conteudo[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[0] .is_wysiwyg = "true";
defparam \REM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000150;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \RDM|conteudo[13]~14 (
// Equation(s):
// \RDM|conteudo[13]~14_combout  = (\MEM|ram~26  & (\MEM|ram_rtl_0_bypass [59])) # (!\MEM|ram~26  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout )))

	.dataa(\MEM|ram~26 ),
	.datab(\MEM|ram_rtl_0_bypass [59]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[13]~14 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \entrada[13]~input (
	.i(entrada[13]),
	.ibar(gnd),
	.o(\entrada[13]~input_o ));
// synopsys translate_off
defparam \entrada[13]~input .bus_hold = "false";
defparam \entrada[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \muxRDM|Mux2~0 (
// Equation(s):
// \muxRDM|Mux2~0_combout  = (\UC|read~1_combout  & (\entrada[13]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [13])))

	.dataa(gnd),
	.datab(\entrada[13]~input_o ),
	.datac(\AC|conteudo [13]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux2~0 .lut_mask = 16'hCCF0;
defparam \muxRDM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \RDM|conteudo[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[13]~14_combout ),
	.asdata(\muxRDM|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[13] .is_wysiwyg = "true";
defparam \RDM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \muxREM|q[13]~0 (
// Equation(s):
// \muxREM|q[13]~0_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [13]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [13]))

	.dataa(\RDM|conteudo [13]),
	.datab(gnd),
	.datac(\PC|counter [13]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[13]~0 .lut_mask = 16'hF0AA;
defparam \muxREM|q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \REM|conteudo[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[13] .is_wysiwyg = "true";
defparam \REM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout  = (!\REM|conteudo [14] & (\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 .lut_mask = 16'h0400;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30 .lut_mask = 16'h0E02;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \RDM|conteudo[10]~11 (
// Equation(s):
// \RDM|conteudo[10]~11_combout  = (\MEM|ram~29  & (\MEM|ram_rtl_0_bypass [53])) # (!\MEM|ram~29  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout )))

	.dataa(\MEM|ram~29 ),
	.datab(\MEM|ram_rtl_0_bypass [53]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[10]~11 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \entrada[10]~input (
	.i(entrada[10]),
	.ibar(gnd),
	.o(\entrada[10]~input_o ));
// synopsys translate_off
defparam \entrada[10]~input .bus_hold = "false";
defparam \entrada[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \muxRDM|Mux5~0 (
// Equation(s):
// \muxRDM|Mux5~0_combout  = (\UC|read~1_combout  & ((\entrada[10]~input_o ))) # (!\UC|read~1_combout  & (\AC|conteudo [10]))

	.dataa(\AC|conteudo [10]),
	.datab(\entrada[10]~input_o ),
	.datac(gnd),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux5~0 .lut_mask = 16'hCCAA;
defparam \muxRDM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \RDM|conteudo[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[10]~11_combout ),
	.asdata(\muxRDM|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[10] .is_wysiwyg = "true";
defparam \RDM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \UC|RwritePC~0 (
// Equation(s):
// \UC|RwritePC~0_combout  = (\UC|t5~q  & (!\RI|conteudo [9] & !\RI|conteudo [10]))

	.dataa(\UC|t5~q ),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwritePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~0 .lut_mask = 16'h000A;
defparam \UC|RwritePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \UC|writePC~2 (
// Equation(s):
// \UC|writePC~2_combout  = (\UC|RwriteAC~6_combout  & ((\UC|RwritePC~1_combout ) # ((!\UC|writePC~0_combout )))) # (!\UC|RwriteAC~6_combout  & (\UC|RwritePC~0_combout  & ((\UC|RwritePC~1_combout ) # (!\UC|writePC~0_combout ))))

	.dataa(\UC|RwriteAC~6_combout ),
	.datab(\UC|RwritePC~1_combout ),
	.datac(\UC|RwritePC~0_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|writePC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~2 .lut_mask = 16'hC8FA;
defparam \UC|writePC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \UC|RincrementPC~0 (
// Equation(s):
// \UC|RincrementPC~0_combout  = (!\RI|conteudo [10] & (\UC|t4~q  & !\RI|conteudo [9]))

	.dataa(gnd),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t4~q ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|RincrementPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RincrementPC~0 .lut_mask = 16'h0030;
defparam \UC|RincrementPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \UC|got0~0 (
// Equation(s):
// \UC|got0~0_combout  = (\RI|conteudo [14] & (!\RI|conteudo [13] & ((!\RI|conteudo [12]) # (!\RI|conteudo [11]))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\UC|got0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~0 .lut_mask = 16'h0070;
defparam \UC|got0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \UC|got0~1 (
// Equation(s):
// \UC|got0~1_combout  = (\RI|conteudo [11] & (((!\ffN|conteudo~q  & !\RI|conteudo [12])))) # (!\RI|conteudo [11] & (!\ffZ|conteudo~q  & ((\RI|conteudo [12]))))

	.dataa(\ffZ|conteudo~q ),
	.datab(\ffN|conteudo~q ),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|got0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~1 .lut_mask = 16'h0530;
defparam \UC|got0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \UC|got0~2 (
// Equation(s):
// \UC|got0~2_combout  = (!\RI|conteudo [10] & (\UC|t3~q  & (\DECOD|Decoder0~0_combout  & \UC|got0~1_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|t3~q ),
	.datac(\DECOD|Decoder0~0_combout ),
	.datad(\UC|got0~1_combout ),
	.cin(gnd),
	.combout(\UC|got0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~2 .lut_mask = 16'h4000;
defparam \UC|got0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \PC|counter[8]~16 (
// Equation(s):
// \PC|counter[8]~16_combout  = (!\UC|got0~2_combout  & ((\RI|conteudo [15]) # ((!\UC|got0~0_combout ) # (!\UC|RwriteRDM~0_combout ))))

	.dataa(\RI|conteudo [15]),
	.datab(\UC|RwriteRDM~0_combout ),
	.datac(\UC|got0~0_combout ),
	.datad(\UC|got0~2_combout ),
	.cin(gnd),
	.combout(\PC|counter[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[8]~16 .lut_mask = 16'h00BF;
defparam \PC|counter[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \PC|counter[8]~45 (
// Equation(s):
// \PC|counter[8]~45_combout  = (\PC|counter[8]~16_combout  & ((\UC|RwriteRDM~2_combout ) # (!\UC|RincrementPC~0_combout )))

	.dataa(\UC|RwriteRDM~2_combout ),
	.datab(gnd),
	.datac(\UC|RincrementPC~0_combout ),
	.datad(\PC|counter[8]~16_combout ),
	.cin(gnd),
	.combout(\PC|counter[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[8]~45 .lut_mask = 16'hAF00;
defparam \PC|counter[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \PC|counter[8]~46 (
// Equation(s):
// \PC|counter[8]~46_combout  = (\UC|writePC~2_combout ) # ((\UC|RwriteRDM~4_combout ) # ((\UC|t1~q ) # (!\PC|counter[8]~45_combout )))

	.dataa(\UC|writePC~2_combout ),
	.datab(\UC|RwriteRDM~4_combout ),
	.datac(\UC|t1~q ),
	.datad(\PC|counter[8]~45_combout ),
	.cin(gnd),
	.combout(\PC|counter[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[8]~46 .lut_mask = 16'hFEFF;
defparam \PC|counter[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \PC|counter[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[10]~37_combout ),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[10] .is_wysiwyg = "true";
defparam \PC|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \PC|counter[11]~39 (
// Equation(s):
// \PC|counter[11]~39_combout  = (\PC|counter [11] & (!\PC|counter[10]~38 )) # (!\PC|counter [11] & ((\PC|counter[10]~38 ) # (GND)))
// \PC|counter[11]~40  = CARRY((!\PC|counter[10]~38 ) # (!\PC|counter [11]))

	.dataa(\PC|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[10]~38 ),
	.combout(\PC|counter[11]~39_combout ),
	.cout(\PC|counter[11]~40 ));
// synopsys translate_off
defparam \PC|counter[11]~39 .lut_mask = 16'h5A5F;
defparam \PC|counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \PC|counter[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[11]~39_combout ),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[11] .is_wysiwyg = "true";
defparam \PC|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \PC|counter[12]~41 (
// Equation(s):
// \PC|counter[12]~41_combout  = (\PC|counter [12] & (\PC|counter[11]~40  $ (GND))) # (!\PC|counter [12] & (!\PC|counter[11]~40  & VCC))
// \PC|counter[12]~42  = CARRY((\PC|counter [12] & !\PC|counter[11]~40 ))

	.dataa(gnd),
	.datab(\PC|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[11]~40 ),
	.combout(\PC|counter[12]~41_combout ),
	.cout(\PC|counter[12]~42 ));
// synopsys translate_off
defparam \PC|counter[12]~41 .lut_mask = 16'hC30C;
defparam \PC|counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \PC|counter[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[12]~41_combout ),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[12] .is_wysiwyg = "true";
defparam \PC|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \PC|counter[13]~43 (
// Equation(s):
// \PC|counter[13]~43_combout  = (\PC|counter [13] & (!\PC|counter[12]~42 )) # (!\PC|counter [13] & ((\PC|counter[12]~42 ) # (GND)))
// \PC|counter[13]~44  = CARRY((!\PC|counter[12]~42 ) # (!\PC|counter [13]))

	.dataa(\PC|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[12]~42 ),
	.combout(\PC|counter[13]~43_combout ),
	.cout(\PC|counter[13]~44 ));
// synopsys translate_off
defparam \PC|counter[13]~43 .lut_mask = 16'h5A5F;
defparam \PC|counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \PC|counter[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[13]~43_combout ),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[13] .is_wysiwyg = "true";
defparam \PC|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \PC|counter[14]~47 (
// Equation(s):
// \PC|counter[14]~47_combout  = (\PC|counter [14] & (\PC|counter[13]~44  $ (GND))) # (!\PC|counter [14] & (!\PC|counter[13]~44  & VCC))
// \PC|counter[14]~48  = CARRY((\PC|counter [14] & !\PC|counter[13]~44 ))

	.dataa(gnd),
	.datab(\PC|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[13]~44 ),
	.combout(\PC|counter[14]~47_combout ),
	.cout(\PC|counter[14]~48 ));
// synopsys translate_off
defparam \PC|counter[14]~47 .lut_mask = 16'hC30C;
defparam \PC|counter[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \PC|counter[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[14]~47_combout ),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[14] .is_wysiwyg = "true";
defparam \PC|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \PC|counter[15]~49 (
// Equation(s):
// \PC|counter[15]~49_combout  = \PC|counter [15] $ (\PC|counter[14]~48 )

	.dataa(\PC|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|counter[14]~48 ),
	.combout(\PC|counter[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[15]~49 .lut_mask = 16'h5A5A;
defparam \PC|counter[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \PC|counter[15] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[15]~49_combout ),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[15] .is_wysiwyg = "true";
defparam \PC|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \muxREM|q[15]~1 (
// Equation(s):
// \muxREM|q[15]~1_combout  = (\UC|selectREM~2_combout  & (\PC|counter [15])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [15])))

	.dataa(gnd),
	.datab(\PC|counter [15]),
	.datac(\RDM|conteudo [15]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[15]~1 .lut_mask = 16'hCCF0;
defparam \muxREM|q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \REM|conteudo[15]~feeder (
// Equation(s):
// \REM|conteudo[15]~feeder_combout  = \muxREM|q[15]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[15]~1_combout ),
	.cin(gnd),
	.combout(\REM|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REM|conteudo[15]~feeder .lut_mask = 16'hFF00;
defparam \REM|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \REM|conteudo[15] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\REM|conteudo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[15] .is_wysiwyg = "true";
defparam \REM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout  = (\REM|conteudo [14] & (\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 .lut_mask = 16'h8000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20 .lut_mask = 16'h0F0C;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \RDM|conteudo[11]~12 (
// Equation(s):
// \RDM|conteudo[11]~12_combout  = (\MEM|ram~27  & (!\MEM|ram_rtl_0_bypass [55])) # (!\MEM|ram~27  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout )))

	.dataa(\MEM|ram~27 ),
	.datab(\MEM|ram_rtl_0_bypass [55]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[11]~12 .lut_mask = 16'h7722;
defparam \RDM|conteudo[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \entrada[11]~input (
	.i(entrada[11]),
	.ibar(gnd),
	.o(\entrada[11]~input_o ));
// synopsys translate_off
defparam \entrada[11]~input .bus_hold = "false";
defparam \entrada[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \muxRDM|Mux4~0 (
// Equation(s):
// \muxRDM|Mux4~0_combout  = (\UC|read~1_combout  & (\entrada[11]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [11])))

	.dataa(gnd),
	.datab(\entrada[11]~input_o ),
	.datac(\AC|conteudo [11]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux4~0 .lut_mask = 16'hCCF0;
defparam \muxRDM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \RDM|conteudo[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[11]~12_combout ),
	.asdata(\muxRDM|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[11] .is_wysiwyg = "true";
defparam \RDM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \RI|conteudo[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[11] .is_wysiwyg = "true";
defparam \RI|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \UC|t1~0 (
// Equation(s):
// \UC|t1~0_combout  = (!\UC|always0~4_combout  & (((!\DECOD|Decoder0~3_combout ) # (!\RI|conteudo [12])) # (!\RI|conteudo [11])))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\DECOD|Decoder0~3_combout ),
	.datad(\UC|always0~4_combout ),
	.cin(gnd),
	.combout(\UC|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~0 .lut_mask = 16'h007F;
defparam \UC|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \UC|t1~1 (
// Equation(s):
// \UC|t1~1_combout  = (!\UC|t0~q  & \UC|t1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~1 .lut_mask = 16'h0F00;
defparam \UC|t1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \UC|t1 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t1 .is_wysiwyg = "true";
defparam \UC|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \UC|t3~0 (
// Equation(s):
// \UC|t3~0_combout  = (\UC|t0~q  & (!\UC|t1~q  & (\UC|t1~0_combout  & \UC|t2~q )))

	.dataa(\UC|t0~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|t1~0_combout ),
	.datad(\UC|t2~q ),
	.cin(gnd),
	.combout(\UC|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t3~0 .lut_mask = 16'h2000;
defparam \UC|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \UC|t3 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t3 .is_wysiwyg = "true";
defparam \UC|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \UC|t4~0 (
// Equation(s):
// \UC|t4~0_combout  = (\UC|t3~q  & \UC|t8~0_combout )

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(gnd),
	.datad(\UC|t8~0_combout ),
	.cin(gnd),
	.combout(\UC|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~0 .lut_mask = 16'hCC00;
defparam \UC|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \UC|t4 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t4 .is_wysiwyg = "true";
defparam \UC|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \UC|t5~1 (
// Equation(s):
// \UC|t5~1_combout  = (\UC|t4~q  & (!\UC|t3~q  & \UC|t8~0_combout ))

	.dataa(\UC|t4~q ),
	.datab(\UC|t3~q ),
	.datac(gnd),
	.datad(\UC|t8~0_combout ),
	.cin(gnd),
	.combout(\UC|t5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t5~1 .lut_mask = 16'h2200;
defparam \UC|t5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \UC|t5 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t5 .is_wysiwyg = "true";
defparam \UC|t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \UC|t6~0 (
// Equation(s):
// \UC|t6~0_combout  = (\UC|t5~q  & (!\UC|t3~q  & (!\UC|t4~q  & \UC|t8~0_combout )))

	.dataa(\UC|t5~q ),
	.datab(\UC|t3~q ),
	.datac(\UC|t4~q ),
	.datad(\UC|t8~0_combout ),
	.cin(gnd),
	.combout(\UC|t6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t6~0 .lut_mask = 16'h0200;
defparam \UC|t6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \UC|t6 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t6 .is_wysiwyg = "true";
defparam \UC|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \UC|t7~1 (
// Equation(s):
// \UC|t7~1_combout  = (\UC|t6~q  & \UC|t7~0_combout )

	.dataa(\UC|t6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~1 .lut_mask = 16'hAA00;
defparam \UC|t7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \UC|t7 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|t7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t7 .is_wysiwyg = "true";
defparam \UC|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \UC|writeREM~0 (
// Equation(s):
// \UC|writeREM~0_combout  = (\RI|conteudo [9] & (\UC|selectREM~0_combout  & ((\UC|t7~q ) # (\UC|t5~q ))))

	.dataa(\RI|conteudo [9]),
	.datab(\UC|t7~q ),
	.datac(\UC|t5~q ),
	.datad(\UC|selectREM~0_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~0 .lut_mask = 16'hA800;
defparam \UC|writeREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \UC|RwriteREM~0 (
// Equation(s):
// \UC|RwriteREM~0_combout  = (\RI|conteudo [10] & (!\RI|conteudo [9] & (!\RI|conteudo [15] & \DECOD|Decoder0~2_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [15]),
	.datad(\DECOD|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UC|RwriteREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteREM~0 .lut_mask = 16'h0200;
defparam \UC|RwriteREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \UC|writeREM~1 (
// Equation(s):
// \UC|writeREM~1_combout  = (\UC|t4~q  & ((\UC|RwriteREM~0_combout ) # ((!\UC|RwriteRDM~2_combout  & \UC|RwritePC~0_combout )))) # (!\UC|t4~q  & (!\UC|RwriteRDM~2_combout  & (\UC|RwritePC~0_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|RwriteRDM~2_combout ),
	.datac(\UC|RwritePC~0_combout ),
	.datad(\UC|RwriteREM~0_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~1 .lut_mask = 16'hBA30;
defparam \UC|writeREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \UC|writeREM~2 (
// Equation(s):
// \UC|writeREM~2_combout  = (\UC|writeREM~0_combout ) # ((\UC|selectREM~2_combout ) # (\UC|writeREM~1_combout ))

	.dataa(\UC|writeREM~0_combout ),
	.datab(gnd),
	.datac(\UC|selectREM~2_combout ),
	.datad(\UC|writeREM~1_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~2 .lut_mask = 16'hFFFA;
defparam \UC|writeREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = (\UC|writeREM~2_combout  & ((\muxREM|q[13]~0_combout ))) # (!\UC|writeREM~2_combout  & (\MEM|ram_rtl_0|auto_generated|addr_store_b [0]))

	.dataa(gnd),
	.datab(\UC|writeREM~2_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.datad(\muxREM|q[13]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 16'hFC30;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D1;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \RDM|conteudo[14]~15 (
// Equation(s):
// \RDM|conteudo[14]~15_combout  = (\MEM|ram~combout  & (!\MEM|ram_rtl_0_bypass [61])) # (!\MEM|ram~combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout )))

	.dataa(\MEM|ram~combout ),
	.datab(\MEM|ram_rtl_0_bypass [61]),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[14]~15 .lut_mask = 16'h7722;
defparam \RDM|conteudo[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \entrada[14]~input (
	.i(entrada[14]),
	.ibar(gnd),
	.o(\entrada[14]~input_o ));
// synopsys translate_off
defparam \entrada[14]~input .bus_hold = "false";
defparam \entrada[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \muxRDM|Mux1~0 (
// Equation(s):
// \muxRDM|Mux1~0_combout  = (\UC|read~1_combout  & (\entrada[14]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [14])))

	.dataa(\entrada[14]~input_o ),
	.datab(\AC|conteudo [14]),
	.datac(gnd),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux1~0 .lut_mask = 16'hAACC;
defparam \muxRDM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \RDM|conteudo[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[14]~15_combout ),
	.asdata(\muxRDM|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[14] .is_wysiwyg = "true";
defparam \RDM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \muxREM|q[14]~2 (
// Equation(s):
// \muxREM|q[14]~2_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [14]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [14]))

	.dataa(\RDM|conteudo [14]),
	.datab(gnd),
	.datac(\PC|counter [14]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[14]~2 .lut_mask = 16'hF0AA;
defparam \muxREM|q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addr_store_b [1])))

	.dataa(gnd),
	.datab(\muxREM|q[14]~2_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \RDM|conteudo[7]~8 (
// Equation(s):
// \RDM|conteudo[7]~8_combout  = (\MEM|ram~32  & (\MEM|ram_rtl_0_bypass [47])) # (!\MEM|ram~32  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [47]),
	.datab(\MEM|ram~32 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[7]~8 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \entrada[7]~input (
	.i(entrada[7]),
	.ibar(gnd),
	.o(\entrada[7]~input_o ));
// synopsys translate_off
defparam \entrada[7]~input .bus_hold = "false";
defparam \entrada[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \muxRDM|Mux8~0 (
// Equation(s):
// \muxRDM|Mux8~0_combout  = (\UC|read~1_combout  & (\entrada[7]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [7])))

	.dataa(gnd),
	.datab(\entrada[7]~input_o ),
	.datac(\UC|read~1_combout ),
	.datad(\AC|conteudo [7]),
	.cin(gnd),
	.combout(\muxRDM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux8~0 .lut_mask = 16'hCFC0;
defparam \muxRDM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \RDM|conteudo[7] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[7]~8_combout ),
	.asdata(\muxRDM|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[7] .is_wysiwyg = "true";
defparam \RDM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \muxREM|q[7]~10 (
// Equation(s):
// \muxREM|q[7]~10_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [7]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [7]))

	.dataa(\RDM|conteudo [7]),
	.datab(gnd),
	.datac(\PC|counter [7]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[7]~10 .lut_mask = 16'hF0AA;
defparam \muxREM|q[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \REM|conteudo[7] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[7] .is_wysiwyg = "true";
defparam \REM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \MEM|ram_rtl_0_bypass[15] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[16]~feeder_combout  = \muxREM|q[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[7]~10_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \MEM|ram_rtl_0_bypass[16] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \MEM|ram_rtl_0_bypass[14] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[13]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[13]~feeder_combout  = \REM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [6]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \MEM|ram_rtl_0_bypass[13] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \MEM|ram~3 (
// Equation(s):
// \MEM|ram~3_combout  = (\MEM|ram_rtl_0_bypass [15] & (\MEM|ram_rtl_0_bypass [16] & (\MEM|ram_rtl_0_bypass [14] $ (!\MEM|ram_rtl_0_bypass [13])))) # (!\MEM|ram_rtl_0_bypass [15] & (!\MEM|ram_rtl_0_bypass [16] & (\MEM|ram_rtl_0_bypass [14] $ 
// (!\MEM|ram_rtl_0_bypass [13]))))

	.dataa(\MEM|ram_rtl_0_bypass [15]),
	.datab(\MEM|ram_rtl_0_bypass [16]),
	.datac(\MEM|ram_rtl_0_bypass [14]),
	.datad(\MEM|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\MEM|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~3 .lut_mask = 16'h9009;
defparam \MEM|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[5]~feeder_combout  = \REM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [2]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \MEM|ram_rtl_0_bypass[5] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[6]~feeder_combout  = \muxREM|q[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \MEM|ram_rtl_0_bypass[6] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \MEM|ram_rtl_0_bypass[8] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \MEM|ram_rtl_0_bypass[7] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \MEM|ram~1 (
// Equation(s):
// \MEM|ram~1_combout  = (\MEM|ram_rtl_0_bypass [5] & (\MEM|ram_rtl_0_bypass [6] & (\MEM|ram_rtl_0_bypass [8] $ (!\MEM|ram_rtl_0_bypass [7])))) # (!\MEM|ram_rtl_0_bypass [5] & (!\MEM|ram_rtl_0_bypass [6] & (\MEM|ram_rtl_0_bypass [8] $ (!\MEM|ram_rtl_0_bypass 
// [7]))))

	.dataa(\MEM|ram_rtl_0_bypass [5]),
	.datab(\MEM|ram_rtl_0_bypass [6]),
	.datac(\MEM|ram_rtl_0_bypass [8]),
	.datad(\MEM|ram_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\MEM|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~1 .lut_mask = 16'h9009;
defparam \MEM|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[3]~feeder_combout  = \REM|conteudo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \MEM|ram_rtl_0_bypass[3] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[1]~feeder_combout  = \REM|conteudo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \MEM|ram_rtl_0_bypass[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \MEM|ram_rtl_0_bypass[4] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[2]~feeder_combout  = \muxREM|q[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[0]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \MEM|ram_rtl_0_bypass[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \MEM|ram~0 (
// Equation(s):
// \MEM|ram~0_combout  = (\MEM|ram_rtl_0_bypass [3] & (\MEM|ram_rtl_0_bypass [4] & (\MEM|ram_rtl_0_bypass [1] $ (!\MEM|ram_rtl_0_bypass [2])))) # (!\MEM|ram_rtl_0_bypass [3] & (!\MEM|ram_rtl_0_bypass [4] & (\MEM|ram_rtl_0_bypass [1] $ (!\MEM|ram_rtl_0_bypass 
// [2]))))

	.dataa(\MEM|ram_rtl_0_bypass [3]),
	.datab(\MEM|ram_rtl_0_bypass [1]),
	.datac(\MEM|ram_rtl_0_bypass [4]),
	.datad(\MEM|ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\MEM|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~0 .lut_mask = 16'h8421;
defparam \MEM|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \MEM|ram_rtl_0_bypass[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \MEM|ram_rtl_0_bypass[11] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \MEM|ram_rtl_0_bypass[10] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[12]~feeder_combout  = \muxREM|q[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[5]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \MEM|ram_rtl_0_bypass[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \MEM|ram~2 (
// Equation(s):
// \MEM|ram~2_combout  = (\MEM|ram_rtl_0_bypass [9] & (\MEM|ram_rtl_0_bypass [10] & (\MEM|ram_rtl_0_bypass [11] $ (!\MEM|ram_rtl_0_bypass [12])))) # (!\MEM|ram_rtl_0_bypass [9] & (!\MEM|ram_rtl_0_bypass [10] & (\MEM|ram_rtl_0_bypass [11] $ 
// (!\MEM|ram_rtl_0_bypass [12]))))

	.dataa(\MEM|ram_rtl_0_bypass [9]),
	.datab(\MEM|ram_rtl_0_bypass [11]),
	.datac(\MEM|ram_rtl_0_bypass [10]),
	.datad(\MEM|ram_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\MEM|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~2 .lut_mask = 16'h8421;
defparam \MEM|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \MEM|ram~4 (
// Equation(s):
// \MEM|ram~4_combout  = (\MEM|ram~3_combout  & (\MEM|ram~1_combout  & (\MEM|ram~0_combout  & \MEM|ram~2_combout )))

	.dataa(\MEM|ram~3_combout ),
	.datab(\MEM|ram~1_combout ),
	.datac(\MEM|ram~0_combout ),
	.datad(\MEM|ram~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~4 .lut_mask = 16'h8000;
defparam \MEM|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \MEM|ram~23 (
// Equation(s):
// \MEM|ram~39  = ((\MEM|ram~4_combout  & (\MEM|ram_rtl_0_bypass [0] & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [34])

	.dataa(\MEM|ram_rtl_0_bypass [34]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram_rtl_0_bypass [0]),
	.datad(\MEM|ram~9_combout ),
	.cin(gnd),
	.combout(\MEM|ram~39 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~23 .lut_mask = 16'hD555;
defparam \MEM|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \RDM|conteudo[0]~1 (
// Equation(s):
// \RDM|conteudo[0]~1_combout  = (\MEM|ram~39  & (\MEM|ram_rtl_0_bypass [33])) # (!\MEM|ram~39  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [33]),
	.datab(\MEM|ram~39 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[0]~1 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \entrada[0]~input (
	.i(entrada[0]),
	.ibar(gnd),
	.o(\entrada[0]~input_o ));
// synopsys translate_off
defparam \entrada[0]~input .bus_hold = "false";
defparam \entrada[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \muxRDM|Mux15~0 (
// Equation(s):
// \muxRDM|Mux15~0_combout  = (\UC|read~1_combout  & ((\entrada[0]~input_o ))) # (!\UC|read~1_combout  & (\AC|conteudo [0]))

	.dataa(\AC|conteudo [0]),
	.datab(\entrada[0]~input_o ),
	.datac(\UC|read~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxRDM|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux15~0 .lut_mask = 16'hCACA;
defparam \muxRDM|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \RDM|conteudo[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[0]~1_combout ),
	.asdata(\muxRDM|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[0] .is_wysiwyg = "true";
defparam \RDM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \PC|counter[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[0]~17_combout ),
	.asdata(\RDM|conteudo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[0] .is_wysiwyg = "true";
defparam \PC|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \PC|counter[1]~19 (
// Equation(s):
// \PC|counter[1]~19_combout  = (\PC|counter [1] & (!\PC|counter[0]~18 )) # (!\PC|counter [1] & ((\PC|counter[0]~18 ) # (GND)))
// \PC|counter[1]~20  = CARRY((!\PC|counter[0]~18 ) # (!\PC|counter [1]))

	.dataa(gnd),
	.datab(\PC|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[0]~18 ),
	.combout(\PC|counter[1]~19_combout ),
	.cout(\PC|counter[1]~20 ));
// synopsys translate_off
defparam \PC|counter[1]~19 .lut_mask = 16'h3C3F;
defparam \PC|counter[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \PC|counter[1] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[1]~19_combout ),
	.asdata(\RDM|conteudo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[1] .is_wysiwyg = "true";
defparam \PC|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \PC|counter[2]~21 (
// Equation(s):
// \PC|counter[2]~21_combout  = (\PC|counter [2] & (\PC|counter[1]~20  $ (GND))) # (!\PC|counter [2] & (!\PC|counter[1]~20  & VCC))
// \PC|counter[2]~22  = CARRY((\PC|counter [2] & !\PC|counter[1]~20 ))

	.dataa(gnd),
	.datab(\PC|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[1]~20 ),
	.combout(\PC|counter[2]~21_combout ),
	.cout(\PC|counter[2]~22 ));
// synopsys translate_off
defparam \PC|counter[2]~21 .lut_mask = 16'hC30C;
defparam \PC|counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \PC|counter[2] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[2]~21_combout ),
	.asdata(\RDM|conteudo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[2] .is_wysiwyg = "true";
defparam \PC|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \PC|counter[3]~23 (
// Equation(s):
// \PC|counter[3]~23_combout  = (\PC|counter [3] & (!\PC|counter[2]~22 )) # (!\PC|counter [3] & ((\PC|counter[2]~22 ) # (GND)))
// \PC|counter[3]~24  = CARRY((!\PC|counter[2]~22 ) # (!\PC|counter [3]))

	.dataa(\PC|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[2]~22 ),
	.combout(\PC|counter[3]~23_combout ),
	.cout(\PC|counter[3]~24 ));
// synopsys translate_off
defparam \PC|counter[3]~23 .lut_mask = 16'h5A5F;
defparam \PC|counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \PC|counter[3] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[3]~23_combout ),
	.asdata(\RDM|conteudo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[3] .is_wysiwyg = "true";
defparam \PC|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \PC|counter[4]~25 (
// Equation(s):
// \PC|counter[4]~25_combout  = (\PC|counter [4] & (\PC|counter[3]~24  $ (GND))) # (!\PC|counter [4] & (!\PC|counter[3]~24  & VCC))
// \PC|counter[4]~26  = CARRY((\PC|counter [4] & !\PC|counter[3]~24 ))

	.dataa(gnd),
	.datab(\PC|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[3]~24 ),
	.combout(\PC|counter[4]~25_combout ),
	.cout(\PC|counter[4]~26 ));
// synopsys translate_off
defparam \PC|counter[4]~25 .lut_mask = 16'hC30C;
defparam \PC|counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \PC|counter[4] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[4]~25_combout ),
	.asdata(\RDM|conteudo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[4] .is_wysiwyg = "true";
defparam \PC|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \PC|counter[5]~27 (
// Equation(s):
// \PC|counter[5]~27_combout  = (\PC|counter [5] & (!\PC|counter[4]~26 )) # (!\PC|counter [5] & ((\PC|counter[4]~26 ) # (GND)))
// \PC|counter[5]~28  = CARRY((!\PC|counter[4]~26 ) # (!\PC|counter [5]))

	.dataa(\PC|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[4]~26 ),
	.combout(\PC|counter[5]~27_combout ),
	.cout(\PC|counter[5]~28 ));
// synopsys translate_off
defparam \PC|counter[5]~27 .lut_mask = 16'h5A5F;
defparam \PC|counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \PC|counter[5] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[5]~27_combout ),
	.asdata(\RDM|conteudo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[5] .is_wysiwyg = "true";
defparam \PC|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \PC|counter[6]~29 (
// Equation(s):
// \PC|counter[6]~29_combout  = (\PC|counter [6] & (\PC|counter[5]~28  $ (GND))) # (!\PC|counter [6] & (!\PC|counter[5]~28  & VCC))
// \PC|counter[6]~30  = CARRY((\PC|counter [6] & !\PC|counter[5]~28 ))

	.dataa(\PC|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[5]~28 ),
	.combout(\PC|counter[6]~29_combout ),
	.cout(\PC|counter[6]~30 ));
// synopsys translate_off
defparam \PC|counter[6]~29 .lut_mask = 16'hA50A;
defparam \PC|counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \PC|counter[6] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[6]~29_combout ),
	.asdata(\RDM|conteudo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[6] .is_wysiwyg = "true";
defparam \PC|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \PC|counter[7]~31 (
// Equation(s):
// \PC|counter[7]~31_combout  = (\PC|counter [7] & (!\PC|counter[6]~30 )) # (!\PC|counter [7] & ((\PC|counter[6]~30 ) # (GND)))
// \PC|counter[7]~32  = CARRY((!\PC|counter[6]~30 ) # (!\PC|counter [7]))

	.dataa(gnd),
	.datab(\PC|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[6]~30 ),
	.combout(\PC|counter[7]~31_combout ),
	.cout(\PC|counter[7]~32 ));
// synopsys translate_off
defparam \PC|counter[7]~31 .lut_mask = 16'h3C3F;
defparam \PC|counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \PC|counter[7] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[7]~31_combout ),
	.asdata(\RDM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[7] .is_wysiwyg = "true";
defparam \PC|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \PC|counter[8]~33 (
// Equation(s):
// \PC|counter[8]~33_combout  = (\PC|counter [8] & (\PC|counter[7]~32  $ (GND))) # (!\PC|counter [8] & (!\PC|counter[7]~32  & VCC))
// \PC|counter[8]~34  = CARRY((\PC|counter [8] & !\PC|counter[7]~32 ))

	.dataa(gnd),
	.datab(\PC|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[7]~32 ),
	.combout(\PC|counter[8]~33_combout ),
	.cout(\PC|counter[8]~34 ));
// synopsys translate_off
defparam \PC|counter[8]~33 .lut_mask = 16'hC30C;
defparam \PC|counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \PC|counter[8] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[8]~33_combout ),
	.asdata(\RDM|conteudo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[8] .is_wysiwyg = "true";
defparam \PC|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \PC|counter[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\PC|counter[9]~35_combout ),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[8]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[9] .is_wysiwyg = "true";
defparam \PC|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \muxREM|q[9]~12 (
// Equation(s):
// \muxREM|q[9]~12_combout  = (\UC|selectREM~2_combout  & (\PC|counter [9])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [9])))

	.dataa(\PC|counter [9]),
	.datab(\RDM|conteudo [9]),
	.datac(\UC|selectREM~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxREM|q[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[9]~12 .lut_mask = 16'hACAC;
defparam \muxREM|q[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \REM|conteudo[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\muxREM|q[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[9] .is_wysiwyg = "true";
defparam \REM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[19]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[19]~feeder_combout  = \REM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REM|conteudo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \MEM|ram_rtl_0_bypass[19] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[20]~feeder_combout  = \muxREM|q[9]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[9]~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \MEM|ram_rtl_0_bypass[20] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \MEM|ram_rtl_0_bypass[18] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[17]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[17]~feeder_combout  = \REM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [8]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \MEM|ram_rtl_0_bypass[17] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \MEM|ram~5 (
// Equation(s):
// \MEM|ram~5_combout  = (\MEM|ram_rtl_0_bypass [19] & (\MEM|ram_rtl_0_bypass [20] & (\MEM|ram_rtl_0_bypass [18] $ (!\MEM|ram_rtl_0_bypass [17])))) # (!\MEM|ram_rtl_0_bypass [19] & (!\MEM|ram_rtl_0_bypass [20] & (\MEM|ram_rtl_0_bypass [18] $ 
// (!\MEM|ram_rtl_0_bypass [17]))))

	.dataa(\MEM|ram_rtl_0_bypass [19]),
	.datab(\MEM|ram_rtl_0_bypass [20]),
	.datac(\MEM|ram_rtl_0_bypass [18]),
	.datad(\MEM|ram_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\MEM|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~5 .lut_mask = 16'h9009;
defparam \MEM|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[28]~feeder_combout  = \muxREM|q[13]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[13]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \MEM|ram_rtl_0_bypass[28] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[25]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[25]~feeder_combout  = \REM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [12]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \MEM|ram_rtl_0_bypass[25] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \MEM|ram_rtl_0_bypass[26] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \MEM|ram_rtl_0_bypass[27] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \MEM|ram~7 (
// Equation(s):
// \MEM|ram~7_combout  = (\MEM|ram_rtl_0_bypass [28] & (\MEM|ram_rtl_0_bypass [27] & (\MEM|ram_rtl_0_bypass [25] $ (!\MEM|ram_rtl_0_bypass [26])))) # (!\MEM|ram_rtl_0_bypass [28] & (!\MEM|ram_rtl_0_bypass [27] & (\MEM|ram_rtl_0_bypass [25] $ 
// (!\MEM|ram_rtl_0_bypass [26]))))

	.dataa(\MEM|ram_rtl_0_bypass [28]),
	.datab(\MEM|ram_rtl_0_bypass [25]),
	.datac(\MEM|ram_rtl_0_bypass [26]),
	.datad(\MEM|ram_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\MEM|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~7 .lut_mask = 16'h8241;
defparam \MEM|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[24]~feeder_combout  = \muxREM|q[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \MEM|ram_rtl_0_bypass[24] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[21]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[21]~feeder_combout  = \REM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [10]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \MEM|ram_rtl_0_bypass[21] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \MEM|ram_rtl_0_bypass[22] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[23]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[23]~feeder_combout  = \REM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [11]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \MEM|ram_rtl_0_bypass[23] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \MEM|ram~6 (
// Equation(s):
// \MEM|ram~6_combout  = (\MEM|ram_rtl_0_bypass [24] & (\MEM|ram_rtl_0_bypass [23] & (\MEM|ram_rtl_0_bypass [21] $ (!\MEM|ram_rtl_0_bypass [22])))) # (!\MEM|ram_rtl_0_bypass [24] & (!\MEM|ram_rtl_0_bypass [23] & (\MEM|ram_rtl_0_bypass [21] $ 
// (!\MEM|ram_rtl_0_bypass [22]))))

	.dataa(\MEM|ram_rtl_0_bypass [24]),
	.datab(\MEM|ram_rtl_0_bypass [21]),
	.datac(\MEM|ram_rtl_0_bypass [22]),
	.datad(\MEM|ram_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\MEM|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~6 .lut_mask = 16'h8241;
defparam \MEM|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[31]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[31]~feeder_combout  = \REM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [15]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \MEM|ram_rtl_0_bypass[31] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[32]~feeder_combout  = \muxREM|q[15]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[15]~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \MEM|ram_rtl_0_bypass[32] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \MEM|ram_rtl_0_bypass[30] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[29]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[29]~feeder_combout  = \REM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \MEM|ram_rtl_0_bypass[29] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \MEM|ram~8 (
// Equation(s):
// \MEM|ram~8_combout  = (\MEM|ram_rtl_0_bypass [31] & (\MEM|ram_rtl_0_bypass [32] & (\MEM|ram_rtl_0_bypass [30] $ (!\MEM|ram_rtl_0_bypass [29])))) # (!\MEM|ram_rtl_0_bypass [31] & (!\MEM|ram_rtl_0_bypass [32] & (\MEM|ram_rtl_0_bypass [30] $ 
// (!\MEM|ram_rtl_0_bypass [29]))))

	.dataa(\MEM|ram_rtl_0_bypass [31]),
	.datab(\MEM|ram_rtl_0_bypass [32]),
	.datac(\MEM|ram_rtl_0_bypass [30]),
	.datad(\MEM|ram_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\MEM|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~8 .lut_mask = 16'h9009;
defparam \MEM|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \MEM|ram~9 (
// Equation(s):
// \MEM|ram~9_combout  = (\MEM|ram~5_combout  & (\MEM|ram~7_combout  & (\MEM|ram~6_combout  & \MEM|ram~8_combout )))

	.dataa(\MEM|ram~5_combout ),
	.datab(\MEM|ram~7_combout ),
	.datac(\MEM|ram~6_combout ),
	.datad(\MEM|ram~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~9 .lut_mask = 16'h8000;
defparam \MEM|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \MEM|ram_rtl_0_bypass[58] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \MEM|ram~12 (
// Equation(s):
// \MEM|ram~28  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~9_combout  & \MEM|ram~4_combout ))) # (!\MEM|ram_rtl_0_bypass [58])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~9_combout ),
	.datac(\MEM|ram_rtl_0_bypass [58]),
	.datad(\MEM|ram~4_combout ),
	.cin(gnd),
	.combout(\MEM|ram~28 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~12 .lut_mask = 16'h8F0F;
defparam \MEM|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000181;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24 .lut_mask = 16'h4450;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \RDM|conteudo[12]~13 (
// Equation(s):
// \RDM|conteudo[12]~13_combout  = (\MEM|ram~28  & (!\MEM|ram_rtl_0_bypass [57])) # (!\MEM|ram~28  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [57]),
	.datab(\MEM|ram~28 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[12]~13 .lut_mask = 16'h7744;
defparam \RDM|conteudo[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \entrada[12]~input (
	.i(entrada[12]),
	.ibar(gnd),
	.o(\entrada[12]~input_o ));
// synopsys translate_off
defparam \entrada[12]~input .bus_hold = "false";
defparam \entrada[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \muxRDM|Mux3~0 (
// Equation(s):
// \muxRDM|Mux3~0_combout  = (\UC|read~1_combout  & (\entrada[12]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [12])))

	.dataa(gnd),
	.datab(\entrada[12]~input_o ),
	.datac(\AC|conteudo [12]),
	.datad(\UC|read~1_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux3~0 .lut_mask = 16'hCCF0;
defparam \muxRDM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \RDM|conteudo[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[12]~13_combout ),
	.asdata(\muxRDM|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[12] .is_wysiwyg = "true";
defparam \RDM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \RI|conteudo[12] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[12] .is_wysiwyg = "true";
defparam \RI|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \UC|RwriteRDM~5 (
// Equation(s):
// \UC|RwriteRDM~5_combout  = (!\RI|conteudo [13] & (\RI|conteudo [11] & (\RI|conteudo [12] $ (!\RI|conteudo [14]))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~5 .lut_mask = 16'h2010;
defparam \UC|RwriteRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \UC|writeMEM~0 (
// Equation(s):
// \UC|writeMEM~0_combout  = (\UC|t4~q  & ((\DECOD|Decoder0~1_combout ) # ((\UC|t6~q  & \DECOD|Decoder0~5_combout )))) # (!\UC|t4~q  & (\UC|t6~q  & (\DECOD|Decoder0~5_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|t6~q ),
	.datac(\DECOD|Decoder0~5_combout ),
	.datad(\DECOD|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UC|writeMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~0 .lut_mask = 16'hEAC0;
defparam \UC|writeMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \UC|writeMEM~1 (
// Equation(s):
// \UC|writeMEM~1_combout  = (\UC|t9~q  & ((\DECOD|Decoder0~1_combout ) # ((\UC|RwriteAC~7_combout  & \UC|writeMEM~0_combout )))) # (!\UC|t9~q  & (\UC|RwriteAC~7_combout  & (\UC|writeMEM~0_combout )))

	.dataa(\UC|t9~q ),
	.datab(\UC|RwriteAC~7_combout ),
	.datac(\UC|writeMEM~0_combout ),
	.datad(\DECOD|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UC|writeMEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~1 .lut_mask = 16'hEAC0;
defparam \UC|writeMEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \UC|writeMEM~2 (
// Equation(s):
// \UC|writeMEM~2_combout  = (\UC|writeMEM~1_combout ) # ((\UC|RwriteRDM~5_combout  & (\UC|RwriteAC~2_combout  & !\RI|conteudo [15])))

	.dataa(\UC|RwriteRDM~5_combout ),
	.datab(\UC|RwriteAC~2_combout ),
	.datac(\RI|conteudo [15]),
	.datad(\UC|writeMEM~1_combout ),
	.cin(gnd),
	.combout(\UC|writeMEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~2 .lut_mask = 16'hFF08;
defparam \UC|writeMEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \MEM|ram_rtl_0_bypass[0] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|writeMEM~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \MEM|ram_rtl_0_bypass[52] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \MEM|ram~14 (
// Equation(s):
// \MEM|ram~30  = ((\MEM|ram_rtl_0_bypass [0] & (\MEM|ram~4_combout  & \MEM|ram~9_combout ))) # (!\MEM|ram_rtl_0_bypass [52])

	.dataa(\MEM|ram_rtl_0_bypass [0]),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM|ram~30 ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~14 .lut_mask = 16'h80FF;
defparam \MEM|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\DEB|saida~clkctrl_outclk ),
	.clk1(\DEB|saida~clkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \RDM|conteudo[9]~10 (
// Equation(s):
// \RDM|conteudo[9]~10_combout  = (\MEM|ram~30  & (!\MEM|ram_rtl_0_bypass [51])) # (!\MEM|ram~30  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout )))

	.dataa(\MEM|ram_rtl_0_bypass [51]),
	.datab(\MEM|ram~30 ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[9]~10 .lut_mask = 16'h7744;
defparam \RDM|conteudo[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \entrada[9]~input (
	.i(entrada[9]),
	.ibar(gnd),
	.o(\entrada[9]~input_o ));
// synopsys translate_off
defparam \entrada[9]~input .bus_hold = "false";
defparam \entrada[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \muxRDM|Mux6~0 (
// Equation(s):
// \muxRDM|Mux6~0_combout  = (\UC|read~1_combout  & (\entrada[9]~input_o )) # (!\UC|read~1_combout  & ((\AC|conteudo [9])))

	.dataa(\entrada[9]~input_o ),
	.datab(\AC|conteudo [9]),
	.datac(\UC|read~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxRDM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux6~0 .lut_mask = 16'hACAC;
defparam \muxRDM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \RDM|conteudo[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\RDM|conteudo[9]~10_combout ),
	.asdata(\muxRDM|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~5_combout ),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[9] .is_wysiwyg = "true";
defparam \RDM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \RI|conteudo[9] (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[9] .is_wysiwyg = "true";
defparam \RI|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \UC|RwriteAC~2 (
// Equation(s):
// \UC|RwriteAC~2_combout  = (!\RI|conteudo [9] & (!\RI|conteudo [10] & \UC|t7~q ))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t7~q ),
	.cin(gnd),
	.combout(\UC|RwriteAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~2 .lut_mask = 16'h0300;
defparam \UC|RwriteAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \UC|always0~0 (
// Equation(s):
// \UC|always0~0_combout  = (\UC|RwriteAC~2_combout  & (((\UC|t6~q  & \UC|RwriteREM~0_combout )) # (!\UC|RwriteRDM~2_combout ))) # (!\UC|RwriteAC~2_combout  & (\UC|t6~q  & ((\UC|RwriteREM~0_combout ))))

	.dataa(\UC|RwriteAC~2_combout ),
	.datab(\UC|t6~q ),
	.datac(\UC|RwriteRDM~2_combout ),
	.datad(\UC|RwriteREM~0_combout ),
	.cin(gnd),
	.combout(\UC|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~0 .lut_mask = 16'hCE0A;
defparam \UC|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \UC|always0~2 (
// Equation(s):
// \UC|always0~2_combout  = (\RI|conteudo [11] & (\RI|conteudo [13] & (\RI|conteudo [12] $ (\RI|conteudo [14])))) # (!\RI|conteudo [11] & ((\RI|conteudo [12] & (\RI|conteudo [14] & \RI|conteudo [13])) # (!\RI|conteudo [12] & (!\RI|conteudo [14] & 
// !\RI|conteudo [13]))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\UC|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~2 .lut_mask = 16'h6801;
defparam \UC|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \UC|always0~3 (
// Equation(s):
// \UC|always0~3_combout  = (\UC|t9~q ) # ((\UC|RwriteAC~5_combout  & ((\UC|always0~2_combout ) # (\RI|conteudo [15]))))

	.dataa(\UC|always0~2_combout ),
	.datab(\UC|t9~q ),
	.datac(\RI|conteudo [15]),
	.datad(\UC|RwriteAC~5_combout ),
	.cin(gnd),
	.combout(\UC|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~3 .lut_mask = 16'hFECC;
defparam \UC|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \UC|always0~1 (
// Equation(s):
// \UC|always0~1_combout  = (\UC|RwritePC~0_combout  & ((\UC|writePC~1_combout ) # ((!\UC|selectRDM[1]~2_combout  & \UC|RwriteAC~3_combout )))) # (!\UC|RwritePC~0_combout  & (!\UC|selectRDM[1]~2_combout  & (\UC|RwriteAC~3_combout )))

	.dataa(\UC|RwritePC~0_combout ),
	.datab(\UC|selectRDM[1]~2_combout ),
	.datac(\UC|RwriteAC~3_combout ),
	.datad(\UC|writePC~1_combout ),
	.cin(gnd),
	.combout(\UC|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~1 .lut_mask = 16'hBA30;
defparam \UC|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \UC|always0~4 (
// Equation(s):
// \UC|always0~4_combout  = (\UC|always0~0_combout ) # ((\UC|always0~3_combout ) # ((\UC|always0~1_combout ) # (!\PC|counter[8]~16_combout )))

	.dataa(\UC|always0~0_combout ),
	.datab(\UC|always0~3_combout ),
	.datac(\UC|always0~1_combout ),
	.datad(\PC|counter[8]~16_combout ),
	.cin(gnd),
	.combout(\UC|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~4 .lut_mask = 16'hFEFF;
defparam \UC|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \UC|t0~0 (
// Equation(s):
// \UC|t0~0_combout  = ((\RI|conteudo [11] & (\RI|conteudo [12] & \DECOD|Decoder0~3_combout ))) # (!\UC|always0~4_combout )

	.dataa(\UC|always0~4_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UC|t0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t0~0 .lut_mask = 16'hD555;
defparam \UC|t0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \UC|t0 (
	.clk(\DEB|saida~clkctrl_outclk ),
	.d(\UC|t0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t0 .is_wysiwyg = "true";
defparam \UC|t0 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B2BCD|estado.s_SOMA~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL .is_wysiwyg = "true";
defparam \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \B2BCD|Add2~0 (
// Equation(s):
// \B2BCD|Add2~0_combout  = \B2BCD|digito_decimal [0] $ (VCC)
// \B2BCD|Add2~1  = CARRY(\B2BCD|digito_decimal [0])

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\B2BCD|Add2~0_combout ),
	.cout(\B2BCD|Add2~1 ));
// synopsys translate_off
defparam \B2BCD|Add2~0 .lut_mask = 16'h33CC;
defparam \B2BCD|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \B2BCD|Add2~4 (
// Equation(s):
// \B2BCD|Add2~4_combout  = (\B2BCD|digito_decimal [2] & (\B2BCD|Add2~3  $ (GND))) # (!\B2BCD|digito_decimal [2] & (!\B2BCD|Add2~3  & VCC))
// \B2BCD|Add2~5  = CARRY((\B2BCD|digito_decimal [2] & !\B2BCD|Add2~3 ))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B2BCD|Add2~3 ),
	.combout(\B2BCD|Add2~4_combout ),
	.cout(\B2BCD|Add2~5 ));
// synopsys translate_off
defparam \B2BCD|Add2~4 .lut_mask = 16'hC30C;
defparam \B2BCD|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \B2BCD|Add2~6 (
// Equation(s):
// \B2BCD|Add2~6_combout  = (\B2BCD|digito_decimal [3] & (!\B2BCD|Add2~5 )) # (!\B2BCD|digito_decimal [3] & ((\B2BCD|Add2~5 ) # (GND)))
// \B2BCD|Add2~7  = CARRY((!\B2BCD|Add2~5 ) # (!\B2BCD|digito_decimal [3]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B2BCD|Add2~5 ),
	.combout(\B2BCD|Add2~6_combout ),
	.cout(\B2BCD|Add2~7 ));
// synopsys translate_off
defparam \B2BCD|Add2~6 .lut_mask = 16'h3C3F;
defparam \B2BCD|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \B2BCD|digito_decimal[3] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|digito_decimal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|digito_decimal[3] .is_wysiwyg = "true";
defparam \B2BCD|digito_decimal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \B2BCD|Add2~8 (
// Equation(s):
// \B2BCD|Add2~8_combout  = \B2BCD|digito_decimal [4] $ (!\B2BCD|Add2~7 )

	.dataa(\B2BCD|digito_decimal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\B2BCD|Add2~7 ),
	.combout(\B2BCD|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Add2~8 .lut_mask = 16'hA5A5;
defparam \B2BCD|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \B2BCD|digito_decimal[4] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|digito_decimal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|digito_decimal[4] .is_wysiwyg = "true";
defparam \B2BCD|digito_decimal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \B2BCD|digito_decimal~1 (
// Equation(s):
// \B2BCD|digito_decimal~1_combout  = (\B2BCD|Add2~0_combout  & ((\B2BCD|digito_decimal [3]) # ((\B2BCD|digito_decimal [4]) # (!\B2BCD|Equal1~0_combout ))))

	.dataa(\B2BCD|Add2~0_combout ),
	.datab(\B2BCD|digito_decimal [3]),
	.datac(\B2BCD|digito_decimal [4]),
	.datad(\B2BCD|Equal1~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|digito_decimal~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|digito_decimal~1 .lut_mask = 16'hA8AA;
defparam \B2BCD|digito_decimal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \B2BCD|digito_decimal[0] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B2BCD|digito_decimal~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|digito_decimal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|digito_decimal[0] .is_wysiwyg = "true";
defparam \B2BCD|digito_decimal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \B2BCD|Add2~2 (
// Equation(s):
// \B2BCD|Add2~2_combout  = (\B2BCD|digito_decimal [1] & (!\B2BCD|Add2~1 )) # (!\B2BCD|digito_decimal [1] & ((\B2BCD|Add2~1 ) # (GND)))
// \B2BCD|Add2~3  = CARRY((!\B2BCD|Add2~1 ) # (!\B2BCD|digito_decimal [1]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B2BCD|Add2~1 ),
	.combout(\B2BCD|Add2~2_combout ),
	.cout(\B2BCD|Add2~3 ));
// synopsys translate_off
defparam \B2BCD|Add2~2 .lut_mask = 16'h3C3F;
defparam \B2BCD|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \B2BCD|digito_decimal[1] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|digito_decimal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|digito_decimal[1] .is_wysiwyg = "true";
defparam \B2BCD|digito_decimal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \B2BCD|digito_decimal~0 (
// Equation(s):
// \B2BCD|digito_decimal~0_combout  = (\B2BCD|Add2~4_combout  & (((\B2BCD|digito_decimal [4]) # (\B2BCD|digito_decimal [3])) # (!\B2BCD|Equal1~0_combout )))

	.dataa(\B2BCD|Add2~4_combout ),
	.datab(\B2BCD|Equal1~0_combout ),
	.datac(\B2BCD|digito_decimal [4]),
	.datad(\B2BCD|digito_decimal [3]),
	.cin(gnd),
	.combout(\B2BCD|digito_decimal~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|digito_decimal~0 .lut_mask = 16'hAAA2;
defparam \B2BCD|digito_decimal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \B2BCD|digito_decimal[2] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|digito_decimal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|digito_decimal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|digito_decimal[2] .is_wysiwyg = "true";
defparam \B2BCD|digito_decimal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \B2BCD|Equal1~0 (
// Equation(s):
// \B2BCD|Equal1~0_combout  = (\B2BCD|digito_decimal [2] & (!\B2BCD|digito_decimal [0] & !\B2BCD|digito_decimal [1]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [2]),
	.datac(\B2BCD|digito_decimal [0]),
	.datad(\B2BCD|digito_decimal [1]),
	.cin(gnd),
	.combout(\B2BCD|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Equal1~0 .lut_mask = 16'h000C;
defparam \B2BCD|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \B2BCD|Equal1~1 (
// Equation(s):
// \B2BCD|Equal1~1_combout  = (\B2BCD|Equal1~0_combout  & (!\B2BCD|digito_decimal [4] & !\B2BCD|digito_decimal [3]))

	.dataa(gnd),
	.datab(\B2BCD|Equal1~0_combout ),
	.datac(\B2BCD|digito_decimal [4]),
	.datad(\B2BCD|digito_decimal [3]),
	.cin(gnd),
	.combout(\B2BCD|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Equal1~1 .lut_mask = 16'h000C;
defparam \B2BCD|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \UC|writeOUT~0 (
// Equation(s):
// \UC|writeOUT~0_combout  = (\DECOD|Decoder0~4_combout  & ((\UC|RwriteAC~6_combout ) # ((\UC|RwriteAC~3_combout ) # (\UC|RwriteAC~2_combout ))))

	.dataa(\UC|RwriteAC~6_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\UC|RwriteAC~2_combout ),
	.datad(\DECOD|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UC|writeOUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT~0 .lut_mask = 16'hFE00;
defparam \UC|writeOUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \B2BCD|i[1]~3 (
// Equation(s):
// \B2BCD|i[1]~3_combout  = \B2BCD|i [1] $ (((\B2BCD|estado.s_VERIFICA_SHIFT~q  & \B2BCD|i [0])))

	.dataa(gnd),
	.datab(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datac(\B2BCD|i [1]),
	.datad(\B2BCD|i [0]),
	.cin(gnd),
	.combout(\B2BCD|i[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|i[1]~3 .lut_mask = 16'h3CF0;
defparam \B2BCD|i[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \B2BCD|i[1] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|i[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|i[1] .is_wysiwyg = "true";
defparam \B2BCD|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \B2BCD|estado~11 (
// Equation(s):
// \B2BCD|estado~11_combout  = (\B2BCD|i [1] & (\B2BCD|estado.s_VERIFICA_SHIFT~q  & \B2BCD|i [0]))

	.dataa(\B2BCD|i [1]),
	.datab(gnd),
	.datac(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datad(\B2BCD|i [0]),
	.cin(gnd),
	.combout(\B2BCD|estado~11_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|estado~11 .lut_mask = 16'hA000;
defparam \B2BCD|estado~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \B2BCD|i[2]~0 (
// Equation(s):
// \B2BCD|i[2]~0_combout  = \B2BCD|i [2] $ (((\B2BCD|estado.s_VERIFICA_SHIFT~q  & (\B2BCD|i [1] & \B2BCD|i [0]))))

	.dataa(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datab(\B2BCD|i [1]),
	.datac(\B2BCD|i [2]),
	.datad(\B2BCD|i [0]),
	.cin(gnd),
	.combout(\B2BCD|i[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|i[2]~0 .lut_mask = 16'h78F0;
defparam \B2BCD|i[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \B2BCD|i[2] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|i[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|i[2] .is_wysiwyg = "true";
defparam \B2BCD|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \B2BCD|i[3]~1 (
// Equation(s):
// \B2BCD|i[3]~1_combout  = \B2BCD|i [3] $ (((\B2BCD|estado~11_combout  & \B2BCD|i [2])))

	.dataa(gnd),
	.datab(\B2BCD|estado~11_combout ),
	.datac(\B2BCD|i [3]),
	.datad(\B2BCD|i [2]),
	.cin(gnd),
	.combout(\B2BCD|i[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|i[3]~1 .lut_mask = 16'h3CF0;
defparam \B2BCD|i[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \B2BCD|i[3] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|i[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|i[3] .is_wysiwyg = "true";
defparam \B2BCD|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \B2BCD|estado~12 (
// Equation(s):
// \B2BCD|estado~12_combout  = (\B2BCD|i [3] & (\B2BCD|estado~11_combout  & \B2BCD|i [2]))

	.dataa(gnd),
	.datab(\B2BCD|i [3]),
	.datac(\B2BCD|estado~11_combout ),
	.datad(\B2BCD|i [2]),
	.cin(gnd),
	.combout(\B2BCD|estado~12_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|estado~12 .lut_mask = 16'hC000;
defparam \B2BCD|estado~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \B2BCD|estado.s_FIM~feeder (
// Equation(s):
// \B2BCD|estado.s_FIM~feeder_combout  = \B2BCD|estado~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B2BCD|estado~12_combout ),
	.cin(gnd),
	.combout(\B2BCD|estado.s_FIM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|estado.s_FIM~feeder .lut_mask = 16'hFF00;
defparam \B2BCD|estado.s_FIM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \B2BCD|estado.s_FIM (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|estado.s_FIM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_FIM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_FIM .is_wysiwyg = "true";
defparam \B2BCD|estado.s_FIM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \B2BCD|Selector35~0 (
// Equation(s):
// \B2BCD|Selector35~0_combout  = (!\B2BCD|estado.s_FIM~q  & ((\B2BCD|estado.s_INATIVO~q ) # ((\DECOD|Decoder0~4_combout  & \UC|writeOUT~combout ))))

	.dataa(\B2BCD|estado.s_FIM~q ),
	.datab(\B2BCD|estado.s_INATIVO~q ),
	.datac(\DECOD|Decoder0~4_combout ),
	.datad(\UC|writeOUT~combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector35~0 .lut_mask = 16'h5444;
defparam \B2BCD|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \B2BCD|estado.s_INATIVO (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B2BCD|Selector35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_INATIVO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_INATIVO .is_wysiwyg = "true";
defparam \B2BCD|estado.s_INATIVO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \B2BCD|Selector36~0 (
// Equation(s):
// \B2BCD|Selector36~0_combout  = (\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q  & ((\B2BCD|Equal1~1_combout ) # ((\UC|writeOUT~0_combout  & !\B2BCD|estado.s_INATIVO~q )))) # (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q  & (((\UC|writeOUT~0_combout  & 
// !\B2BCD|estado.s_INATIVO~q ))))

	.dataa(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.datab(\B2BCD|Equal1~1_combout ),
	.datac(\UC|writeOUT~0_combout ),
	.datad(\B2BCD|estado.s_INATIVO~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector36~0 .lut_mask = 16'h88F8;
defparam \B2BCD|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \B2BCD|estado.s_SHIFT (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_SHIFT .is_wysiwyg = "true";
defparam \B2BCD|estado.s_SHIFT .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \B2BCD|estado.s_VERIFICA_SHIFT (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B2BCD|estado.s_SHIFT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_VERIFICA_SHIFT .is_wysiwyg = "true";
defparam \B2BCD|estado.s_VERIFICA_SHIFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \B2BCD|i[0]~2 (
// Equation(s):
// \B2BCD|i[0]~2_combout  = \B2BCD|estado.s_VERIFICA_SHIFT~q  $ (\B2BCD|i [0])

	.dataa(gnd),
	.datab(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datac(\B2BCD|i [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\B2BCD|i[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|i[0]~2 .lut_mask = 16'h3C3C;
defparam \B2BCD|i[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \B2BCD|i[0] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|i[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|i[0] .is_wysiwyg = "true";
defparam \B2BCD|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \B2BCD|Selector37~0 (
// Equation(s):
// \B2BCD|Selector37~0_combout  = (((!\B2BCD|i [1]) # (!\B2BCD|i [3])) # (!\B2BCD|i [2])) # (!\B2BCD|i [0])

	.dataa(\B2BCD|i [0]),
	.datab(\B2BCD|i [2]),
	.datac(\B2BCD|i [3]),
	.datad(\B2BCD|i [1]),
	.cin(gnd),
	.combout(\B2BCD|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector37~0 .lut_mask = 16'h7FFF;
defparam \B2BCD|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \B2BCD|Selector37~1 (
// Equation(s):
// \B2BCD|Selector37~1_combout  = (\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q  & (((\B2BCD|Selector37~0_combout  & \B2BCD|estado.s_VERIFICA_SHIFT~q )) # (!\B2BCD|Equal1~1_combout ))) # (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q  & 
// (\B2BCD|Selector37~0_combout  & (\B2BCD|estado.s_VERIFICA_SHIFT~q )))

	.dataa(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.datab(\B2BCD|Selector37~0_combout ),
	.datac(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datad(\B2BCD|Equal1~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector37~1 .lut_mask = 16'hC0EA;
defparam \B2BCD|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \B2BCD|estado.s_SOMA (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|estado.s_SOMA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|estado.s_SOMA .is_wysiwyg = "true";
defparam \B2BCD|estado.s_SOMA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \B2BCD|Selector38~1 (
// Equation(s):
// \B2BCD|Selector38~1_combout  = (\B2BCD|estado.s_SOMA~q  & (((\B2BCD|digito_decimal [4]) # (\B2BCD|digito_decimal [3])) # (!\B2BCD|Equal1~0_combout )))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|Equal1~0_combout ),
	.datac(\B2BCD|digito_decimal [4]),
	.datad(\B2BCD|digito_decimal [3]),
	.cin(gnd),
	.combout(\B2BCD|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector38~1 .lut_mask = 16'hAAA2;
defparam \B2BCD|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \B2BCD|Selector48~0 (
// Equation(s):
// \B2BCD|Selector48~0_combout  = (\B2BCD|Selector56~0_combout ) # ((\B2BCD|estado.s_SHIFT~q  & (\B2BCD|r_bcd [8] & !\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|r_bcd [8]),
	.datac(\B2BCD|Selector56~0_combout ),
	.datad(\B2BCD|estado.s_SOMA~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector48~0 .lut_mask = 16'hF0F8;
defparam \B2BCD|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \B2BCD|LessThan0~0 (
// Equation(s):
// \B2BCD|LessThan0~0_combout  = (\B2BCD|Mux2~2_combout  & ((\B2BCD|Mux0~2_combout ) # (\B2BCD|Mux1~2_combout )))

	.dataa(gnd),
	.datab(\B2BCD|Mux0~2_combout ),
	.datac(\B2BCD|Mux2~2_combout ),
	.datad(\B2BCD|Mux1~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|LessThan0~0 .lut_mask = 16'hF0C0;
defparam \B2BCD|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \B2BCD|Selector57~2 (
// Equation(s):
// \B2BCD|Selector57~2_combout  = (!\B2BCD|digito_decimal [4] & (!\B2BCD|digito_decimal [3] & ((\B2BCD|Mux3~2_combout ) # (\B2BCD|LessThan0~0_combout ))))

	.dataa(\B2BCD|digito_decimal [4]),
	.datab(\B2BCD|digito_decimal [3]),
	.datac(\B2BCD|Mux3~2_combout ),
	.datad(\B2BCD|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector57~2 .lut_mask = 16'h1110;
defparam \B2BCD|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \B2BCD|Decoder0~1 (
// Equation(s):
// \B2BCD|Decoder0~1_combout  = (\B2BCD|digito_decimal [1] & (!\B2BCD|digito_decimal [0] & !\B2BCD|digito_decimal [2]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [1]),
	.datac(\B2BCD|digito_decimal [0]),
	.datad(\B2BCD|digito_decimal [2]),
	.cin(gnd),
	.combout(\B2BCD|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Decoder0~1 .lut_mask = 16'h000C;
defparam \B2BCD|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \B2BCD|r_bcd[2]~2 (
// Equation(s):
// \B2BCD|r_bcd[2]~2_combout  = (!\B2BCD|estado.s_VERIFICA_SHIFT~q  & (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q  & \B2BCD|Selector35~0_combout ))

	.dataa(\B2BCD|estado.s_VERIFICA_SHIFT~q ),
	.datab(gnd),
	.datac(\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q ),
	.datad(\B2BCD|Selector35~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|r_bcd[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bcd[2]~2 .lut_mask = 16'h0500;
defparam \B2BCD|r_bcd[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \B2BCD|Selector46~0 (
// Equation(s):
// \B2BCD|Selector46~0_combout  = (\B2BCD|r_bcd[2]~2_combout  & (((\B2BCD|Selector57~2_combout  & \B2BCD|Decoder0~1_combout )) # (!\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|Selector57~2_combout ),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|Decoder0~1_combout ),
	.datad(\B2BCD|r_bcd[2]~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector46~0 .lut_mask = 16'hB300;
defparam \B2BCD|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \B2BCD|r_bcd[9] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector46~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[9] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \B2BCD|Selector47~0 (
// Equation(s):
// \B2BCD|Selector47~0_combout  = (\B2BCD|Selector55~0_combout ) # ((\B2BCD|estado.s_SHIFT~q  & (!\B2BCD|estado.s_SOMA~q  & \B2BCD|r_bcd [9])))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|r_bcd [9]),
	.datad(\B2BCD|Selector55~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector47~0 .lut_mask = 16'hFF20;
defparam \B2BCD|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \B2BCD|r_bcd[10] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector46~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[10] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \B2BCD|Selector46~1 (
// Equation(s):
// \B2BCD|Selector46~1_combout  = (\B2BCD|estado.s_SHIFT~q  & ((\B2BCD|r_bcd [10]) # ((\B2BCD|Decoder0~1_combout  & \B2BCD|Selector50~2_combout )))) # (!\B2BCD|estado.s_SHIFT~q  & (\B2BCD|Decoder0~1_combout  & (\B2BCD|Selector50~2_combout )))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|Decoder0~1_combout ),
	.datac(\B2BCD|Selector50~2_combout ),
	.datad(\B2BCD|r_bcd [10]),
	.cin(gnd),
	.combout(\B2BCD|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector46~1 .lut_mask = 16'hEAC0;
defparam \B2BCD|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \B2BCD|Selector46~2 (
// Equation(s):
// \B2BCD|Selector46~2_combout  = (\B2BCD|Selector46~1_combout ) # ((!\B2BCD|Selector46~0_combout  & \B2BCD|r_bcd [11]))

	.dataa(\B2BCD|Selector46~0_combout ),
	.datab(gnd),
	.datac(\B2BCD|r_bcd [11]),
	.datad(\B2BCD|Selector46~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector46~2 .lut_mask = 16'hFF50;
defparam \B2BCD|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \B2BCD|r_bcd[11] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[11] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \B2BCD|Selector45~0 (
// Equation(s):
// \B2BCD|Selector45~0_combout  = (\B2BCD|estado.s_SOMA~q  & (((!\B2BCD|Mux0~2_combout )))) # (!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & (\B2BCD|r_bcd [11])))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|r_bcd [11]),
	.datad(\B2BCD|Mux0~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector45~0 .lut_mask = 16'h40EA;
defparam \B2BCD|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \B2BCD|Decoder0~2 (
// Equation(s):
// \B2BCD|Decoder0~2_combout  = (\B2BCD|digito_decimal [0] & (!\B2BCD|digito_decimal [2] & \B2BCD|digito_decimal [1]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|digito_decimal [2]),
	.datad(\B2BCD|digito_decimal [1]),
	.cin(gnd),
	.combout(\B2BCD|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Decoder0~2 .lut_mask = 16'h0C00;
defparam \B2BCD|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \B2BCD|Selector42~0 (
// Equation(s):
// \B2BCD|Selector42~0_combout  = (\B2BCD|r_bcd[2]~2_combout  & (((\B2BCD|Decoder0~2_combout  & \B2BCD|Selector57~2_combout )) # (!\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|Decoder0~2_combout ),
	.datab(\B2BCD|r_bcd[2]~2_combout ),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|Selector57~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector42~0 .lut_mask = 16'h8C0C;
defparam \B2BCD|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \B2BCD|r_bcd[12] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector42~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[12] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \B2BCD|Selector44~0 (
// Equation(s):
// \B2BCD|Selector44~0_combout  = (\B2BCD|Selector56~0_combout ) # ((!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [12])))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|Selector56~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector44~0 .lut_mask = 16'hFF40;
defparam \B2BCD|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \B2BCD|r_bcd[13] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector42~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[13] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \B2BCD|Selector43~0 (
// Equation(s):
// \B2BCD|Selector43~0_combout  = (\B2BCD|Selector55~0_combout ) # ((\B2BCD|r_bcd [13] & (\B2BCD|estado.s_SHIFT~q  & !\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|Selector55~0_combout ),
	.datad(\B2BCD|estado.s_SOMA~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector43~0 .lut_mask = 16'hF0F8;
defparam \B2BCD|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \B2BCD|r_bcd[14] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector42~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[14] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \B2BCD|Selector55~1 (
// Equation(s):
// \B2BCD|Selector55~1_combout  = (\B2BCD|Selector55~0_combout ) # ((!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [1])))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|r_bcd [1]),
	.datad(\B2BCD|Selector55~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector55~1 .lut_mask = 16'hFF40;
defparam \B2BCD|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \B2BCD|r_bcd[2]~1 (
// Equation(s):
// \B2BCD|r_bcd[2]~1_combout  = (\B2BCD|digito_decimal [1]) # ((\B2BCD|digito_decimal [0]) # (\B2BCD|digito_decimal [2]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [1]),
	.datac(\B2BCD|digito_decimal [0]),
	.datad(\B2BCD|digito_decimal [2]),
	.cin(gnd),
	.combout(\B2BCD|r_bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bcd[2]~1 .lut_mask = 16'hFFFC;
defparam \B2BCD|r_bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \B2BCD|Selector57~3 (
// Equation(s):
// \B2BCD|Selector57~3_combout  = (\B2BCD|r_bcd[2]~2_combout  & (((!\B2BCD|r_bcd[2]~1_combout  & \B2BCD|Selector57~2_combout )) # (!\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|r_bcd[2]~1_combout ),
	.datac(\B2BCD|Selector57~2_combout ),
	.datad(\B2BCD|r_bcd[2]~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector57~3 .lut_mask = 16'h7500;
defparam \B2BCD|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \B2BCD|r_bcd[2] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector57~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[2] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \B2BCD|Selector54~0 (
// Equation(s):
// \B2BCD|Selector54~0_combout  = (!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [2]))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(gnd),
	.datac(\B2BCD|estado.s_SHIFT~q ),
	.datad(\B2BCD|r_bcd [2]),
	.cin(gnd),
	.combout(\B2BCD|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector54~0 .lut_mask = 16'h5000;
defparam \B2BCD|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \B2BCD|Selector54~1 (
// Equation(s):
// \B2BCD|Selector54~1_combout  = (\B2BCD|Selector54~0_combout ) # ((\B2BCD|estado.s_SOMA~q  & (\B2BCD|LessThan0~0_combout  $ (\B2BCD|Mux3~2_combout ))))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|LessThan0~0_combout ),
	.datac(\B2BCD|Selector54~0_combout ),
	.datad(\B2BCD|Mux3~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector54~1 .lut_mask = 16'hF2F8;
defparam \B2BCD|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \B2BCD|r_bcd[3] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector57~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[3] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \B2BCD|Selector53~0 (
// Equation(s):
// \B2BCD|Selector53~0_combout  = (\B2BCD|estado.s_SOMA~q  & (((!\B2BCD|Mux0~2_combout )))) # (!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & (\B2BCD|r_bcd [3])))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|r_bcd [3]),
	.datac(\B2BCD|Mux0~2_combout ),
	.datad(\B2BCD|estado.s_SOMA~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector53~0 .lut_mask = 16'h0F88;
defparam \B2BCD|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \B2BCD|Decoder0~0 (
// Equation(s):
// \B2BCD|Decoder0~0_combout  = (\B2BCD|digito_decimal [0] & (!\B2BCD|digito_decimal [2] & !\B2BCD|digito_decimal [1]))

	.dataa(gnd),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|digito_decimal [2]),
	.datad(\B2BCD|digito_decimal [1]),
	.cin(gnd),
	.combout(\B2BCD|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Decoder0~0 .lut_mask = 16'h000C;
defparam \B2BCD|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \B2BCD|Selector50~0 (
// Equation(s):
// \B2BCD|Selector50~0_combout  = (\B2BCD|r_bcd[2]~2_combout  & (((\B2BCD|Decoder0~0_combout  & \B2BCD|Selector57~2_combout )) # (!\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|Decoder0~0_combout ),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|Selector57~2_combout ),
	.datad(\B2BCD|r_bcd[2]~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector50~0 .lut_mask = 16'hB300;
defparam \B2BCD|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \B2BCD|r_bcd[4] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[4] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \B2BCD|Selector52~0 (
// Equation(s):
// \B2BCD|Selector52~0_combout  = (\B2BCD|Selector56~0_combout ) # ((\B2BCD|r_bcd [4] & (!\B2BCD|estado.s_SOMA~q  & \B2BCD|estado.s_SHIFT~q )))

	.dataa(\B2BCD|r_bcd [4]),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|estado.s_SHIFT~q ),
	.datad(\B2BCD|Selector56~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector52~0 .lut_mask = 16'hFF20;
defparam \B2BCD|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \B2BCD|r_bcd[5] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[5] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \B2BCD|Selector51~0 (
// Equation(s):
// \B2BCD|Selector51~0_combout  = (\B2BCD|Selector55~0_combout ) # ((\B2BCD|r_bcd [5] & (!\B2BCD|estado.s_SOMA~q  & \B2BCD|estado.s_SHIFT~q )))

	.dataa(\B2BCD|r_bcd [5]),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|Selector55~0_combout ),
	.datad(\B2BCD|estado.s_SHIFT~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector51~0 .lut_mask = 16'hF2F0;
defparam \B2BCD|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \B2BCD|r_bcd[6] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[6] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \B2BCD|Mux2~0 (
// Equation(s):
// \B2BCD|Mux2~0_combout  = (\B2BCD|digito_decimal [0] & ((\B2BCD|r_bcd [6]) # ((\B2BCD|digito_decimal [1])))) # (!\B2BCD|digito_decimal [0] & (((!\B2BCD|digito_decimal [1] & \B2BCD|r_bcd [2]))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|digito_decimal [1]),
	.datad(\B2BCD|r_bcd [2]),
	.cin(gnd),
	.combout(\B2BCD|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux2~0 .lut_mask = 16'hCBC8;
defparam \B2BCD|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \B2BCD|Mux2~1 (
// Equation(s):
// \B2BCD|Mux2~1_combout  = (\B2BCD|digito_decimal [1] & ((\B2BCD|Mux2~0_combout  & ((\B2BCD|r_bcd [14]))) # (!\B2BCD|Mux2~0_combout  & (\B2BCD|r_bcd [10])))) # (!\B2BCD|digito_decimal [1] & (((\B2BCD|Mux2~0_combout ))))

	.dataa(\B2BCD|digito_decimal [1]),
	.datab(\B2BCD|r_bcd [10]),
	.datac(\B2BCD|r_bcd [14]),
	.datad(\B2BCD|Mux2~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux2~1 .lut_mask = 16'hF588;
defparam \B2BCD|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \B2BCD|Mux2~2 (
// Equation(s):
// \B2BCD|Mux2~2_combout  = (\B2BCD|digito_decimal [2] & (\B2BCD|r_bcd [18] & (\B2BCD|Equal1~0_combout ))) # (!\B2BCD|digito_decimal [2] & ((\B2BCD|Mux2~1_combout ) # ((\B2BCD|r_bcd [18] & \B2BCD|Equal1~0_combout ))))

	.dataa(\B2BCD|digito_decimal [2]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|Equal1~0_combout ),
	.datad(\B2BCD|Mux2~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux2~2 .lut_mask = 16'hD5C0;
defparam \B2BCD|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \B2BCD|Selector55~0 (
// Equation(s):
// \B2BCD|Selector55~0_combout  = (\B2BCD|estado.s_SOMA~q  & (\B2BCD|Mux2~2_combout  $ (((\B2BCD|Mux0~2_combout ) # (\B2BCD|Mux1~2_combout )))))

	.dataa(\B2BCD|Mux2~2_combout ),
	.datab(\B2BCD|Mux0~2_combout ),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|Mux1~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector55~0 .lut_mask = 16'h5060;
defparam \B2BCD|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \B2BCD|Selector39~0 (
// Equation(s):
// \B2BCD|Selector39~0_combout  = (\B2BCD|Selector55~0_combout ) # ((\B2BCD|r_bcd [17] & (\B2BCD|estado.s_SHIFT~q  & !\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|Selector55~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector39~0 .lut_mask = 16'hFF08;
defparam \B2BCD|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \B2BCD|r_bcd[18]~3 (
// Equation(s):
// \B2BCD|r_bcd[18]~3_combout  = (\B2BCD|r_bcd[2]~2_combout  & (((\B2BCD|Equal1~0_combout  & \B2BCD|Selector57~2_combout )) # (!\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|Equal1~0_combout ),
	.datac(\B2BCD|Selector57~2_combout ),
	.datad(\B2BCD|r_bcd[2]~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|r_bcd[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bcd[18]~3 .lut_mask = 16'hD500;
defparam \B2BCD|r_bcd[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \B2BCD|r_bcd[18] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|r_bcd[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [18]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[18] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \B2BCD|Selector38~0 (
// Equation(s):
// \B2BCD|Selector38~0_combout  = (\B2BCD|estado.s_SHIFT~q  & ((\B2BCD|r_bcd [18]) # ((\B2BCD|Equal1~0_combout  & \B2BCD|Selector50~2_combout )))) # (!\B2BCD|estado.s_SHIFT~q  & (\B2BCD|Equal1~0_combout  & (\B2BCD|Selector50~2_combout )))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|Equal1~0_combout ),
	.datac(\B2BCD|Selector50~2_combout ),
	.datad(\B2BCD|r_bcd [18]),
	.cin(gnd),
	.combout(\B2BCD|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector38~0 .lut_mask = 16'hEAC0;
defparam \B2BCD|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \B2BCD|Selector38~2 (
// Equation(s):
// \B2BCD|Selector38~2_combout  = (\B2BCD|Selector38~0_combout ) # ((\B2BCD|r_bcd [19] & ((\B2BCD|Selector38~1_combout ) # (!\B2BCD|r_bcd[2]~2_combout ))))

	.dataa(\B2BCD|Selector38~1_combout ),
	.datab(\B2BCD|Selector38~0_combout ),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd[2]~2_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector38~2 .lut_mask = 16'hECFC;
defparam \B2BCD|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \B2BCD|r_bcd[19] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [19]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[19] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \B2BCD|Selector42~1 (
// Equation(s):
// \B2BCD|Selector42~1_combout  = (\B2BCD|Decoder0~2_combout  & ((\B2BCD|Selector50~2_combout ) # ((\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [14])))) # (!\B2BCD|Decoder0~2_combout  & (((\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [14]))))

	.dataa(\B2BCD|Decoder0~2_combout ),
	.datab(\B2BCD|Selector50~2_combout ),
	.datac(\B2BCD|estado.s_SHIFT~q ),
	.datad(\B2BCD|r_bcd [14]),
	.cin(gnd),
	.combout(\B2BCD|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector42~1 .lut_mask = 16'hF888;
defparam \B2BCD|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \B2BCD|Selector42~2 (
// Equation(s):
// \B2BCD|Selector42~2_combout  = (\B2BCD|Selector42~1_combout ) # ((\B2BCD|r_bcd [15] & !\B2BCD|Selector42~0_combout ))

	.dataa(\B2BCD|Selector42~1_combout ),
	.datab(gnd),
	.datac(\B2BCD|r_bcd [15]),
	.datad(\B2BCD|Selector42~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector42~2 .lut_mask = 16'hAAFA;
defparam \B2BCD|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \B2BCD|r_bcd[15] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[15] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \B2BCD|Mux3~0 (
// Equation(s):
// \B2BCD|Mux3~0_combout  = (\B2BCD|digito_decimal [1] & ((\B2BCD|r_bcd [11]) # ((\B2BCD|digito_decimal [0])))) # (!\B2BCD|digito_decimal [1] & (((!\B2BCD|digito_decimal [0] & \B2BCD|r_bcd [3]))))

	.dataa(\B2BCD|digito_decimal [1]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|digito_decimal [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\B2BCD|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux3~0 .lut_mask = 16'hADA8;
defparam \B2BCD|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \B2BCD|Mux3~1 (
// Equation(s):
// \B2BCD|Mux3~1_combout  = (\B2BCD|digito_decimal [0] & ((\B2BCD|Mux3~0_combout  & (\B2BCD|r_bcd [15])) # (!\B2BCD|Mux3~0_combout  & ((\B2BCD|r_bcd [7]))))) # (!\B2BCD|digito_decimal [0] & (((\B2BCD|Mux3~0_combout ))))

	.dataa(\B2BCD|digito_decimal [0]),
	.datab(\B2BCD|r_bcd [15]),
	.datac(\B2BCD|r_bcd [7]),
	.datad(\B2BCD|Mux3~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux3~1 .lut_mask = 16'hDDA0;
defparam \B2BCD|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \B2BCD|Mux3~2 (
// Equation(s):
// \B2BCD|Mux3~2_combout  = (\B2BCD|r_bcd [19] & ((\B2BCD|Equal1~0_combout ) # ((!\B2BCD|digito_decimal [2] & \B2BCD|Mux3~1_combout )))) # (!\B2BCD|r_bcd [19] & (!\B2BCD|digito_decimal [2] & ((\B2BCD|Mux3~1_combout ))))

	.dataa(\B2BCD|r_bcd [19]),
	.datab(\B2BCD|digito_decimal [2]),
	.datac(\B2BCD|Equal1~0_combout ),
	.datad(\B2BCD|Mux3~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux3~2 .lut_mask = 16'hB3A0;
defparam \B2BCD|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \B2BCD|Selector50~1 (
// Equation(s):
// \B2BCD|Selector50~1_combout  = (\B2BCD|estado.s_SOMA~q  & !\B2BCD|digito_decimal [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|digito_decimal [3]),
	.cin(gnd),
	.combout(\B2BCD|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector50~1 .lut_mask = 16'h00F0;
defparam \B2BCD|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \B2BCD|Selector50~2 (
// Equation(s):
// \B2BCD|Selector50~2_combout  = (!\B2BCD|digito_decimal [4] & (\B2BCD|Selector50~1_combout  & (\B2BCD|Mux3~2_combout  $ (\B2BCD|LessThan0~0_combout ))))

	.dataa(\B2BCD|digito_decimal [4]),
	.datab(\B2BCD|Mux3~2_combout ),
	.datac(\B2BCD|Selector50~1_combout ),
	.datad(\B2BCD|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector50~2 .lut_mask = 16'h1040;
defparam \B2BCD|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \B2BCD|Selector50~3 (
// Equation(s):
// \B2BCD|Selector50~3_combout  = (\B2BCD|Selector50~2_combout  & ((\B2BCD|Decoder0~0_combout ) # ((\B2BCD|r_bcd [6] & \B2BCD|estado.s_SHIFT~q )))) # (!\B2BCD|Selector50~2_combout  & (\B2BCD|r_bcd [6] & ((\B2BCD|estado.s_SHIFT~q ))))

	.dataa(\B2BCD|Selector50~2_combout ),
	.datab(\B2BCD|r_bcd [6]),
	.datac(\B2BCD|Decoder0~0_combout ),
	.datad(\B2BCD|estado.s_SHIFT~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector50~3 .lut_mask = 16'hECA0;
defparam \B2BCD|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \B2BCD|Selector50~4 (
// Equation(s):
// \B2BCD|Selector50~4_combout  = (\B2BCD|Selector50~3_combout ) # ((\B2BCD|r_bcd [7] & !\B2BCD|Selector50~0_combout ))

	.dataa(gnd),
	.datab(\B2BCD|Selector50~3_combout ),
	.datac(\B2BCD|r_bcd [7]),
	.datad(\B2BCD|Selector50~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector50~4_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector50~4 .lut_mask = 16'hCCFC;
defparam \B2BCD|Selector50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \B2BCD|r_bcd[7] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector50~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[7] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \B2BCD|Selector49~0 (
// Equation(s):
// \B2BCD|Selector49~0_combout  = (\B2BCD|estado.s_SOMA~q  & (((!\B2BCD|Mux0~2_combout )))) # (!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & ((\B2BCD|r_bcd [7]))))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\B2BCD|Mux0~2_combout ),
	.datac(\B2BCD|r_bcd [7]),
	.datad(\B2BCD|estado.s_SOMA~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector49~0 .lut_mask = 16'h33A0;
defparam \B2BCD|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \B2BCD|r_bcd[8] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector46~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[8] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \B2BCD|Selector19~0 (
// Equation(s):
// \B2BCD|Selector19~0_combout  = (\B2BCD|estado.s_INATIVO~q  & (\B2BCD|estado.s_SHIFT~q )) # (!\B2BCD|estado.s_INATIVO~q  & (((\DECOD|Decoder0~4_combout  & \UC|writeOUT~combout ))))

	.dataa(\B2BCD|estado.s_SHIFT~q ),
	.datab(\DECOD|Decoder0~4_combout ),
	.datac(\B2BCD|estado.s_INATIVO~q ),
	.datad(\UC|writeOUT~combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector19~0 .lut_mask = 16'hACA0;
defparam \B2BCD|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \CompSinMag|Add0~1 (
// Equation(s):
// \CompSinMag|Add0~1_cout  = CARRY(!\RDM|conteudo [0])

	.dataa(\RDM|conteudo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CompSinMag|Add0~1_cout ));
// synopsys translate_off
defparam \CompSinMag|Add0~1 .lut_mask = 16'h0055;
defparam \CompSinMag|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \CompSinMag|Add0~2 (
// Equation(s):
// \CompSinMag|Add0~2_combout  = (\RDM|conteudo [1] & ((\CompSinMag|Add0~1_cout ) # (GND))) # (!\RDM|conteudo [1] & (!\CompSinMag|Add0~1_cout ))
// \CompSinMag|Add0~3  = CARRY((\RDM|conteudo [1]) # (!\CompSinMag|Add0~1_cout ))

	.dataa(gnd),
	.datab(\RDM|conteudo [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~1_cout ),
	.combout(\CompSinMag|Add0~2_combout ),
	.cout(\CompSinMag|Add0~3 ));
// synopsys translate_off
defparam \CompSinMag|Add0~2 .lut_mask = 16'hC3CF;
defparam \CompSinMag|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \CompSinMag|Add0~4 (
// Equation(s):
// \CompSinMag|Add0~4_combout  = (\RDM|conteudo [2] & (!\CompSinMag|Add0~3  & VCC)) # (!\RDM|conteudo [2] & (\CompSinMag|Add0~3  $ (GND)))
// \CompSinMag|Add0~5  = CARRY((!\RDM|conteudo [2] & !\CompSinMag|Add0~3 ))

	.dataa(\RDM|conteudo [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~3 ),
	.combout(\CompSinMag|Add0~4_combout ),
	.cout(\CompSinMag|Add0~5 ));
// synopsys translate_off
defparam \CompSinMag|Add0~4 .lut_mask = 16'h5A05;
defparam \CompSinMag|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \CompSinMag|Add0~6 (
// Equation(s):
// \CompSinMag|Add0~6_combout  = (\RDM|conteudo [3] & ((\CompSinMag|Add0~5 ) # (GND))) # (!\RDM|conteudo [3] & (!\CompSinMag|Add0~5 ))
// \CompSinMag|Add0~7  = CARRY((\RDM|conteudo [3]) # (!\CompSinMag|Add0~5 ))

	.dataa(\RDM|conteudo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~5 ),
	.combout(\CompSinMag|Add0~6_combout ),
	.cout(\CompSinMag|Add0~7 ));
// synopsys translate_off
defparam \CompSinMag|Add0~6 .lut_mask = 16'hA5AF;
defparam \CompSinMag|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \CompSinMag|Add0~8 (
// Equation(s):
// \CompSinMag|Add0~8_combout  = (\RDM|conteudo [4] & (!\CompSinMag|Add0~7  & VCC)) # (!\RDM|conteudo [4] & (\CompSinMag|Add0~7  $ (GND)))
// \CompSinMag|Add0~9  = CARRY((!\RDM|conteudo [4] & !\CompSinMag|Add0~7 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~7 ),
	.combout(\CompSinMag|Add0~8_combout ),
	.cout(\CompSinMag|Add0~9 ));
// synopsys translate_off
defparam \CompSinMag|Add0~8 .lut_mask = 16'h3C03;
defparam \CompSinMag|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \CompSinMag|Add0~10 (
// Equation(s):
// \CompSinMag|Add0~10_combout  = (\RDM|conteudo [5] & ((\CompSinMag|Add0~9 ) # (GND))) # (!\RDM|conteudo [5] & (!\CompSinMag|Add0~9 ))
// \CompSinMag|Add0~11  = CARRY((\RDM|conteudo [5]) # (!\CompSinMag|Add0~9 ))

	.dataa(\RDM|conteudo [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~9 ),
	.combout(\CompSinMag|Add0~10_combout ),
	.cout(\CompSinMag|Add0~11 ));
// synopsys translate_off
defparam \CompSinMag|Add0~10 .lut_mask = 16'hA5AF;
defparam \CompSinMag|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \CompSinMag|Add0~12 (
// Equation(s):
// \CompSinMag|Add0~12_combout  = (\RDM|conteudo [6] & (!\CompSinMag|Add0~11  & VCC)) # (!\RDM|conteudo [6] & (\CompSinMag|Add0~11  $ (GND)))
// \CompSinMag|Add0~13  = CARRY((!\RDM|conteudo [6] & !\CompSinMag|Add0~11 ))

	.dataa(\RDM|conteudo [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~11 ),
	.combout(\CompSinMag|Add0~12_combout ),
	.cout(\CompSinMag|Add0~13 ));
// synopsys translate_off
defparam \CompSinMag|Add0~12 .lut_mask = 16'h5A05;
defparam \CompSinMag|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \CompSinMag|Add0~14 (
// Equation(s):
// \CompSinMag|Add0~14_combout  = (\RDM|conteudo [7] & ((\CompSinMag|Add0~13 ) # (GND))) # (!\RDM|conteudo [7] & (!\CompSinMag|Add0~13 ))
// \CompSinMag|Add0~15  = CARRY((\RDM|conteudo [7]) # (!\CompSinMag|Add0~13 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~13 ),
	.combout(\CompSinMag|Add0~14_combout ),
	.cout(\CompSinMag|Add0~15 ));
// synopsys translate_off
defparam \CompSinMag|Add0~14 .lut_mask = 16'hC3CF;
defparam \CompSinMag|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \CompSinMag|Add0~16 (
// Equation(s):
// \CompSinMag|Add0~16_combout  = (\RDM|conteudo [8] & (!\CompSinMag|Add0~15  & VCC)) # (!\RDM|conteudo [8] & (\CompSinMag|Add0~15  $ (GND)))
// \CompSinMag|Add0~17  = CARRY((!\RDM|conteudo [8] & !\CompSinMag|Add0~15 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~15 ),
	.combout(\CompSinMag|Add0~16_combout ),
	.cout(\CompSinMag|Add0~17 ));
// synopsys translate_off
defparam \CompSinMag|Add0~16 .lut_mask = 16'h3C03;
defparam \CompSinMag|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \CompSinMag|Add0~18 (
// Equation(s):
// \CompSinMag|Add0~18_combout  = (\RDM|conteudo [9] & ((\CompSinMag|Add0~17 ) # (GND))) # (!\RDM|conteudo [9] & (!\CompSinMag|Add0~17 ))
// \CompSinMag|Add0~19  = CARRY((\RDM|conteudo [9]) # (!\CompSinMag|Add0~17 ))

	.dataa(\RDM|conteudo [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~17 ),
	.combout(\CompSinMag|Add0~18_combout ),
	.cout(\CompSinMag|Add0~19 ));
// synopsys translate_off
defparam \CompSinMag|Add0~18 .lut_mask = 16'hA5AF;
defparam \CompSinMag|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \CompSinMag|Add0~20 (
// Equation(s):
// \CompSinMag|Add0~20_combout  = (\RDM|conteudo [10] & (!\CompSinMag|Add0~19  & VCC)) # (!\RDM|conteudo [10] & (\CompSinMag|Add0~19  $ (GND)))
// \CompSinMag|Add0~21  = CARRY((!\RDM|conteudo [10] & !\CompSinMag|Add0~19 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~19 ),
	.combout(\CompSinMag|Add0~20_combout ),
	.cout(\CompSinMag|Add0~21 ));
// synopsys translate_off
defparam \CompSinMag|Add0~20 .lut_mask = 16'h3C03;
defparam \CompSinMag|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \CompSinMag|Add0~22 (
// Equation(s):
// \CompSinMag|Add0~22_combout  = (\RDM|conteudo [11] & ((\CompSinMag|Add0~21 ) # (GND))) # (!\RDM|conteudo [11] & (!\CompSinMag|Add0~21 ))
// \CompSinMag|Add0~23  = CARRY((\RDM|conteudo [11]) # (!\CompSinMag|Add0~21 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~21 ),
	.combout(\CompSinMag|Add0~22_combout ),
	.cout(\CompSinMag|Add0~23 ));
// synopsys translate_off
defparam \CompSinMag|Add0~22 .lut_mask = 16'hC3CF;
defparam \CompSinMag|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \CompSinMag|Add0~24 (
// Equation(s):
// \CompSinMag|Add0~24_combout  = (\RDM|conteudo [12] & (!\CompSinMag|Add0~23  & VCC)) # (!\RDM|conteudo [12] & (\CompSinMag|Add0~23  $ (GND)))
// \CompSinMag|Add0~25  = CARRY((!\RDM|conteudo [12] & !\CompSinMag|Add0~23 ))

	.dataa(\RDM|conteudo [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~23 ),
	.combout(\CompSinMag|Add0~24_combout ),
	.cout(\CompSinMag|Add0~25 ));
// synopsys translate_off
defparam \CompSinMag|Add0~24 .lut_mask = 16'h5A05;
defparam \CompSinMag|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \CompSinMag|Add0~26 (
// Equation(s):
// \CompSinMag|Add0~26_combout  = (\RDM|conteudo [13] & ((\CompSinMag|Add0~25 ) # (GND))) # (!\RDM|conteudo [13] & (!\CompSinMag|Add0~25 ))
// \CompSinMag|Add0~27  = CARRY((\RDM|conteudo [13]) # (!\CompSinMag|Add0~25 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~25 ),
	.combout(\CompSinMag|Add0~26_combout ),
	.cout(\CompSinMag|Add0~27 ));
// synopsys translate_off
defparam \CompSinMag|Add0~26 .lut_mask = 16'hC3CF;
defparam \CompSinMag|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \CompSinMag|Add0~28 (
// Equation(s):
// \CompSinMag|Add0~28_combout  = (\RDM|conteudo [14] & (!\CompSinMag|Add0~27  & VCC)) # (!\RDM|conteudo [14] & (\CompSinMag|Add0~27  $ (GND)))
// \CompSinMag|Add0~29  = CARRY((!\RDM|conteudo [14] & !\CompSinMag|Add0~27 ))

	.dataa(gnd),
	.datab(\RDM|conteudo [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CompSinMag|Add0~27 ),
	.combout(\CompSinMag|Add0~28_combout ),
	.cout(\CompSinMag|Add0~29 ));
// synopsys translate_off
defparam \CompSinMag|Add0~28 .lut_mask = 16'h3C03;
defparam \CompSinMag|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \CompSinMag|Add0~32 (
// Equation(s):
// \CompSinMag|Add0~32_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~28_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [14]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [14]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~28_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~32 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \CompSinMag|Add0~33 (
// Equation(s):
// \CompSinMag|Add0~33_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~26_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [13]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [13]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~26_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~33 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \CompSinMag|Add0~34 (
// Equation(s):
// \CompSinMag|Add0~34_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~24_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [12]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [12]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~24_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~34 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \CompSinMag|Add0~35 (
// Equation(s):
// \CompSinMag|Add0~35_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~22_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [11]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [11]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~22_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~35 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \CompSinMag|Add0~36 (
// Equation(s):
// \CompSinMag|Add0~36_combout  = (\RDM|conteudo [15] & (\CompSinMag|Add0~20_combout )) # (!\RDM|conteudo [15] & ((\RDM|conteudo [10])))

	.dataa(\CompSinMag|Add0~20_combout ),
	.datab(\RDM|conteudo [15]),
	.datac(gnd),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\CompSinMag|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~36 .lut_mask = 16'hBB88;
defparam \CompSinMag|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \CompSinMag|Add0~37 (
// Equation(s):
// \CompSinMag|Add0~37_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~18_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [9]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [9]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~18_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~37 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \CompSinMag|Add0~38 (
// Equation(s):
// \CompSinMag|Add0~38_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~16_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [8]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [8]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~16_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~38 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \CompSinMag|Add0~39 (
// Equation(s):
// \CompSinMag|Add0~39_combout  = (\RDM|conteudo [15] & (\CompSinMag|Add0~14_combout )) # (!\RDM|conteudo [15] & ((\RDM|conteudo [7])))

	.dataa(\RDM|conteudo [15]),
	.datab(\CompSinMag|Add0~14_combout ),
	.datac(gnd),
	.datad(\RDM|conteudo [7]),
	.cin(gnd),
	.combout(\CompSinMag|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~39 .lut_mask = 16'hDD88;
defparam \CompSinMag|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \CompSinMag|Add0~40 (
// Equation(s):
// \CompSinMag|Add0~40_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~12_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [6]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [6]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~12_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~40 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \CompSinMag|Add0~41 (
// Equation(s):
// \CompSinMag|Add0~41_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~10_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [5]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [5]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~10_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~41 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \CompSinMag|Add0~42 (
// Equation(s):
// \CompSinMag|Add0~42_combout  = (\RDM|conteudo [15] & (\CompSinMag|Add0~8_combout )) # (!\RDM|conteudo [15] & ((\RDM|conteudo [4])))

	.dataa(\RDM|conteudo [15]),
	.datab(\CompSinMag|Add0~8_combout ),
	.datac(gnd),
	.datad(\RDM|conteudo [4]),
	.cin(gnd),
	.combout(\CompSinMag|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~42 .lut_mask = 16'hDD88;
defparam \CompSinMag|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \CompSinMag|Add0~43 (
// Equation(s):
// \CompSinMag|Add0~43_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~6_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [3]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [3]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~6_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~43 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \CompSinMag|Add0~44 (
// Equation(s):
// \CompSinMag|Add0~44_combout  = (\RDM|conteudo [15] & (\CompSinMag|Add0~4_combout )) # (!\RDM|conteudo [15] & ((\RDM|conteudo [2])))

	.dataa(\RDM|conteudo [15]),
	.datab(\CompSinMag|Add0~4_combout ),
	.datac(gnd),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\CompSinMag|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~44 .lut_mask = 16'hDD88;
defparam \CompSinMag|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \CompSinMag|Add0~45 (
// Equation(s):
// \CompSinMag|Add0~45_combout  = (\RDM|conteudo [15] & ((\CompSinMag|Add0~2_combout ))) # (!\RDM|conteudo [15] & (\RDM|conteudo [1]))

	.dataa(\RDM|conteudo [15]),
	.datab(\RDM|conteudo [1]),
	.datac(gnd),
	.datad(\CompSinMag|Add0~2_combout ),
	.cin(gnd),
	.combout(\CompSinMag|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~45 .lut_mask = 16'hEE44;
defparam \CompSinMag|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \B2BCD|r_bin[0]~0 (
// Equation(s):
// \B2BCD|r_bin[0]~0_combout  = (\UC|writeOUT~0_combout  & ((\RDM|conteudo [0]))) # (!\UC|writeOUT~0_combout  & (\B2BCD|r_bin [0]))

	.dataa(\UC|writeOUT~0_combout ),
	.datab(gnd),
	.datac(\B2BCD|r_bin [0]),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\B2BCD|r_bin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bin[0]~0 .lut_mask = 16'hFA50;
defparam \B2BCD|r_bin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \B2BCD|Selector34~0 (
// Equation(s):
// \B2BCD|Selector34~0_combout  = (\B2BCD|r_bin [0] & !\B2BCD|estado.s_SHIFT~q )

	.dataa(gnd),
	.datab(\B2BCD|r_bin [0]),
	.datac(gnd),
	.datad(\B2BCD|estado.s_SHIFT~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector34~0 .lut_mask = 16'h00CC;
defparam \B2BCD|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \B2BCD|r_bin[0] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|r_bin[0]~0_combout ),
	.asdata(\B2BCD|Selector34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_INATIVO~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[0] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \B2BCD|r_bin[1] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~45_combout ),
	.asdata(\B2BCD|r_bin [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[1] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \B2BCD|r_bin[2] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~44_combout ),
	.asdata(\B2BCD|r_bin [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[2] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \B2BCD|r_bin[3] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~43_combout ),
	.asdata(\B2BCD|r_bin [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[3] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \B2BCD|r_bin[4] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~42_combout ),
	.asdata(\B2BCD|r_bin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[4] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \B2BCD|r_bin[5] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~41_combout ),
	.asdata(\B2BCD|r_bin [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[5] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \B2BCD|r_bin[6] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~40_combout ),
	.asdata(\B2BCD|r_bin [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[6] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \B2BCD|r_bin[7] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~39_combout ),
	.asdata(\B2BCD|r_bin [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[7] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \B2BCD|r_bin[8] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~38_combout ),
	.asdata(\B2BCD|r_bin [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[8] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \B2BCD|r_bin[9] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~37_combout ),
	.asdata(\B2BCD|r_bin [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[9] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \B2BCD|r_bin[10] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~36_combout ),
	.asdata(\B2BCD|r_bin [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[10] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \B2BCD|r_bin[11] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~35_combout ),
	.asdata(\B2BCD|r_bin [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[11] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \B2BCD|r_bin[12] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~34_combout ),
	.asdata(\B2BCD|r_bin [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[12] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \B2BCD|r_bin[13] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~33_combout ),
	.asdata(\B2BCD|r_bin [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[13] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \B2BCD|r_bin[14] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\CompSinMag|Add0~32_combout ),
	.asdata(\B2BCD|r_bin [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B2BCD|estado.s_SHIFT~q ),
	.ena(\B2BCD|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[14] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \CompSinMag|Add0~30 (
// Equation(s):
// \CompSinMag|Add0~30_combout  = \CompSinMag|Add0~29  $ (!\RDM|conteudo [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [15]),
	.cin(\CompSinMag|Add0~29 ),
	.combout(\CompSinMag|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CompSinMag|Add0~30 .lut_mask = 16'hF00F;
defparam \CompSinMag|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \B2BCD|r_bin[15]~1 (
// Equation(s):
// \B2BCD|r_bin[15]~1_combout  = (\B2BCD|estado.s_INATIVO~q  & (\B2BCD|r_bin [14])) # (!\B2BCD|estado.s_INATIVO~q  & (((\CompSinMag|Add0~30_combout  & \RDM|conteudo [15]))))

	.dataa(\B2BCD|r_bin [14]),
	.datab(\B2BCD|estado.s_INATIVO~q ),
	.datac(\CompSinMag|Add0~30_combout ),
	.datad(\RDM|conteudo [15]),
	.cin(gnd),
	.combout(\B2BCD|r_bin[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bin[15]~1 .lut_mask = 16'hB888;
defparam \B2BCD|r_bin[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \B2BCD|r_bin[15]~2 (
// Equation(s):
// \B2BCD|r_bin[15]~2_combout  = (\B2BCD|Selector19~0_combout  & ((\B2BCD|r_bin[15]~1_combout ))) # (!\B2BCD|Selector19~0_combout  & (\B2BCD|r_bin [15]))

	.dataa(\B2BCD|Selector19~0_combout ),
	.datab(gnd),
	.datac(\B2BCD|r_bin [15]),
	.datad(\B2BCD|r_bin[15]~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|r_bin[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bin[15]~2 .lut_mask = 16'hFA50;
defparam \B2BCD|r_bin[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \B2BCD|r_bin[15] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|r_bin[15]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bin [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bin[15] .is_wysiwyg = "true";
defparam \B2BCD|r_bin[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \B2BCD|Selector57~0 (
// Equation(s):
// \B2BCD|Selector57~0_combout  = (\B2BCD|r_bin [15] & \B2BCD|estado.s_SHIFT~q )

	.dataa(gnd),
	.datab(\B2BCD|r_bin [15]),
	.datac(gnd),
	.datad(\B2BCD|estado.s_SHIFT~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector57~0 .lut_mask = 16'hCC00;
defparam \B2BCD|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \B2BCD|r_bcd[2]~0 (
// Equation(s):
// \B2BCD|r_bcd[2]~0_combout  = (!\B2BCD|digito_decimal [3] & (!\B2BCD|digito_decimal [4] & ((\B2BCD|Mux3~2_combout ) # (\B2BCD|LessThan0~0_combout ))))

	.dataa(\B2BCD|Mux3~2_combout ),
	.datab(\B2BCD|digito_decimal [3]),
	.datac(\B2BCD|digito_decimal [4]),
	.datad(\B2BCD|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|r_bcd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|r_bcd[2]~0 .lut_mask = 16'h0302;
defparam \B2BCD|r_bcd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \B2BCD|Selector57~1 (
// Equation(s):
// \B2BCD|Selector57~1_combout  = (!\B2BCD|r_bcd[2]~1_combout  & (!\B2BCD|Mux0~2_combout  & (\B2BCD|r_bcd[2]~0_combout  & \B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|r_bcd[2]~1_combout ),
	.datab(\B2BCD|Mux0~2_combout ),
	.datac(\B2BCD|r_bcd[2]~0_combout ),
	.datad(\B2BCD|estado.s_SOMA~q ),
	.cin(gnd),
	.combout(\B2BCD|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector57~1 .lut_mask = 16'h1000;
defparam \B2BCD|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \B2BCD|Selector57~4 (
// Equation(s):
// \B2BCD|Selector57~4_combout  = (\B2BCD|Selector57~0_combout ) # ((\B2BCD|Selector57~1_combout ) # ((\B2BCD|r_bcd [0] & !\B2BCD|Selector57~3_combout )))

	.dataa(\B2BCD|Selector57~0_combout ),
	.datab(\B2BCD|Selector57~1_combout ),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|Selector57~3_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector57~4_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector57~4 .lut_mask = 16'hEEFE;
defparam \B2BCD|Selector57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \B2BCD|r_bcd[0] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[0] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \B2BCD|Mux0~0 (
// Equation(s):
// \B2BCD|Mux0~0_combout  = (\B2BCD|digito_decimal [0] & ((\B2BCD|r_bcd [4]) # ((\B2BCD|digito_decimal [1])))) # (!\B2BCD|digito_decimal [0] & (((!\B2BCD|digito_decimal [1] & \B2BCD|r_bcd [0]))))

	.dataa(\B2BCD|r_bcd [4]),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|digito_decimal [1]),
	.datad(\B2BCD|r_bcd [0]),
	.cin(gnd),
	.combout(\B2BCD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux0~0 .lut_mask = 16'hCBC8;
defparam \B2BCD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \B2BCD|Mux0~1 (
// Equation(s):
// \B2BCD|Mux0~1_combout  = (\B2BCD|digito_decimal [1] & ((\B2BCD|Mux0~0_combout  & ((\B2BCD|r_bcd [12]))) # (!\B2BCD|Mux0~0_combout  & (\B2BCD|r_bcd [8])))) # (!\B2BCD|digito_decimal [1] & (((\B2BCD|Mux0~0_combout ))))

	.dataa(\B2BCD|digito_decimal [1]),
	.datab(\B2BCD|r_bcd [8]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|Mux0~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux0~1 .lut_mask = 16'hF588;
defparam \B2BCD|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \B2BCD|Mux0~2 (
// Equation(s):
// \B2BCD|Mux0~2_combout  = (\B2BCD|r_bcd [16] & ((\B2BCD|Equal1~0_combout ) # ((!\B2BCD|digito_decimal [2] & \B2BCD|Mux0~1_combout )))) # (!\B2BCD|r_bcd [16] & (!\B2BCD|digito_decimal [2] & ((\B2BCD|Mux0~1_combout ))))

	.dataa(\B2BCD|r_bcd [16]),
	.datab(\B2BCD|digito_decimal [2]),
	.datac(\B2BCD|Equal1~0_combout ),
	.datad(\B2BCD|Mux0~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux0~2 .lut_mask = 16'hB3A0;
defparam \B2BCD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \B2BCD|Selector41~0 (
// Equation(s):
// \B2BCD|Selector41~0_combout  = (\B2BCD|estado.s_SOMA~q  & (!\B2BCD|Mux0~2_combout )) # (!\B2BCD|estado.s_SOMA~q  & (((\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [15]))))

	.dataa(\B2BCD|Mux0~2_combout ),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\B2BCD|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector41~0 .lut_mask = 16'h5C50;
defparam \B2BCD|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \B2BCD|r_bcd[16] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|r_bcd[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[16] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \B2BCD|Selector40~0 (
// Equation(s):
// \B2BCD|Selector40~0_combout  = (\B2BCD|Selector56~0_combout ) # ((\B2BCD|r_bcd [16] & (\B2BCD|estado.s_SHIFT~q  & !\B2BCD|estado.s_SOMA~q )))

	.dataa(\B2BCD|r_bcd [16]),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|estado.s_SOMA~q ),
	.datad(\B2BCD|Selector56~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector40~0 .lut_mask = 16'hFF08;
defparam \B2BCD|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \B2BCD|r_bcd[17] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|r_bcd[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [17]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[17] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \B2BCD|Mux1~0 (
// Equation(s):
// \B2BCD|Mux1~0_combout  = (\B2BCD|digito_decimal [1] & ((\B2BCD|digito_decimal [0]) # ((\B2BCD|r_bcd [9])))) # (!\B2BCD|digito_decimal [1] & (!\B2BCD|digito_decimal [0] & ((\B2BCD|r_bcd [1]))))

	.dataa(\B2BCD|digito_decimal [1]),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|r_bcd [9]),
	.datad(\B2BCD|r_bcd [1]),
	.cin(gnd),
	.combout(\B2BCD|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux1~0 .lut_mask = 16'hB9A8;
defparam \B2BCD|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \B2BCD|Mux1~1 (
// Equation(s):
// \B2BCD|Mux1~1_combout  = (\B2BCD|digito_decimal [0] & ((\B2BCD|Mux1~0_combout  & (\B2BCD|r_bcd [13])) # (!\B2BCD|Mux1~0_combout  & ((\B2BCD|r_bcd [5]))))) # (!\B2BCD|digito_decimal [0] & (((\B2BCD|Mux1~0_combout ))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|digito_decimal [0]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|Mux1~0_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux1~1 .lut_mask = 16'hBBC0;
defparam \B2BCD|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \B2BCD|Mux1~2 (
// Equation(s):
// \B2BCD|Mux1~2_combout  = (\B2BCD|r_bcd [17] & ((\B2BCD|Equal1~0_combout ) # ((!\B2BCD|digito_decimal [2] & \B2BCD|Mux1~1_combout )))) # (!\B2BCD|r_bcd [17] & (!\B2BCD|digito_decimal [2] & ((\B2BCD|Mux1~1_combout ))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|digito_decimal [2]),
	.datac(\B2BCD|Equal1~0_combout ),
	.datad(\B2BCD|Mux1~1_combout ),
	.cin(gnd),
	.combout(\B2BCD|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Mux1~2 .lut_mask = 16'hB3A0;
defparam \B2BCD|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \B2BCD|Selector56~0 (
// Equation(s):
// \B2BCD|Selector56~0_combout  = (\B2BCD|estado.s_SOMA~q  & (\B2BCD|Mux1~2_combout  $ (!\B2BCD|Mux0~2_combout )))

	.dataa(\B2BCD|Mux1~2_combout ),
	.datab(\B2BCD|estado.s_SOMA~q ),
	.datac(\B2BCD|Mux0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B2BCD|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector56~0 .lut_mask = 16'h8484;
defparam \B2BCD|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \B2BCD|Selector56~1 (
// Equation(s):
// \B2BCD|Selector56~1_combout  = (\B2BCD|Selector56~0_combout ) # ((!\B2BCD|estado.s_SOMA~q  & (\B2BCD|estado.s_SHIFT~q  & \B2BCD|r_bcd [0])))

	.dataa(\B2BCD|estado.s_SOMA~q ),
	.datab(\B2BCD|estado.s_SHIFT~q ),
	.datac(\B2BCD|Selector56~0_combout ),
	.datad(\B2BCD|r_bcd [0]),
	.cin(gnd),
	.combout(\B2BCD|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \B2BCD|Selector56~1 .lut_mask = 16'hF4F0;
defparam \B2BCD|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \B2BCD|r_bcd[1] (
	.clk(\clkBCD~inputclkctrl_outclk ),
	.d(\B2BCD|Selector56~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B2BCD|Selector57~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B2BCD|r_bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B2BCD|r_bcd[1] .is_wysiwyg = "true";
defparam \B2BCD|r_bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = (\B2BCD|r_bcd [1] & (((\B2BCD|r_bcd [3])))) # (!\B2BCD|r_bcd [1] & (\B2BCD|r_bcd [2] $ (((\B2BCD|r_bcd [0] & !\B2BCD|r_bcd [3])))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .lut_mask = 16'hEE14;
defparam \SEG0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (\B2BCD|r_bcd [2] & ((\B2BCD|r_bcd [3]) # (\B2BCD|r_bcd [1] $ (\B2BCD|r_bcd [0])))) # (!\B2BCD|r_bcd [2] & (\B2BCD|r_bcd [1] & ((\B2BCD|r_bcd [3]))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .lut_mask = 16'hEE48;
defparam \SEG0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = (\B2BCD|r_bcd [2] & (((\B2BCD|r_bcd [3])))) # (!\B2BCD|r_bcd [2] & (\B2BCD|r_bcd [1] & ((\B2BCD|r_bcd [3]) # (!\B2BCD|r_bcd [0]))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .lut_mask = 16'hEE02;
defparam \SEG0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = (\B2BCD|r_bcd [1] & ((\B2BCD|r_bcd [3]) # ((\B2BCD|r_bcd [2] & \B2BCD|r_bcd [0])))) # (!\B2BCD|r_bcd [1] & (\B2BCD|r_bcd [2] $ (((\B2BCD|r_bcd [0] & !\B2BCD|r_bcd [3])))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .lut_mask = 16'hEE94;
defparam \SEG0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = (\B2BCD|r_bcd [0]) # ((\B2BCD|r_bcd [1] & ((\B2BCD|r_bcd [3]))) # (!\B2BCD|r_bcd [1] & (\B2BCD|r_bcd [2])))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .lut_mask = 16'hFEF4;
defparam \SEG0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = (\B2BCD|r_bcd [2] & ((\B2BCD|r_bcd [3]) # ((\B2BCD|r_bcd [1] & \B2BCD|r_bcd [0])))) # (!\B2BCD|r_bcd [2] & ((\B2BCD|r_bcd [1]) # ((\B2BCD|r_bcd [0] & !\B2BCD|r_bcd [3]))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .lut_mask = 16'hEEB2;
defparam \SEG0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = (\B2BCD|r_bcd [1] & (!\B2BCD|r_bcd [3] & ((!\B2BCD|r_bcd [0]) # (!\B2BCD|r_bcd [2])))) # (!\B2BCD|r_bcd [1] & (\B2BCD|r_bcd [2] $ (((\B2BCD|r_bcd [3])))))

	.dataa(\B2BCD|r_bcd [1]),
	.datab(\B2BCD|r_bcd [2]),
	.datac(\B2BCD|r_bcd [0]),
	.datad(\B2BCD|r_bcd [3]),
	.cin(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .lut_mask = 16'h116E;
defparam \SEG0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N12
cycloneive_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = (\B2BCD|r_bcd [5] & (((\B2BCD|r_bcd [7])))) # (!\B2BCD|r_bcd [5] & (\B2BCD|r_bcd [6] $ (((!\B2BCD|r_bcd [7] & \B2BCD|r_bcd [4])))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .lut_mask = 16'hC9CA;
defparam \SEG1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N2
cycloneive_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = (\B2BCD|r_bcd [6] & ((\B2BCD|r_bcd [7]) # (\B2BCD|r_bcd [5] $ (\B2BCD|r_bcd [4])))) # (!\B2BCD|r_bcd [6] & (\B2BCD|r_bcd [7] & (\B2BCD|r_bcd [5])))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .lut_mask = 16'hCAE8;
defparam \SEG1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N0
cycloneive_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = (\B2BCD|r_bcd [6] & (\B2BCD|r_bcd [7])) # (!\B2BCD|r_bcd [6] & (\B2BCD|r_bcd [5] & ((\B2BCD|r_bcd [7]) # (!\B2BCD|r_bcd [4]))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .lut_mask = 16'hC8D8;
defparam \SEG1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N18
cycloneive_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = (\B2BCD|r_bcd [5] & ((\B2BCD|r_bcd [7]) # ((\B2BCD|r_bcd [6] & \B2BCD|r_bcd [4])))) # (!\B2BCD|r_bcd [5] & (\B2BCD|r_bcd [6] $ (((!\B2BCD|r_bcd [7] & \B2BCD|r_bcd [4])))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .lut_mask = 16'hE9CA;
defparam \SEG1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N16
cycloneive_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = (\B2BCD|r_bcd [4]) # ((\B2BCD|r_bcd [5] & ((\B2BCD|r_bcd [7]))) # (!\B2BCD|r_bcd [5] & (\B2BCD|r_bcd [6])))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .lut_mask = 16'hFFCA;
defparam \SEG1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N10
cycloneive_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = (\B2BCD|r_bcd [6] & ((\B2BCD|r_bcd [7]) # ((\B2BCD|r_bcd [5] & \B2BCD|r_bcd [4])))) # (!\B2BCD|r_bcd [6] & ((\B2BCD|r_bcd [5]) # ((!\B2BCD|r_bcd [7] & \B2BCD|r_bcd [4]))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .lut_mask = 16'hF9D8;
defparam \SEG1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N8
cycloneive_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = (\B2BCD|r_bcd [6] & (!\B2BCD|r_bcd [7] & ((!\B2BCD|r_bcd [4]) # (!\B2BCD|r_bcd [5])))) # (!\B2BCD|r_bcd [6] & (\B2BCD|r_bcd [7] $ ((\B2BCD|r_bcd [5]))))

	.dataa(\B2BCD|r_bcd [6]),
	.datab(\B2BCD|r_bcd [7]),
	.datac(\B2BCD|r_bcd [5]),
	.datad(\B2BCD|r_bcd [4]),
	.cin(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .lut_mask = 16'h1636;
defparam \SEG1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneive_lcell_comb \SEG2|WideOr0~0 (
// Equation(s):
// \SEG2|WideOr0~0_combout  = (\B2BCD|r_bcd [9] & (\B2BCD|r_bcd [11])) # (!\B2BCD|r_bcd [9] & (\B2BCD|r_bcd [10] $ (((!\B2BCD|r_bcd [11] & \B2BCD|r_bcd [8])))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr0~0 .lut_mask = 16'hC9D8;
defparam \SEG2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N26
cycloneive_lcell_comb \SEG2|WideOr1~0 (
// Equation(s):
// \SEG2|WideOr1~0_combout  = (\B2BCD|r_bcd [11] & ((\B2BCD|r_bcd [9]) # ((\B2BCD|r_bcd [10])))) # (!\B2BCD|r_bcd [11] & (\B2BCD|r_bcd [10] & (\B2BCD|r_bcd [9] $ (\B2BCD|r_bcd [8]))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr1~0 .lut_mask = 16'hD8E8;
defparam \SEG2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N20
cycloneive_lcell_comb \SEG2|WideOr2~0 (
// Equation(s):
// \SEG2|WideOr2~0_combout  = (\B2BCD|r_bcd [10] & (((\B2BCD|r_bcd [11])))) # (!\B2BCD|r_bcd [10] & (\B2BCD|r_bcd [9] & ((\B2BCD|r_bcd [11]) # (!\B2BCD|r_bcd [8]))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr2~0 .lut_mask = 16'hC8CA;
defparam \SEG2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N10
cycloneive_lcell_comb \SEG2|WideOr3~0 (
// Equation(s):
// \SEG2|WideOr3~0_combout  = (\B2BCD|r_bcd [9] & ((\B2BCD|r_bcd [11]) # ((\B2BCD|r_bcd [10] & \B2BCD|r_bcd [8])))) # (!\B2BCD|r_bcd [9] & (\B2BCD|r_bcd [10] $ (((!\B2BCD|r_bcd [11] & \B2BCD|r_bcd [8])))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr3~0 .lut_mask = 16'hE9D8;
defparam \SEG2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N4
cycloneive_lcell_comb \SEG2|WideOr4~0 (
// Equation(s):
// \SEG2|WideOr4~0_combout  = (\B2BCD|r_bcd [8]) # ((\B2BCD|r_bcd [9] & (\B2BCD|r_bcd [11])) # (!\B2BCD|r_bcd [9] & ((\B2BCD|r_bcd [10]))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr4~0 .lut_mask = 16'hFFD8;
defparam \SEG2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneive_lcell_comb \SEG2|WideOr5~0 (
// Equation(s):
// \SEG2|WideOr5~0_combout  = (\B2BCD|r_bcd [10] & ((\B2BCD|r_bcd [11]) # ((\B2BCD|r_bcd [9] & \B2BCD|r_bcd [8])))) # (!\B2BCD|r_bcd [10] & ((\B2BCD|r_bcd [9]) # ((!\B2BCD|r_bcd [11] & \B2BCD|r_bcd [8]))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr5~0 .lut_mask = 16'hEBCA;
defparam \SEG2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N12
cycloneive_lcell_comb \SEG2|WideOr6~0 (
// Equation(s):
// \SEG2|WideOr6~0_combout  = (\B2BCD|r_bcd [9] & (!\B2BCD|r_bcd [11] & ((!\B2BCD|r_bcd [8]) # (!\B2BCD|r_bcd [10])))) # (!\B2BCD|r_bcd [9] & (\B2BCD|r_bcd [11] $ ((\B2BCD|r_bcd [10]))))

	.dataa(\B2BCD|r_bcd [9]),
	.datab(\B2BCD|r_bcd [11]),
	.datac(\B2BCD|r_bcd [10]),
	.datad(\B2BCD|r_bcd [8]),
	.cin(gnd),
	.combout(\SEG2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr6~0 .lut_mask = 16'h1636;
defparam \SEG2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \SEG3|WideOr0~0 (
// Equation(s):
// \SEG3|WideOr0~0_combout  = (\B2BCD|r_bcd [13] & (((\B2BCD|r_bcd [15])))) # (!\B2BCD|r_bcd [13] & (\B2BCD|r_bcd [14] $ (((\B2BCD|r_bcd [12] & !\B2BCD|r_bcd [15])))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr0~0 .lut_mask = 16'hEE14;
defparam \SEG3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \SEG3|WideOr1~0 (
// Equation(s):
// \SEG3|WideOr1~0_combout  = (\B2BCD|r_bcd [14] & ((\B2BCD|r_bcd [15]) # (\B2BCD|r_bcd [13] $ (\B2BCD|r_bcd [12])))) # (!\B2BCD|r_bcd [14] & (\B2BCD|r_bcd [13] & ((\B2BCD|r_bcd [15]))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr1~0 .lut_mask = 16'hEE48;
defparam \SEG3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \SEG3|WideOr2~0 (
// Equation(s):
// \SEG3|WideOr2~0_combout  = (\B2BCD|r_bcd [14] & (((\B2BCD|r_bcd [15])))) # (!\B2BCD|r_bcd [14] & (\B2BCD|r_bcd [13] & ((\B2BCD|r_bcd [15]) # (!\B2BCD|r_bcd [12]))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr2~0 .lut_mask = 16'hEE02;
defparam \SEG3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \SEG3|WideOr3~0 (
// Equation(s):
// \SEG3|WideOr3~0_combout  = (\B2BCD|r_bcd [13] & ((\B2BCD|r_bcd [15]) # ((\B2BCD|r_bcd [14] & \B2BCD|r_bcd [12])))) # (!\B2BCD|r_bcd [13] & (\B2BCD|r_bcd [14] $ (((\B2BCD|r_bcd [12] & !\B2BCD|r_bcd [15])))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr3~0 .lut_mask = 16'hEE94;
defparam \SEG3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \SEG3|WideOr4~0 (
// Equation(s):
// \SEG3|WideOr4~0_combout  = (\B2BCD|r_bcd [12]) # ((\B2BCD|r_bcd [13] & ((\B2BCD|r_bcd [15]))) # (!\B2BCD|r_bcd [13] & (\B2BCD|r_bcd [14])))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr4~0 .lut_mask = 16'hFEF4;
defparam \SEG3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \SEG3|WideOr5~0 (
// Equation(s):
// \SEG3|WideOr5~0_combout  = (\B2BCD|r_bcd [12] & ((\B2BCD|r_bcd [13]) # (\B2BCD|r_bcd [14] $ (!\B2BCD|r_bcd [15])))) # (!\B2BCD|r_bcd [12] & ((\B2BCD|r_bcd [14] & ((\B2BCD|r_bcd [15]))) # (!\B2BCD|r_bcd [14] & (\B2BCD|r_bcd [13]))))

	.dataa(\B2BCD|r_bcd [12]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [13]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr5~0 .lut_mask = 16'hFCB2;
defparam \SEG3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \SEG3|WideOr6~0 (
// Equation(s):
// \SEG3|WideOr6~0_combout  = (\B2BCD|r_bcd [13] & (!\B2BCD|r_bcd [15] & ((!\B2BCD|r_bcd [12]) # (!\B2BCD|r_bcd [14])))) # (!\B2BCD|r_bcd [13] & (\B2BCD|r_bcd [14] $ (((\B2BCD|r_bcd [15])))))

	.dataa(\B2BCD|r_bcd [13]),
	.datab(\B2BCD|r_bcd [14]),
	.datac(\B2BCD|r_bcd [12]),
	.datad(\B2BCD|r_bcd [15]),
	.cin(gnd),
	.combout(\SEG3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG3|WideOr6~0 .lut_mask = 16'h116E;
defparam \SEG3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \SEG4|WideOr0~0 (
// Equation(s):
// \SEG4|WideOr0~0_combout  = (\B2BCD|r_bcd [17] & (((\B2BCD|r_bcd [19])))) # (!\B2BCD|r_bcd [17] & (\B2BCD|r_bcd [18] $ (((!\B2BCD|r_bcd [19] & \B2BCD|r_bcd [16])))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr0~0 .lut_mask = 16'hE1E4;
defparam \SEG4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \SEG4|WideOr1~0 (
// Equation(s):
// \SEG4|WideOr1~0_combout  = (\B2BCD|r_bcd [18] & ((\B2BCD|r_bcd [19]) # (\B2BCD|r_bcd [17] $ (\B2BCD|r_bcd [16])))) # (!\B2BCD|r_bcd [18] & (\B2BCD|r_bcd [17] & (\B2BCD|r_bcd [19])))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr1~0 .lut_mask = 16'hE4E8;
defparam \SEG4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \SEG4|WideOr2~0 (
// Equation(s):
// \SEG4|WideOr2~0_combout  = (\B2BCD|r_bcd [18] & (((\B2BCD|r_bcd [19])))) # (!\B2BCD|r_bcd [18] & (\B2BCD|r_bcd [17] & ((\B2BCD|r_bcd [19]) # (!\B2BCD|r_bcd [16]))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr2~0 .lut_mask = 16'hE0E2;
defparam \SEG4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \SEG4|WideOr3~0 (
// Equation(s):
// \SEG4|WideOr3~0_combout  = (\B2BCD|r_bcd [17] & ((\B2BCD|r_bcd [19]) # ((\B2BCD|r_bcd [18] & \B2BCD|r_bcd [16])))) # (!\B2BCD|r_bcd [17] & (\B2BCD|r_bcd [18] $ (((!\B2BCD|r_bcd [19] & \B2BCD|r_bcd [16])))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr3~0 .lut_mask = 16'hE9E4;
defparam \SEG4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \SEG4|WideOr4~0 (
// Equation(s):
// \SEG4|WideOr4~0_combout  = (\B2BCD|r_bcd [16]) # ((\B2BCD|r_bcd [17] & ((\B2BCD|r_bcd [19]))) # (!\B2BCD|r_bcd [17] & (\B2BCD|r_bcd [18])))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr4~0 .lut_mask = 16'hFFE4;
defparam \SEG4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \SEG4|WideOr5~0 (
// Equation(s):
// \SEG4|WideOr5~0_combout  = (\B2BCD|r_bcd [18] & ((\B2BCD|r_bcd [19]) # ((\B2BCD|r_bcd [17] & \B2BCD|r_bcd [16])))) # (!\B2BCD|r_bcd [18] & ((\B2BCD|r_bcd [17]) # ((!\B2BCD|r_bcd [19] & \B2BCD|r_bcd [16]))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr5~0 .lut_mask = 16'hEBE2;
defparam \SEG4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \SEG4|WideOr6~0 (
// Equation(s):
// \SEG4|WideOr6~0_combout  = (\B2BCD|r_bcd [17] & (!\B2BCD|r_bcd [19] & ((!\B2BCD|r_bcd [16]) # (!\B2BCD|r_bcd [18])))) # (!\B2BCD|r_bcd [17] & (\B2BCD|r_bcd [18] $ ((\B2BCD|r_bcd [19]))))

	.dataa(\B2BCD|r_bcd [17]),
	.datab(\B2BCD|r_bcd [18]),
	.datac(\B2BCD|r_bcd [19]),
	.datad(\B2BCD|r_bcd [16]),
	.cin(gnd),
	.combout(\SEG4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr6~0 .lut_mask = 16'h161E;
defparam \SEG4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign T0 = \T0~output_o ;

assign T1 = \T1~output_o ;

assign T2 = \T2~output_o ;

assign T3 = \T3~output_o ;

assign T4 = \T4~output_o ;

assign T5 = \T5~output_o ;

assign T6 = \T6~output_o ;

assign T7 = \T7~output_o ;

assign T8 = \T8~output_o ;

assign T9 = \T9~output_o ;

assign read = \read~output_o ;

assign a0 = \a0~output_o ;

assign b0 = \b0~output_o ;

assign c0 = \c0~output_o ;

assign d0 = \d0~output_o ;

assign e0 = \e0~output_o ;

assign f0 = \f0~output_o ;

assign g0 = \g0~output_o ;

assign a1 = \a1~output_o ;

assign b1 = \b1~output_o ;

assign c1 = \c1~output_o ;

assign d1 = \d1~output_o ;

assign e1 = \e1~output_o ;

assign f1 = \f1~output_o ;

assign g1 = \g1~output_o ;

assign a2 = \a2~output_o ;

assign b2 = \b2~output_o ;

assign c2 = \c2~output_o ;

assign d2 = \d2~output_o ;

assign e2 = \e2~output_o ;

assign f2 = \f2~output_o ;

assign g2 = \g2~output_o ;

assign a3 = \a3~output_o ;

assign b3 = \b3~output_o ;

assign c3 = \c3~output_o ;

assign d3 = \d3~output_o ;

assign e3 = \e3~output_o ;

assign f3 = \f3~output_o ;

assign g3 = \g3~output_o ;

assign a4 = \a4~output_o ;

assign b4 = \b4~output_o ;

assign c4 = \c4~output_o ;

assign d4 = \d4~output_o ;

assign e4 = \e4~output_o ;

assign f4 = \f4~output_o ;

assign g4 = \g4~output_o ;

assign a5 = \a5~output_o ;

assign b5 = \b5~output_o ;

assign c5 = \c5~output_o ;

assign d5 = \d5~output_o ;

assign e5 = \e5~output_o ;

assign f5 = \f5~output_o ;

assign g5 = \g5~output_o ;

endmodule
