<dec f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h' l='219' type='llvm::InterleavedAccessInfo &amp;'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h' l='253' u='w' c='_ZN4llvm24LoopVectorizationPlannerC1EPNS_4LoopEPNS_8LoopInfoEPKNS_17TargetLibraryInfoEPKNS_19TargetTransformInfoEPNS_25LoopVectorizationLegalityERNS_27803938'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='8668' u='m' c='_ZN4llvm24LoopVectorizationPlanner23buildVPlanWithVPRecipesERNS_7VFRangeERNS_15SmallPtrSetImplIPNS_11InstructionEEERKNS_8DenseMapIS5_S5_NS_12DenseMapI16584774'/>
<offset>384</offset>
<doc f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h' l='218'>/// The interleaved access analysis.</doc>
