# Asynchronous FIFO

## Self Study
- [Asynchronous FIFO](https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/)

## Design
  - Write the RTL code

## Testbench
  - Write a self checking Testbench
