module DS18B20Z
(
	input				clk,			//ç³»ç»Ÿæ—¶é’Ÿ
	input				rst_n,		    //ç³»ç»Ÿå¤ä½ï¼Œä½æœ‰æ•ˆ
    input               en,
	inout				one_wire,		//DS18B20Zä¼ æ„Ÿå™¨å•æ€»çº¿ï¼ŒåŒå‘ç®¡è„
	output reg   [11:0]	tamp_out		//DS18B20Zæœ‰æ•ˆæ¸©åº¦æ•°æ®è¾“å‡º
);
  
localparam	IDLE	=	3'd0;
localparam	MAIN	=	3'd1;
localparam	INIT	=	3'd2;
localparam	WRITE	=	3'd3;
localparam	READ	=	3'd4;
localparam	DELAY	=	3'd5;

//è®¡æ•°å™¨åˆ†é¢‘äº§ç”MHzçš„æ—¶é’Ÿä¿¡å
reg					clk_1mhz;
reg		[2:0]		cnt_1mhz;
always@(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        cnt_1mhz <= 3'd0;
        clk_1mhz <= 1'b0;
    end else if(cnt_1mhz >= 3'd5) begin
        cnt_1mhz <= 3'd0;
        clk_1mhz <= ~clk_1mhz;	//äº§ç”Ÿ1MHzåˆ†é¢‘
    end else begin
        cnt_1mhz <= cnt_1mhz + 1'b1;
    end
end

reg		[2:0]		cnt;
reg					one_wire_buffer;
reg		[3:0]		cnt_main;
reg		[7:0]		data_wr;
reg		[7:0]		data_wr_buffer;
reg		[2:0]		cnt_init;
reg		[19:0]		cnt_delay;
reg		[19:0]		num_delay;
reg		[3:0]		cnt_write;
reg		[2:0]		cnt_read;
reg		[15:0]		temperature;
reg		[7:0]		temperature_buffer;
reg		[2:0] 		state = IDLE;
reg		[2:0] 		state_back = IDLE;
reg     [8:0]      data_out;
//ä½¿ç”¨1MHzæ—¶é’Ÿä¿¡å·åšè§¦å‘å®Œæˆä¸‹é¢çŠ¶æ€æœºçš„åŠŸèƒ
always@(posedge clk_1mhz or negedge rst_n) begin
    if(!rst_n) begin
        state <= IDLE;
        state_back <= IDLE;
        cnt <= 1'b0;
        cnt_main <= 1'b0;
        cnt_init <= 1'b0;
        cnt_write <= 1'b0;
        cnt_read <= 1'b0;
        cnt_delay <= 1'b0;
        one_wire_buffer <= 1'bz;
        temperature <= 16'h0;
        data_out <= 8'd0;
    end else begin
        case(state)
            IDLE:begin		//IDLEçŠ¶æ€ï¼Œç¨‹åºè®¾è®¡çš„è½¯å¤ä½åŠŸèƒ½ï¼Œå„çŠ¶æ€å¼‚å¸¸éƒ½ä¼šè·³è½¬åˆ°æ­¤çŠ¶æ€
                    state <= MAIN;	//è½¯å¤ä½å®Œæˆï¼Œè·³è½¬ä¹‹MAINçŠ¶æ€é‡æ–°å·¥ä½
                    state_back <= MAIN;
                    cnt <= 1'b0;
                    cnt_main <= 1'b0;
                    cnt_init <= 1'b0;
                    cnt_write <= 1'b0;
                    cnt_read <= 1'b0;
                    cnt_delay <= 1'b0;
                    one_wire_buffer <= 1'bz;
                end
            MAIN:begin		//MAINçŠ¶æ€æ§åˆ¶çŠ¶æ€æœºåœ¨ä¸åŒçŠ¶æ€é—´è·³è½¬ï¼Œå®ç°å®Œæ•´çš„æ¸©åº¦æ•°æ®é‡‡é›†
                    if(cnt_main >= 4'd11) cnt_main <= 1'b0;
                    else cnt_main <= cnt_main + 1'b1;
                    case(cnt_main)
                        4'd0: begin state <= INIT; end	//è·³è½¬è‡³INITçŠ¶æ€è¿›è¡ŒèŠ¯ç‰‡çš„å¤ä½åŠéªŒè¯
                        4'd1: begin data_wr <= 8'hcc;state <= WRITE; end	//ä¸»è®¾å¤‡å‘å‡ºè·³è½¬ROMæŒ‡ä»¤
                        4'd2: begin data_wr <= 8'h44;state <= WRITE; end	//ä¸»è®¾å¤‡å‘å‡ºæ¸©åº¦è½¬æ¢æŒ‡ä»
                        4'd3: begin num_delay <= 20'd750000;state <= DELAY;state_back <= MAIN; end	//å»¶æ—¶750msç­‰å¾…è½¬æ¢å®Œæˆ

                        4'd4: begin state <= INIT; end	//è·³è½¬è‡³INITçŠ¶æ€è¿›è¡ŒèŠ¯ç‰‡çš„å¤ä½åŠéªŒè¯
                        4'd5: begin data_wr <= 8'hcc;state <= WRITE; end	//ä¸»è®¾å¤‡å‘å‡ºè·³è½¬ROMæŒ‡ä»¤
                        4'd6: begin data_wr <= 8'hbe;state <= WRITE; end	//ä¸»è®¾å¤‡å‘å‡ºè¯»å–æ¸©åº¦æŒ‡ä»

                        4'd7: begin state <= READ; end	//è·³è½¬è‡³READçŠ¶æ€è¿›è¡Œå•æ€»çº¿æ•°æ®è¯»å–
                        4'd8: begin temperature[7:0] <= temperature_buffer; end	//å…ˆè¯»å–çš„ä¸ºä½8ä½æ•°æ

                        4'd9: begin state <= READ; end	//è·³è½¬è‡³READçŠ¶æ€è¿›è¡Œå•æ€»çº¿æ•°æ®è¯»å–
                        4'd10: begin temperature[15:8] <= temperature_buffer; end	//åè¯»å–çš„ä¸ºé«˜8ä¸ºæ•°æ

                        4'd11: begin state <= IDLE;data_out <= temperature[8:0]; end	//å°†å®Œæ•´çš„æ¸©åº¦æ•°æ®è¾“å‡ºå¹¶é‡å¤ä»¥ä¸Šæ‰€æœ‰æ“ä½
                        default: state <= IDLE;
                    endcase
                end
            INIT:begin		//INITçŠ¶æ€å®ŒæˆDS18B20ZèŠ¯ç‰‡çš„å¤ä½åŠéªŒè¯åŠŸèƒ½
                    if(cnt_init >= 3'd6) cnt_init <= 1'b0;
                    else cnt_init <= cnt_init + 1'b1;
                    case(cnt_init)
                        3'd0: begin one_wire_buffer <= 1'b0; end	//å•æ€»çº¿å¤ä½è„‰å†²æ‹‰ä½
                        3'd1: begin num_delay <= 20'd500;state <= DELAY;state_back <= INIT; end	//å¤ä½è„‰å†²ä¿æŒæ‹‰ä½500usæ—¶é—´
                        3'd2: begin one_wire_buffer <= 1'bz; end	//å•æ€»çº¿å¤ä½è„‰å†²é‡Šæ”¾ï¼Œè‡ªåŠ¨ä¸Šæ‹
                        3'd3: begin num_delay <= 20'd100;state <= DELAY;state_back <= INIT; end	//å¤ä½è„‰å†²ä¿æŒé‡Šæ”¾100usæ—¶é—´
                        3'd4: begin if(one_wire) state <= IDLE; else state <= INIT; end	//æ ¹æ®å•æ€»çº¿çš„å­˜åœ¨æ£€æµ‹ç»“æœåˆ¤å®šæ˜¯å¦ç»§ç»
                        3'd5: begin num_delay <= 20'd400;state <= DELAY;state_back <= INIT; end	//å¦‚æœæ£€æµ‹æ­£å¸¸ç»§ç»­ä¿æŒé‡Šæ”00usæ—¶é—´
                        3'd6: begin state <= MAIN; end	//INITçŠ¶æ€æ“ä½œå®Œæˆï¼Œè¿”å›MAINçŠ¶æ€
                        default: state <= IDLE;
                    endcase
                end
            WRITE:begin		//æŒ‰ç…§DS18B20ZèŠ¯ç‰‡å•æ€»çº¿æ—¶åºè¿›è¡Œå†™æ“ä½
                    if(cnt <= 3'd6) begin	//å…±éœ€è¦å‘é€bitçš„æ•°æ®ï¼Œè¿™é‡Œæ§åˆ¶å¾ªç¯çš„æ¬¡æ•
                        if(cnt_write >= 4'd6) begin cnt_write <= 1'b1; cnt <= cnt + 1'b1; end
                        else begin cnt_write <= cnt_write + 1'b1; cnt <= cnt; end
                    end else begin
                        if(cnt_write >= 4'd8) begin cnt_write <= 1'b0; cnt <= 1'b0; end	//ä¸¤ä¸ªå˜é‡éƒ½æ¢å¤åˆå€
                        else begin cnt_write <= cnt_write + 1'b1; cnt <= cnt; end
                    end
                    //å¯¹äºWRITEçŠ¶æ€ä¸­cnt_writeæ¥è®²ï¼Œæ‰§è¡Œè¿‡ç¨‹ä¸ºï¼;[1~6]*8;7;8;
                    case(cnt_write)
                        //lock data_wr
                        4'd0: begin data_wr_buffer <= data_wr; end	//å°†éœ€è¦å†™å‡ºçš„æ•°æ®ç¼“å­˜
                        //å‘é€1bit æ•°æ®çš„ç”¨æ—¶åœ¨60~120usä¹‹é—´ï¼Œå‚è€ƒæ•°æ®æ‰‹å†
                        4'd1: begin one_wire_buffer <= 1'b0; end	//æ€»çº¿æ‹‰ä½
                        4'd2: begin num_delay <= 20'd2;state <= DELAY;state_back <= WRITE; end	//å»¶æ—¶2usæ—¶é—´ï¼Œä¿è¯5usä»¥å†…
                        4'd3: begin one_wire_buffer <= data_wr_buffer[cnt]; end	//å…ˆå‘é€æ•°æ®æœ€ä½ä½
                        4'd4: begin num_delay <= 20'd80;state <= DELAY;state_back <= WRITE; end	//å»¶æ—¶80usæ—¶é—´
                        4'd5: begin one_wire_buffer <= 1'bz; end	//æ€»çº¿é‡Šæ”¾
                        4'd6: begin num_delay <= 20'd2;state <= DELAY;state_back <= WRITE; end	//å»¶æ—¶2usæ—¶é—´
                        //back to main
                        4'd7: begin num_delay <= 20'd80;state <= DELAY;state_back <= WRITE; end	//å»¶æ—¶80usæ—¶é—´
                        4'd8: begin state <= MAIN; end	//è¿”å›MAINçŠ¶æ€
                        default: state <= IDLE;
                    endcase
                end
            READ:begin		//æŒ‰ç…§DS18B20ZèŠ¯ç‰‡å•æ€»çº¿æ—¶åºè¿›è¡Œè¯»æ“ä½
                    if(cnt <= 3'd6) begin	//å…±éœ€è¦æ¥æ”bitçš„æ•°æ®ï¼Œè¿™é‡Œæ§åˆ¶å¾ªç¯çš„æ¬¡æ•
                        if(cnt_read >= 3'd5) begin cnt_read <= 1'b0; cnt <= cnt + 1'b1; end
                        else begin cnt_read <= cnt_read + 1'b1; cnt <= cnt; end
                    end else begin
                        if(cnt_read >= 3'd6) begin cnt_read <= 1'b0; cnt <= 1'b0; end	//ä¸¤ä¸ªå˜é‡éƒ½æ¢å¤åˆå€
                        else begin cnt_read <= cnt_read + 1'b1; cnt <= cnt; end
                    end
                    case(cnt_read)
                        //è¯»å– 1bit æ•°æ®çš„ç”¨æ—¶åœ¨60~120usä¹‹é—´ï¼Œæ€»çº¿æ‹‰ä½å5usæ—¶é—´å†…è¯»å–æ•°æ®ï¼Œå‚è€ƒæ•°æ®æ‰‹å†
                        3'd0: begin one_wire_buffer <= 1'b0; end	//æ€»çº¿æ‹‰ä½
                        3'd1: begin num_delay <= 20'd2;state <= DELAY;state_back <= READ; end	//å»¶æ—¶2usæ—¶é—´
                        3'd2: begin one_wire_buffer <= 1'bz; end	//æ€»çº¿é‡Šæ”¾
                        3'd3: begin num_delay <= 20'd5;state <= DELAY;state_back <= READ; end	//å»¶æ—¶5usæ—¶é—´
                        3'd4: begin temperature_buffer[cnt] <= one_wire; end	//è¯»å–DS18B20Zè¿”å›çš„æ€»çº¿æ•°æ®ï¼Œå…ˆæ”¶æœ€ä½ä½
                        3'd5: begin num_delay <= 20'd60;state <= DELAY;state_back <= READ; end	//å»¶æ—¶60usæ—¶é—´
                        //back to main
                        3'd6: begin state <= MAIN; end	//è¿”å›MAINçŠ¶æ€
                        default: state <= IDLE;
                    endcase
                end
            DELAY:begin		//å»¶æ—¶æ§åˆ¶
                    if(cnt_delay >= num_delay) begin	//å»¶æ—¶æ§åˆ¶ï¼Œå»¶æ—¶æ—¶é—´ç”±num_delayæŒ‡å®š
                        cnt_delay <= 1'b0;
                        state <= state_back; 	//å¾ˆå¤šçŠ¶æ€éƒ½éœ€è¦å»¶æ—¶ï¼Œå»¶æ—¶åè¿”å›å“ªä¸ªçŠ¶æ€ç”±state_backæŒ‡å®š
                    end else cnt_delay <= cnt_delay + 1'b1;
                end
        endcase
    end
end

assign one_wire = one_wire_buffer;

//tamp_out
always @ (posedge clk_1mhz or negedge rst_n)
    if ( ~rst_n )
        tamp_out <= 12'd0;
    else if (en) begin
        case(data_out[2:0])
            3'b000:         tamp_out[3:0] <= (data_out[3])?4'd5:4'd0;
            3'b001,3'b010:  tamp_out[3:0] <= (data_out[3])?4'd6:4'd1;
            3'b011:         tamp_out[3:0] <= (data_out[3])?4'd7:4'd2;
            3'b100,3'b101:  tamp_out[3:0] <= (data_out[3])?4'd8:4'd3;
            3'b110,3'b111:  tamp_out[3:0] <= (data_out[3])?4'd9:4'd4;
        endcase
        case(data_out[7:4])
            4'b0000:  begin tamp_out[11:8] <= (data_out[8])?4'd1:4'd0; tamp_out[7:4] <= (data_out[8])?4'd6:4'd0; end
            4'b0001:  begin tamp_out[11:8] <= (data_out[8])?4'd1:4'd0; tamp_out[7:4] <= (data_out[8])?4'd7:4'd1; end
            4'b0010:  begin tamp_out[11:8] <= (data_out[8])?4'd1:4'd0; tamp_out[7:4] <= (data_out[8])?4'd8:4'd2; end
            4'b0011:  begin tamp_out[11:8] <= (data_out[8])?4'd1:4'd0; tamp_out[7:4] <= (data_out[8])?4'd9:4'd3; end
            4'b0100:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd0:4'd4; end

            4'b0101:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd1:4'd5; end
            4'b0110:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd2:4'd6; end
            4'b0111:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd3:4'd7; end
            4'b1000:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd4:4'd8; end
            4'b1001:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd0; tamp_out[7:4] <= (data_out[8])?4'd5:4'd9; end
            
            4'b1010:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd1; tamp_out[7:4] <= (data_out[8])?4'd6:4'd0; end
            4'b1011:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd1; tamp_out[7:4] <= (data_out[8])?4'd7:4'd1; end
            4'b1100:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd1; tamp_out[7:4] <= (data_out[8])?4'd8:4'd2; end
            4'b1101:  begin tamp_out[11:8] <= (data_out[8])?4'd2:4'd1; tamp_out[7:4] <= (data_out[8])?4'd9:4'd3; end

            4'b1110:  begin tamp_out[11:8] <= (data_out[8])?4'd3:4'd1; tamp_out[7:4] <= (data_out[8])?4'd0:4'd4; end
            4'b1111:  begin tamp_out[11:8] <= (data_out[8])?4'd3:4'd1; tamp_out[7:4] <= (data_out[8])?4'd1:4'd5; end
        endcase
    end
 
endmodule