// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3564[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception3604[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<306>;
	.reg .b16 	%rs<191>;
	.reg .b32 	%r<3153>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<370>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r312, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd48, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r321, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r321, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd49, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r313, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r322, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 192;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r323, %r3, %r322;
	add.s32 	%r324, %r323, %r5;
	mul.wide.u32 	%rd56, %r324, 4;
	add.s64 	%rd6, %rd49, %rd56;
	mov.u32 	%r325, 1;
	st.global.u32 	[%rd6], %r325;
	setp.gt.u32 	%p5, %r313, 8191;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r314, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r314, %r313;
	setp.gt.s32 	%p7, %r314, 16383;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r315, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r326, %r314, %r313;
	mul.hi.s32 	%r328, %r326, 715827883;
	shr.u32 	%r329, %r328, 31;
	shr.s32 	%r330, %r328, 3;
	add.s32 	%r6, %r330, %r329;
	mul.lo.s32 	%r331, %r6, -48;
	neg.s32 	%r332, %r326;
	setp.ne.s32 	%p9, %r331, %r332;
	setp.gt.u32 	%p10, %r315, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r316, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r316, %r315;
	setp.lt.s32 	%p13, %r316, 2048;
	and.pred  	%p14, %p12, %p13;
	sub.s32 	%r333, %r316, %r315;
	setp.eq.s32 	%p15, %r333, %r6;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %L258
	ld.param.u32 	%r317, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p17, %r317, 0;
	@%p17 bra 	$L__BB0_12;
// %bb.8:                               // %L260
	ld.param.u32 	%r318, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p18, %r318, %r317;
	setp.gt.s32 	%p19, %r318, 512;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;
// %bb.9:                               // %L270
	ld.param.u32 	%r319, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r318, %r317;
	and.b32  	%r334, %r7, 3;
	setp.ne.s32 	%p21, %r334, 0;
	setp.lt.s32 	%p22, %r319, 0;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_12;
// %bb.10:                              // %L276
	ld.param.u32 	%r320, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p24, %r320, %r319;
	setp.gt.s32 	%p25, %r320, 4096;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_12;
// %bb.11:                              // %L286
	sub.s32 	%r335, %r320, %r319;
	and.b32  	%r336, %r335, 3;
	setp.eq.s32 	%p27, %r336, 0;
	setp.eq.s32 	%p28, %r335, %r7;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_12;
$L__BB0_171:                            // %pass162
	and.b32  	%r168, %r322, 3;
	shr.u32 	%r169, %r322, 2;
	mul.lo.s32 	%r337, %r168, %r169;
	and.b32  	%r338, %r337, 7;
	cvt.rn.f32.s32 	%f205, %r338;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p30, %f788, 0f40000000;
	setp.gtu.f32 	%p305, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p30 bra 	$L__BB0_183;
// %bb.172:
	@%p305 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_173;
$L__BB0_179:
	mov.b32 	%r171, %f788;
	and.b32  	%r339, %r171, 8388607;
	or.b32  	%r3148, %r339, 1065353216;
	mov.b32 	%f783, %r3148;
	add.s32 	%r340, %r171, -1073741824;
	and.b32  	%r3149, %r340, -8388608;
	setp.eq.s32 	%p37, %r3149, 0;
	@%p37 bra 	$L__BB0_182;
// %bb.180:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_181:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r341, %r3149, 192937984;
	add.s32 	%r342, %r3148, %r341;
	mov.b32 	%f217, %r342;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3149, %r3149, %r341;
	mov.b32 	%r3148, %f783;
	setp.ne.s32 	%p38, %r3149, 0;
	setp.ne.s32 	%p39, %r3148, 0;
	and.pred  	%p40, %p38, %p39;
	@%p40 bra 	$L__BB0_181;
$L__BB0_182:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p41, %r171, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p41;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_183;
$L__BB0_173:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r170, %f172;
	setp.lt.u32 	%p32, %r170, 1073741824;
	@%p32 bra 	$L__BB0_178;
// %bb.174:
	setp.lt.u32 	%p33, %r170, -2147483647;
	@%p33 bra 	$L__BB0_176;
// %bb.175:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p36, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p36;
	bra.uni 	$L__BB0_178;
$L__BB0_176:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p34, %f172, 0f40800000;
	@%p34 bra 	$L__BB0_178;
// %bb.177:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p35, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p35;
$L__BB0_178:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_183:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p42, %f226, 0f7F800000;
	mov.b32 	%r343, %f169;
	and.b32  	%r178, %r343, -2147483648;
	@%p42 bra 	$L__BB0_185;
// %bb.184:
	mov.b32 	%r344, %f784;
	or.b32  	%r345, %r178, %r344;
	mov.b32 	%f784, %r345;
$L__BB0_185:                            // %__nv_fmodf.exit
	shl.b32 	%r181, %r322, 1;
	and.b32  	%r182, %r181, 2;
	mul.lo.s32 	%r360, %r182, %r169;
	cvt.rn.f32.s32 	%f259, %r360;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p50, %f734, 0f40000000;
	@%p50 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p51, %f734, 0f4B800000;
	@%p51 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r9, %f734;
	and.b32  	%r361, %r9, 8388607;
	or.b32  	%r3096, %r361, 1065353216;
	mov.b32 	%f733, %r3096;
	add.s32 	%r362, %r9, -1073741824;
	and.b32  	%r3097, %r362, -8388608;
	setp.eq.s32 	%p57, %r3097, 0;
	@%p57 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r363, %r3097, 192937984;
	add.s32 	%r364, %r3096, %r363;
	mov.b32 	%f271, %r364;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3097, %r3097, %r363;
	mov.b32 	%r3096, %f733;
	setp.ne.s32 	%p58, %r3097, 0;
	setp.ne.s32 	%p59, %r3096, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p61, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p61;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p52, %r8, 1073741824;
	@%p52 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p53, %r8, -2147483647;
	@%p53 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p56, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p56;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p54, %f2, 0f40800000;
	@%p54 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p55, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p55;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i2027
	or.b32  	%r183, %r182, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p62, %f280, 0f7F800000;
	@%p62 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r365, %f186;
	and.b32  	%r366, %r365, -2147483648;
	mov.b32 	%r367, %f734;
	or.b32  	%r368, %r366, %r367;
	mov.b32 	%f734, %r368;
$L__BB0_26:                             // %__nv_fmodf.exit2028
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p70, %r183, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p70 bra 	$L__BB0_42;
// %bb.27:                              // %L525
	mul.lo.s32 	%r377, %r183, %r169;
	mul.hi.u32 	%r378, %r377, -1431655765;
	shr.u32 	%r379, %r378, 4;
	mul.lo.s32 	%r380, %r379, 24;
	sub.s32 	%r381, %r377, %r380;
	cvt.rn.f32.s32 	%f311, %r381;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p71, %f738, 0f40000000;
	@%p71 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p72, %f738, 0f4B800000;
	@%p72 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r17, %f738;
	and.b32  	%r382, %r17, 8388607;
	or.b32  	%r3098, %r382, 1065353216;
	mov.b32 	%f737, %r3098;
	add.s32 	%r383, %r17, -1073741824;
	and.b32  	%r3099, %r383, -8388608;
	setp.eq.s32 	%p78, %r3099, 0;
	@%p78 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r3099, 192937984;
	add.s32 	%r385, %r3098, %r384;
	mov.b32 	%f323, %r385;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3099, %r3099, %r384;
	mov.b32 	%r3098, %f737;
	setp.ne.s32 	%p79, %r3099, 0;
	setp.ne.s32 	%p80, %r3098, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p82, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p82;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p73, %r16, 1073741824;
	@%p73 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p74, %r16, -2147483647;
	@%p74 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p77, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p77;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p75, %f21, 0f40800000;
	@%p75 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p76, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p76;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p83, %f332, 0f7F800000;
	@%p83 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r386, %f18;
	and.b32  	%r387, %r386, -2147483648;
	mov.b32 	%r388, %f738;
	or.b32  	%r389, %r387, %r388;
	mov.b32 	%f738, %r389;
$L__BB0_41:                             // %__nv_fmodf.exit2059
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r390, %f333;
	and.b32  	%r391, %r390, -2147483648;
	or.b32  	%r392, %r391, 1056964608;
	mov.b32 	%f334, %r392;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p84, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p84;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p85, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p85;
	cvt.rzi.s32.f32 	%r393, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r394, %r393, 1;
	setp.eq.b32 	%p86, %r394, 1;
	selp.f32 	%f352, %f350, %f351, %p86;
	selp.f32 	%f353, %f351, %f350, %p86;
	and.b32  	%r395, %r393, 2;
	setp.eq.s32 	%p87, %r395, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p87;
	add.s32 	%r396, %r393, 1;
	and.b32  	%r397, %r396, 2;
	setp.eq.s32 	%p88, %r397, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p88;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p89, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p89;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p90, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p90;
$L__BB0_42:                             // %L559
	and.b32  	%r26, %r169, 3;
	setp.eq.s32 	%p91, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p91 bra 	$L__BB0_58;
// %bb.43:                              // %L597
	mul.lo.s32 	%r404, %r182, %r26;
	cvt.u16.u32 	%rs9, %r404;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p92, %f744, 0f40000000;
	@%p92 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p93, %f744, 0f4B800000;
	@%p93 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r28, %f744;
	and.b32  	%r405, %r28, 8388607;
	or.b32  	%r3100, %r405, 1065353216;
	mov.b32 	%f743, %r3100;
	add.s32 	%r406, %r28, -1073741824;
	and.b32  	%r3101, %r406, -8388608;
	setp.eq.s32 	%p99, %r3101, 0;
	@%p99 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r407, %r3101, 192937984;
	add.s32 	%r408, %r3100, %r407;
	mov.b32 	%f376, %r408;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3101, %r3101, %r407;
	mov.b32 	%r3100, %f743;
	setp.ne.s32 	%p100, %r3101, 0;
	setp.ne.s32 	%p101, %r3100, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p103, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p94, %r27, 1073741824;
	@%p94 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p95, %r27, -2147483647;
	@%p95 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p98, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p98;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p96, %f42, 0f40800000;
	@%p96 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p97, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p97;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p104, %f385, 0f7F800000;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r409, %f39;
	and.b32  	%r410, %r409, -2147483648;
	mov.b32 	%r411, %f744;
	or.b32  	%r412, %r410, %r411;
	mov.b32 	%f744, %r412;
$L__BB0_57:                             // %__nv_fmodf.exit2090
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r413, %f386;
	and.b32  	%r414, %r413, -2147483648;
	or.b32  	%r415, %r414, 1056964608;
	mov.b32 	%f387, %r415;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p105, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p105;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p106, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p106;
	cvt.rzi.s32.f32 	%r416, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r417, %r416, 1;
	setp.eq.b32 	%p107, %r417, 1;
	selp.f32 	%f405, %f403, %f404, %p107;
	selp.f32 	%f406, %f404, %f403, %p107;
	and.b32  	%r418, %r416, 2;
	setp.eq.s32 	%p108, %r418, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p108;
	add.s32 	%r419, %r416, 1;
	and.b32  	%r420, %r419, 2;
	setp.eq.s32 	%p109, %r420, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p109;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p110, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p110;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p111, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p111;
$L__BB0_58:                             // %L631
	or.pred  	%p114, %p70, %p91;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p114 bra 	$L__BB0_74;
// %bb.59:                              // %L639
	mul.lo.s32 	%r421, %r183, %r26;
	mul.hi.u32 	%r422, %r421, -1431655765;
	shr.u32 	%r423, %r422, 1;
	mul.lo.s32 	%r424, %r423, 3;
	sub.s32 	%r425, %r421, %r424;
	cvt.rn.f32.s32 	%f417, %r425;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p115, %f750, 0f40000000;
	@%p115 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p116, %f750, 0f4B800000;
	@%p116 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r36, %f750;
	and.b32  	%r426, %r36, 8388607;
	or.b32  	%r3102, %r426, 1065353216;
	mov.b32 	%f749, %r3102;
	add.s32 	%r427, %r36, -1073741824;
	and.b32  	%r3103, %r427, -8388608;
	setp.eq.s32 	%p122, %r3103, 0;
	@%p122 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r428, %r3103, 192937984;
	add.s32 	%r429, %r3102, %r428;
	mov.b32 	%f429, %r429;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3103, %r3103, %r428;
	mov.b32 	%r3102, %f749;
	setp.ne.s32 	%p123, %r3103, 0;
	setp.ne.s32 	%p124, %r3102, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p126, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p117, %r35, 1073741824;
	@%p117 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p118, %r35, -2147483647;
	@%p118 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p121, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p121;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p119, %f63, 0f40800000;
	@%p119 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p120, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p120;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2120
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p127, %f438, 0f7F800000;
	@%p127 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r430, %f60;
	and.b32  	%r431, %r430, -2147483648;
	mov.b32 	%r432, %f750;
	or.b32  	%r433, %r431, %r432;
	mov.b32 	%f750, %r433;
$L__BB0_73:                             // %__nv_fmodf.exit2121
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r434, %f439;
	and.b32  	%r435, %r434, -2147483648;
	or.b32  	%r436, %r435, 1056964608;
	mov.b32 	%f440, %r436;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p128, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p128;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p129, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p129;
	cvt.rzi.s32.f32 	%r437, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r438, %r437, 1;
	setp.eq.b32 	%p130, %r438, 1;
	selp.f32 	%f458, %f456, %f457, %p130;
	selp.f32 	%f459, %f457, %f456, %p130;
	and.b32  	%r439, %r437, 2;
	setp.eq.s32 	%p131, %r439, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p131;
	add.s32 	%r440, %r437, 1;
	and.b32  	%r441, %r440, 2;
	setp.eq.s32 	%p132, %r441, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p132;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p133, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p133;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p134, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p134;
$L__BB0_74:                             // %L673
	and.b32  	%r43, %r322, 2;
	setp.eq.s32 	%p135, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p135 bra 	$L__BB0_76;
// %bb.75:                              // %L682
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L684
	@%p30 bra 	$L__BB0_193;
// %bb.77:
	@%p305 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_78;
$L__BB0_189:
	mov.b32 	%r185, %f788;
	and.b32  	%r448, %r185, 8388607;
	or.b32  	%r3150, %r448, 1065353216;
	mov.b32 	%f787, %r3150;
	add.s32 	%r449, %r185, -1073741824;
	and.b32  	%r3151, %r449, -8388608;
	setp.eq.s32 	%p143, %r3151, 0;
	@%p143 bra 	$L__BB0_192;
// %bb.190:                             // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_191:                            // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r450, %r3151, 192937984;
	add.s32 	%r451, %r3150, %r450;
	mov.b32 	%f479, %r451;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3151, %r3151, %r450;
	mov.b32 	%r3150, %f787;
	setp.ne.s32 	%p144, %r3151, 0;
	setp.ne.s32 	%p145, %r3150, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_191;
$L__BB0_192:                            // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p147, %r185, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_193;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r184, %f189;
	setp.lt.u32 	%p138, %r184, 1073741824;
	@%p138 bra 	$L__BB0_188;
// %bb.79:
	setp.lt.u32 	%p139, %r184, -2147483647;
	@%p139 bra 	$L__BB0_186;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p142, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p142;
	bra.uni 	$L__BB0_188;
$L__BB0_186:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p140, %f189, 0f40800000;
	@%p140 bra 	$L__BB0_188;
// %bb.187:                             // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p141, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p141;
$L__BB0_188:                            // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_193:                            // %__internal_fmodf_kernel.exit.i2151
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p148, %f488, 0f7F800000;
	@%p148 bra 	$L__BB0_195;
// %bb.194:
	mov.b32 	%r452, %f788;
	or.b32  	%r453, %r178, %r452;
	mov.b32 	%f788, %r453;
$L__BB0_195:                            // %__nv_fmodf.exit2152
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p156, %f760, 0f40000000;
	@%p156 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p157, %f760, 0f4B800000;
	@%p157 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r47, %f760;
	and.b32  	%r468, %r47, 8388607;
	or.b32  	%r3104, %r468, 1065353216;
	mov.b32 	%f759, %r3104;
	add.s32 	%r469, %r47, -1073741824;
	and.b32  	%r3105, %r469, -8388608;
	setp.eq.s32 	%p163, %r3105, 0;
	@%p163 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r470, %r3105, 192937984;
	add.s32 	%r471, %r3104, %r470;
	mov.b32 	%f532, %r471;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3105, %r3105, %r470;
	mov.b32 	%r3104, %f759;
	setp.ne.s32 	%p164, %r3105, 0;
	setp.ne.s32 	%p165, %r3104, 0;
	and.pred  	%p166, %p164, %p165;
	@%p166 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p167, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p167;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p158, %r46, 1073741824;
	@%p158 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p159, %r46, -2147483647;
	@%p159 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p162, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p162;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p160, %f88, 0f40800000;
	@%p160 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p161, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p161;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2182
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p168, %f541, 0f7F800000;
	@%p168 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r472, %f203;
	and.b32  	%r473, %r472, -2147483648;
	mov.b32 	%r474, %f760;
	or.b32  	%r475, %r473, %r474;
	mov.b32 	%f760, %r475;
$L__BB0_94:                             // %__nv_fmodf.exit2183
	cvt.rn.f32.s32 	%f572, %r169;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p176, %f764, 0f40000000;
	@%p176 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p177, %f764, 0f4B800000;
	@%p177 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r55, %f764;
	and.b32  	%r484, %r55, 8388607;
	or.b32  	%r3106, %r484, 1065353216;
	mov.b32 	%f763, %r3106;
	add.s32 	%r485, %r55, -1073741824;
	and.b32  	%r3107, %r485, -8388608;
	setp.eq.s32 	%p183, %r3107, 0;
	@%p183 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r486, %r3107, 192937984;
	add.s32 	%r487, %r3106, %r486;
	mov.b32 	%f584, %r487;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3107, %r3107, %r486;
	mov.b32 	%r3106, %f763;
	setp.ne.s32 	%p184, %r3107, 0;
	setp.ne.s32 	%p185, %r3106, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p187, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p178, %r54, 1073741824;
	@%p178 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p179, %r54, -2147483647;
	@%p179 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p182, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p182;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p180, %f107, 0f40800000;
	@%p180 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p181, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p181;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p188, %f593, 0f7F800000;
	@%p188 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r488, %f104;
	and.b32  	%r489, %r488, -2147483648;
	mov.b32 	%r490, %f764;
	or.b32  	%r491, %r489, %r490;
	mov.b32 	%f764, %r491;
$L__BB0_108:                            // %__nv_fmodf.exit2214
	and.b32  	%r65, %r322, 1;
	shr.u32 	%r66, %r322, 4;
	setp.ne.s32 	%p196, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p196 bra 	$L__BB0_124;
// %bb.109:                             // %L889
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p197, %f768, 0f40000000;
	@%p197 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p198, %f768, 0f4B800000;
	@%p198 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r68, %f768;
	and.b32  	%r506, %r68, 8388607;
	or.b32  	%r3108, %r506, 1065353216;
	mov.b32 	%f767, %r3108;
	add.s32 	%r507, %r68, -1073741824;
	and.b32  	%r3109, %r507, -8388608;
	setp.eq.s32 	%p204, %r3109, 0;
	@%p204 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r508, %r3109, 192937984;
	add.s32 	%r509, %r3108, %r508;
	mov.b32 	%f638, %r509;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3109, %r3109, %r508;
	mov.b32 	%r3108, %f767;
	setp.ne.s32 	%p205, %r3109, 0;
	setp.ne.s32 	%p206, %r3108, 0;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p208, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p208;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p199, %r67, 1073741824;
	@%p199 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p200, %r67, -2147483647;
	@%p200 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p203, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p203;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p201, %f124, 0f40800000;
	@%p201 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p202, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p202;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p209, %f647, 0f7F800000;
	@%p209 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r510, %f121;
	and.b32  	%r511, %r510, -2147483648;
	mov.b32 	%r512, %f768;
	or.b32  	%r513, %r511, %r512;
	mov.b32 	%f768, %r513;
$L__BB0_123:                            // %__nv_fmodf.exit2245
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r514, %f648;
	and.b32  	%r515, %r514, -2147483648;
	or.b32  	%r516, %r515, 1056964608;
	mov.b32 	%f649, %r516;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p210, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p210;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p211, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p211;
	cvt.rzi.s32.f32 	%r517, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r518, %r517, 1;
	setp.eq.b32 	%p212, %r518, 1;
	selp.f32 	%f667, %f665, %f666, %p212;
	selp.f32 	%f668, %f666, %f665, %p212;
	and.b32  	%r519, %r517, 2;
	setp.eq.s32 	%p213, %r519, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p213;
	add.s32 	%r520, %r517, 1;
	and.b32  	%r521, %r520, 2;
	setp.eq.s32 	%p214, %r521, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p214;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p215, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p215;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p216, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p216;
$L__BB0_124:                            // %L928
	and.b32  	%r64, %r169, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p196 bra 	$L__BB0_140;
// %bb.125:                             // %L931
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p218, %f774, 0f40000000;
	@%p218 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p219, %f774, 0f4B800000;
	@%p219 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r76, %f774;
	and.b32  	%r522, %r76, 8388607;
	or.b32  	%r3110, %r522, 1065353216;
	mov.b32 	%f773, %r3110;
	add.s32 	%r523, %r76, -1073741824;
	and.b32  	%r3111, %r523, -8388608;
	setp.eq.s32 	%p225, %r3111, 0;
	@%p225 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2270.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2270
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r524, %r3111, 192937984;
	add.s32 	%r525, %r3110, %r524;
	mov.b32 	%f691, %r525;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3111, %r3111, %r524;
	mov.b32 	%r3110, %f773;
	setp.ne.s32 	%p226, %r3111, 0;
	setp.ne.s32 	%p227, %r3110, 0;
	and.pred  	%p228, %p226, %p227;
	@%p228 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2272
	setp.gt.u32 	%p229, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p229;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2249
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p220, %r75, 1073741824;
	@%p220 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p221, %r75, -2147483647;
	@%p221 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p224, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p224;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p222, %f145, 0f40800000;
	@%p222 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2253
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p223, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p223;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2256
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2275
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p230, %f700, 0f7F800000;
	@%p230 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r526, %f142;
	and.b32  	%r527, %r526, -2147483648;
	mov.b32 	%r528, %f774;
	or.b32  	%r529, %r527, %r528;
	mov.b32 	%f774, %r529;
$L__BB0_139:                            // %__nv_fmodf.exit2276
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r530, %f701;
	and.b32  	%r531, %r530, -2147483648;
	or.b32  	%r532, %r531, 1056964608;
	mov.b32 	%f702, %r532;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p231, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p231;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p232, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p232;
	cvt.rzi.s32.f32 	%r533, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r534, %r533, 1;
	setp.eq.b32 	%p233, %r534, 1;
	selp.f32 	%f720, %f718, %f719, %p233;
	selp.f32 	%f721, %f719, %f718, %p233;
	and.b32  	%r535, %r533, 2;
	setp.eq.s32 	%p234, %r535, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p234;
	add.s32 	%r536, %r533, 1;
	and.b32  	%r537, %r536, 2;
	setp.eq.s32 	%p235, %r537, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p235;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p236, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p236;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p237, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p237;
$L__BB0_140:                            // %L965
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p135 bra 	$L__BB0_142;
// %bb.141:                             // %L974
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L976
	setp.gt.u32 	%p239, %r322, 15;
	mov.u32 	%r194, 999999999;
	@%p239 bra 	$L__BB0_197;
// %bb.143:                             // %L1006
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r545, %r322, 6, %r4;
	cvt.u16.u32 	%rs15, %r545;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r546, %rs20;
	and.b32  	%r547, %r546, 255;
	mul.wide.u32 	%rd57, %r547, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.u32 	%r548, [%rd58];
	shl.b32 	%r549, %r548, 16;
	cvt.s32.s16 	%r85, %r548;
	shr.s32 	%r86, %r548, 16;
	or.b32  	%r550, %r549, 65535;
	setp.lt.u32 	%p240, %r550, 589823;
	setp.lt.u32 	%p241, %r548, 786432;
	and.pred  	%p242, %p240, %p241;
	@%p242 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_144;
$L__BB0_196:                            // %L1246
	mul.lo.s32 	%r554, %r86, 290;
	mad.lo.s32 	%r194, %r85, 33, %r554;
$L__BB0_197:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r352, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r353, %r352, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r460, %f489;
	or.b32  	%r354, %r353, 1056964608;
	mov.b32 	%r369, %f282;
	and.b32  	%r461, %r460, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r354;
	and.b32  	%r370, %r369, -2147483648;
	or.b32  	%r462, %r461, 1056964608;
	mov.b32 	%r476, %f542;
	mov.b32 	%r498, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r371, %r370, 1056964608;
	mov.b32 	%f490, %r462;
	and.b32  	%r477, %r476, -2147483648;
	and.b32  	%r499, %r498, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p43, %f231, 0f4B000000;
	mov.b32 	%f283, %r371;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r478, %r477, 1056964608;
	or.b32  	%r500, %r499, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p43;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p44, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p149, %f493, 0f4B000000;
	mov.b32 	%f543, %r478;
	mov.b32 	%f596, %r500;
	selp.f32 	%f234, %f233, %f232, %p44;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p63, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p149;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p150, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p63;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p64, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p150;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p169, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p189, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p64;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p169;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p170, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p189;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p190, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p170;
	selp.f32 	%f602, %f601, %f600, %p190;
	cvt.rzi.s32.f32 	%r355, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r356, %r355, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r463, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p45, %r356, 1;
	cvt.rzi.s32.f32 	%r372, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r464, %r463, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p45;
	and.b32  	%r357, %r355, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r373, %r372, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p151, %r464, 1;
	cvt.rzi.s32.f32 	%r479, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r501, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p46, %r357, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r358, %r355, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p65, %r373, 1;
	selp.f32 	%f508, %f506, %f507, %p151;
	and.b32  	%r465, %r463, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r480, %r479, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r502, %r501, 1;
	selp.f32 	%f247, %f245, %f244, %p45;
	selp.f32 	%f249, %f246, %f248, %p46;
	and.b32  	%r359, %r358, 2;
	setp.eq.f32 	%p48, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p65;
	and.b32  	%r374, %r372, 2;
	setp.eq.s32 	%p152, %r465, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r466, %r463, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p171, %r480, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p191, %r502, 1;
	setp.eq.s32 	%p47, %r359, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p48;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p66, %r374, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r375, %r372, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p151;
	selp.f32 	%f511, %f508, %f510, %p152;
	and.b32  	%r467, %r466, 2;
	setp.eq.f32 	%p154, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p171;
	and.b32  	%r481, %r479, 2;
	selp.f32 	%f614, %f612, %f613, %p191;
	and.b32  	%r503, %r501, 2;
	selp.f32 	%f252, %f247, %f251, %p47;
	setp.gt.f32 	%p49, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p65;
	selp.f32 	%f304, %f301, %f303, %p66;
	and.b32  	%r376, %r375, 2;
	setp.eq.f32 	%p68, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p153, %r467, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p154;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p172, %r481, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r482, %r479, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p192, %r503, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r504, %r501, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p49;
	setp.eq.s32 	%p67, %r376, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p68;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p153;
	setp.gt.f32 	%p155, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p171;
	selp.f32 	%f564, %f561, %f563, %p172;
	and.b32  	%r483, %r482, 2;
	setp.eq.f32 	%p174, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p191;
	selp.f32 	%f617, %f614, %f616, %p192;
	and.b32  	%r505, %r504, 2;
	setp.eq.f32 	%p194, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r348, %f258;
	mov.b32 	%r351, %f255;
	selp.f32 	%f306, %f302, %f305, %p67;
	setp.gt.f32 	%p69, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p155;
	setp.eq.s32 	%p173, %r483, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p174;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p193, %r505, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p194;
	abs.f32 	%f623, %f764;
	xor.b32  	%r347, %r351, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p69;
	mov.b32 	%r456, %f520;
	mov.b32 	%r459, %f517;
	selp.f32 	%f567, %f562, %f566, %p173;
	setp.gt.f32 	%p175, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p193;
	setp.gt.f32 	%p195, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r346, %r348, %r347;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r349, %r351, %r348;
	// end inline asm
	mov.b32 	%r399, %f17;
	mov.b32 	%r400, %f37;
	mov.b32 	%r402, %f16;
	mov.b32 	%r403, %f38;
	mov.b32 	%r443, %f83;
	mov.b32 	%r444, %f85;
	mov.b32 	%r446, %f755;
	mov.b32 	%r447, %f757;
	xor.b32  	%r455, %r459, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p175;
	selp.f32 	%f625, %f624, %f619, %p195;
	// begin inline asm
	cvt.rn.f16x2.f32 %r398, %r400, %r399;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r401, %r403, %r402;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r442, %r444, %r443;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r445, %r447, %r446;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r454, %r456, %r455;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r457, %r459, %r456;
	// end inline asm
	mov.b32 	%r494, %f625;
	mov.b32 	%r493, %f103;
	mov.b32 	%r497, %f622;
	mov.b32 	%r496, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r492, %r494, %r493;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r495, %r497, %r496;
	// end inline asm
	mov.b32 	%r539, %f165;
	mov.b32 	%r540, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r538, %r540, %r539;
	// end inline asm
	mov.b32 	%r542, %f779;
	mov.b32 	%r543, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r541, %r543, %r542;
	// end inline asm
	mul.lo.s32 	%r556, %r168, 24;
	shl.b32 	%r557, %r4, 1;
	and.b32  	%r558, %r557, 2;
	shr.u32 	%r195, %r322, 3;
	bfe.u32 	%r559, %r322, 3, 1;
	or.b32  	%r560, %r558, %r559;
	and.b32  	%r561, %r195, 2;
	or.b32  	%r196, %r561, %r64;
	cvt.u16.u32 	%rs22, %r196;
	mul.lo.s16 	%rs23, %rs22, 171;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 3;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r562, %rs26;
	and.b32  	%r563, %r562, 255;
	and.b16  	%rs27, %rs26, 255;
	mul.wide.u16 	%r564, %rs27, 8;
	add.s32 	%r565, %r556, %r3;
	or.b32  	%r566, %r565, %r560;
	add.s32 	%r567, %r566, %r564;
	mul.wide.u32 	%rd64, %r567, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.u32 	%r197, [%rd65];
	or.b32  	%r568, %r560, 4;
	cvt.u64.u32 	%rd66, %r564;
	cvt.u64.u32 	%rd67, %r565;
	cvt.u64.u32 	%rd68, %r560;
	add.s64 	%rd69, %rd67, %rd68;
	add.s64 	%rd70, %rd69, %rd66;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.u32 	%r198, [%rd72+16];
	cvt.u64.u32 	%rd73, %r556;
	cvt.u64.u32 	%rd74, %r3;
	add.s64 	%rd75, %rd74, %rd73;
	add.s64 	%rd76, %rd75, %rd68;
	add.s64 	%rd77, %rd76, %rd66;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.u32 	%r199, [%rd79+384];
	cvt.u64.u32 	%rd80, %r568;
	add.s64 	%rd81, %rd75, %rd80;
	add.s64 	%rd82, %rd81, %rd66;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.u32 	%r200, [%rd84+384];
	shl.b32 	%r569, %r313, 14;
	shl.b32 	%r570, %r317, 5;
	add.s32 	%r201, %r570, %r569;
	shl.b32 	%r571, %r322, 2;
	and.b32  	%r202, %r571, 16;
	shl.b32 	%r203, %r4, 2;
	and.b32  	%r204, %r571, 12;
	shl.b32 	%r205, %r2, 5;
	and.b32  	%r206, %r322, 4;
	bfe.s32 	%r572, %r322, 2, 1;
	shl.b32 	%r573, %r322, 4;
	and.b32  	%r574, %r181, 8;
	or.b32  	%r575, %r574, %r573;
	bfe.u32 	%r576, %r575, 3, 3;
	mul.lo.s32 	%r207, %r576, 260;
	cvt.u16.u32 	%rs28, %r322;
	and.b16  	%rs29, %rs28, 255;
	mul.lo.s16 	%rs30, %rs29, 171;
	shr.u16 	%rs31, %rs30, 12;
	mul.lo.s16 	%rs32, %rs31, 24;
	sub.s16 	%rs33, %rs28, %rs32;
	cvt.u32.u16 	%r577, %rs33;
	and.b32  	%r208, %r577, 255;
	add.s32 	%r578, %r4, 6;
	add.s32 	%r579, %r5, 192;
	and.b32  	%r580, %r579, 224;
	shr.u32 	%r581, %r578, 3;
	mad.lo.s32 	%r209, %r581, 260, %r580;
	add.s32 	%r582, %r4, 12;
	add.s32 	%r583, %r5, 128;
	and.b32  	%r584, %r583, 224;
	shr.u32 	%r585, %r582, 3;
	mad.lo.s32 	%r210, %r585, 260, %r584;
	add.s32 	%r586, %r4, 18;
	add.s32 	%r587, %r5, 64;
	and.b32  	%r588, %r587, 224;
	shr.u32 	%r589, %r586, 3;
	mad.lo.s32 	%r211, %r589, 260, %r588;
	or.b32  	%r212, %r5, 780;
	add.s32 	%r590, %r4, 30;
	shr.u32 	%r591, %r590, 3;
	mad.lo.s32 	%r213, %r591, 260, %r580;
	add.s32 	%r592, %r4, 36;
	shr.u32 	%r593, %r592, 3;
	mad.lo.s32 	%r214, %r593, 260, %r584;
	add.s32 	%r594, %r4, 42;
	shr.u32 	%r595, %r594, 3;
	mad.lo.s32 	%r215, %r595, 260, %r588;
	or.b32  	%r216, %r5, 1560;
	add.s32 	%r596, %r4, 54;
	shr.u32 	%r597, %r596, 3;
	mad.lo.s32 	%r217, %r597, 260, %r580;
	add.s32 	%r598, %r4, 60;
	bfe.u32 	%r599, %r598, 3, 3;
	mad.lo.s32 	%r218, %r599, 260, %r584;
	mul.lo.s32 	%r600, %r168, 870;
	shr.u32 	%r601, %r4, 1;
	cvt.u16.u32 	%rs34, %r601;
	and.b16  	%rs35, %rs34, 255;
	mul.lo.s16 	%rs36, %rs35, 171;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 3;
	sub.s16 	%rs39, %rs34, %rs38;
	cvt.u32.u16 	%r602, %rs39;
	and.b32  	%r219, %r602, 255;
	mad.lo.s32 	%r603, %r560, 33, %r600;
	mad.lo.s32 	%r220, %r563, 290, %r603;
	add.s32 	%r221, %r220, 132;
	setp.lt.u32 	%p244, %r322, 4;
	setp.eq.s32 	%p245, %r169, 1;
	setp.eq.s32 	%p246, %r169, 4;
	setp.eq.s32 	%p247, %r169, 5;
	selp.b32 	%r604, 0, 392, %p135;
	or.b32  	%r605, %r558, %r66;
	setp.eq.s32 	%p248, %r65, 0;
	selp.b32 	%r222, 0, 784, %p248;
	bfe.s32 	%r606, %r322, 3, 1;
	and.b32  	%r223, %r606, 98;
	and.b32  	%r224, %r572, 196;
	or.b32  	%r225, %r605, %r604;
	or.b32  	%r607, %r223, %r222;
	add.s32 	%r608, %r607, %r224;
	add.s32 	%r226, %r608, %r225;
	add.s32 	%r609, %r608, 1576;
	add.s32 	%r227, %r609, %r225;
	or.b32  	%r610, %r605, 4;
	or.b32  	%r228, %r610, %r604;
	add.s32 	%r229, %r608, %r228;
	add.s32 	%r230, %r609, %r228;
	selp.b32 	%r611, 8, 400, %p135;
	or.b32  	%r231, %r605, %r611;
	add.s32 	%r232, %r608, %r231;
	add.s32 	%r233, %r609, %r231;
	or.b32  	%r234, %r610, %r611;
	add.s32 	%r235, %r608, %r234;
	add.s32 	%r236, %r609, %r234;
	and.b32  	%r612, %r4, 1;
	neg.s32 	%r613, %r612;
	and.b32  	%r614, %r613, 392;
	and.b32  	%r615, %r606, 1576;
	mul.lo.s32 	%r616, %r66, 784;
	and.b32  	%r617, %r181, 6;
	shr.u32 	%r618, %r4, 2;
	bfe.s32 	%r619, %r4, 1, 1;
	and.b32  	%r620, %r619, 196;
	or.b32  	%r621, %r616, %r64;
	or.b32  	%r622, %r621, %r617;
	mad.lo.s32 	%r623, %r618, 98, %r622;
	add.s32 	%r624, %r623, %r614;
	add.s32 	%r625, %r624, %r615;
	add.s32 	%r237, %r625, %r620;
	add.s32 	%r238, %r237, 8;
	mul.lo.s32 	%r626, %r315, 786432;
	mad.lo.s32 	%r627, %r319, 192, %r626;
	or.b32  	%r628, %r203, %r195;
	cvt.u16.u32 	%rs40, %r628;
	and.b16  	%rs41, %rs40, 255;
	mul.lo.s16 	%rs42, %rs41, 171;
	shr.u16 	%rs43, %rs42, 9;
	and.b16  	%rs44, %rs43, 24;
	add.s16 	%rs45, %rs40, %rs44;
	shl.b16 	%rs46, %rs45, 3;
	cvt.u32.u16 	%r629, %rs46;
	and.b32  	%r239, %r629, 248;
	and.b32  	%r240, %r322, 7;
	cvt.s64.s32 	%rd23, %r627;
	add.s32 	%r630, %r220, %r219;
	mul.wide.u32 	%rd85, %r630, 4;
	mov.u64 	%rd86, shmem;
	add.s64 	%rd24, %rd86, %rd85;
	add.s32 	%r631, %r221, %r219;
	mul.wide.u32 	%rd87, %r631, 4;
	add.s64 	%rd25, %rd86, %rd87;
	cvt.u64.u32 	%rd88, %r220;
	cvt.u64.u16 	%rd89, %rs39;
	and.b64  	%rd90, %rd89, 255;
	add.s64 	%rd91, %rd88, %rd90;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd26, %rd86, %rd92;
	cvt.u64.u32 	%rd93, %r221;
	add.s64 	%rd94, %rd93, %rd90;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd27, %rd86, %rd95;
	or.pred  	%p249, %p244, %p245;
	and.b32  	%r632, %r322, 24;
	setp.eq.s32 	%p250, %r632, 8;
	or.pred  	%p251, %p249, %p250;
	or.pred  	%p252, %p251, %p246;
	setp.eq.s32 	%p253, %r632, 24;
	or.pred  	%p254, %p247, %p253;
	selp.b32 	%r241, 1145324612, -286331154, %p251;
	or.pred  	%p1, %p252, %p254;
	selp.b32 	%r242, 1145324612, -286331154, %p249;
	add.s32 	%r633, %r169, -1;
	setp.lt.u32 	%p255, %r633, 3;
	or.pred  	%p2, %p244, %p255;
	setp.eq.s32 	%p256, %r632, 16;
	or.pred  	%p3, %p256, %p253;
	selp.b32 	%r243, 1145324612, -286331154, %p256;
	add.s32 	%r89, %r219, 3;
	and.b16  	%rs7, %rs39, 255;
	add.s32 	%r88, %r219, 27;
	or.b16  	%rs8, %rs7, 24;
	mov.u32 	%r90, 0;
	mov.u16 	%rs1, 0;
	selp.b32 	%r134, %r242, %r243, %p2;
	or.pred  	%p288, %p2, %p3;
	mov.u32 	%r110, %r90;
	mov.u32 	%r111, %r90;
	mov.u32 	%r112, %r90;
	bra.uni 	$L__BB0_198;
$L__BB0_169:                            // %L40300
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r165, %r90, 48;
	add.s32 	%r89, %r89, 48;
	add.s16 	%rs1, %rs1, 48;
	add.s32 	%r88, %r88, 48;
	setp.ne.s32 	%p304, %r90, 8112;
	mov.u32 	%r90, %r165;
	@%p304 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_170;
$L__BB0_198:                            // %L1929
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r634, %r90, %r313;
	setp.lt.s32 	%p257, %r634, %r314;
	@%p257 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_170;
$L__BB0_199:                            // %oksrem883
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p258, %r206, 0;
	mul.hi.u32 	%r731, %r90, -1431655765;
	shr.u32 	%r732, %r731, 5;
	mul.lo.s32 	%r246, %r732, 48;
	add.s32 	%r733, %r246, %r203;
	or.b32  	%r734, %r733, %r195;
	shr.s32 	%r735, %r733, 31;
	shr.u32 	%r736, %r735, 19;
	add.s32 	%r737, %r734, %r736;
	and.b32  	%r738, %r737, 253952;
	sub.s32 	%r739, %r734, %r738;
	shl.b32 	%r740, %r739, 14;
	or.b32  	%r741, %r740, %r202;
	or.b32  	%r742, %r741, %r204;
	or.b32  	%r743, %r742, %r205;
	add.s32 	%r744, %r201, %r743;
	shr.s32 	%r745, %r744, 31;
	shr.u32 	%r746, %r745, 5;
	add.s32 	%r747, %r744, %r746;
	shr.s32 	%r748, %r747, 27;
	setp.lt.s32 	%p259, %r744, 0;
	and.b32  	%r749, %r747, -134217728;
	setp.ne.s32 	%p260, %r749, %r744;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r750, 1, 0, %p261;
	sub.s32 	%r751, %r750, %r748;
	shl.b32 	%r752, %r751, 27;
	add.s32 	%r753, %r752, %r744;
	mul.wide.s32 	%rd96, %r753, 4;
	add.s64 	%rd97, %rd3, %rd96;
	ld.global.v4.u32 	{%r754, %r755, %r756, %r757}, [%rd97];
	add.s32 	%r758, %r734, 24;
	shr.s32 	%r759, %r758, 31;
	shr.u32 	%r760, %r759, 19;
	add.s32 	%r761, %r758, %r760;
	and.b32  	%r762, %r761, 253952;
	sub.s32 	%r763, %r758, %r762;
	shl.b32 	%r764, %r763, 14;
	or.b32  	%r765, %r764, %r202;
	or.b32  	%r766, %r765, %r204;
	or.b32  	%r767, %r766, %r205;
	add.s32 	%r768, %r201, %r767;
	shr.s32 	%r769, %r768, 31;
	shr.u32 	%r770, %r769, 5;
	add.s32 	%r771, %r768, %r770;
	shr.s32 	%r772, %r771, 27;
	setp.lt.s32 	%p262, %r768, 0;
	and.b32  	%r773, %r771, -134217728;
	setp.ne.s32 	%p263, %r773, %r768;
	and.pred  	%p264, %p262, %p263;
	selp.u32 	%r774, 1, 0, %p264;
	sub.s32 	%r775, %r774, %r772;
	shl.b32 	%r776, %r775, 27;
	add.s32 	%r777, %r776, %r768;
	mul.wide.s32 	%rd98, %r777, 4;
	add.s64 	%rd99, %rd3, %rd98;
	ld.global.v4.u32 	{%r778, %r779, %r780, %r781}, [%rd99];
	selp.b32 	%r782, %r756, %r754, %p258;
	shfl.sync.bfly.b32	%r783, %r782, 4, 31, -1;
	selp.b32 	%r637, %r754, %r783, %p258;
	selp.b32 	%r642, %r783, %r756, %p258;
	selp.b32 	%r784, %r757, %r755, %p258;
	shfl.sync.bfly.b32	%r785, %r784, 4, 31, -1;
	selp.b32 	%r645, %r755, %r785, %p258;
	selp.b32 	%r650, %r785, %r757, %p258;
	selp.b32 	%r786, %r780, %r778, %p258;
	shfl.sync.bfly.b32	%r787, %r786, 4, 31, -1;
	selp.b32 	%r653, %r778, %r787, %p258;
	selp.b32 	%r658, %r787, %r780, %p258;
	selp.b32 	%r788, %r781, %r779, %p258;
	shfl.sync.bfly.b32	%r789, %r788, 4, 31, -1;
	selp.b32 	%r661, %r779, %r789, %p258;
	selp.b32 	%r666, %r789, %r781, %p258;
	shl.b32 	%r638, %r642, 4;
	mov.u32 	%r636, 252645135;
	// begin inline asm
	lop3.b32 %r668, %r636, %r637, %r638, 202;
	// end inline asm
	shr.u32 	%r641, %r637, 4;
	// begin inline asm
	lop3.b32 %r684, %r636, %r641, %r642, 202;
	// end inline asm
	shl.b32 	%r646, %r650, 4;
	// begin inline asm
	lop3.b32 %r676, %r636, %r645, %r646, 202;
	// end inline asm
	shr.u32 	%r649, %r645, 4;
	// begin inline asm
	lop3.b32 %r692, %r636, %r649, %r650, 202;
	// end inline asm
	shl.b32 	%r654, %r658, 4;
	// begin inline asm
	lop3.b32 %r669, %r636, %r653, %r654, 202;
	// end inline asm
	shr.u32 	%r657, %r653, 4;
	// begin inline asm
	lop3.b32 %r685, %r636, %r657, %r658, 202;
	// end inline asm
	shl.b32 	%r662, %r666, 4;
	// begin inline asm
	lop3.b32 %r677, %r636, %r661, %r662, 202;
	// end inline asm
	shr.u32 	%r665, %r661, 4;
	// begin inline asm
	lop3.b32 %r693, %r636, %r665, %r666, 202;
	// end inline asm
	mov.u32 	%r670, 25152;
	// begin inline asm
	prmt.b32 %r700, %r668, %r669, %r670;
	// end inline asm
	mov.u32 	%r674, 29521;
	// begin inline asm
	prmt.b32 %r716, %r668, %r669, %r674;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r676, %r677, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r724, %r676, %r677, %r674;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r684, %r685, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r684, %r685, %r674;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r692, %r693, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r725, %r692, %r693, %r674;
	// end inline asm
	mov.u32 	%r726, 21520;
	// begin inline asm
	prmt.b32 %r699, %r700, %r701, %r726;
	// end inline asm
	mov.u32 	%r730, 30258;
	// begin inline asm
	prmt.b32 %r703, %r700, %r701, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r708, %r709, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r708, %r709, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r716, %r717, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r719, %r716, %r717, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r724, %r725, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r727, %r724, %r725, %r730;
	// end inline asm
	mul.hi.s32 	%r790, %r734, 715827883;
	shr.u32 	%r791, %r790, 31;
	shr.s32 	%r792, %r790, 2;
	add.s32 	%r793, %r792, %r791;
	mul.lo.s32 	%r794, %r793, 24;
	sub.s32 	%r795, %r734, %r794;
	add.s32 	%r796, %r795, %r207;
	mul.wide.s32 	%rd100, %r796, 4;
	add.s64 	%rd102, %rd86, %rd100;
	st.shared.u32 	[%rd102], %r699;
	add.s32 	%r797, %r796, 128;
	mul.wide.u32 	%rd103, %r797, 4;
	add.s64 	%rd104, %rd86, %rd103;
	st.shared.u32 	[%rd104], %r707;
	add.s32 	%r798, %r796, 64;
	mul.wide.u32 	%rd105, %r798, 4;
	add.s64 	%rd106, %rd86, %rd105;
	st.shared.u32 	[%rd106], %r703;
	add.s32 	%r799, %r796, 192;
	mul.wide.u32 	%rd107, %r799, 4;
	add.s64 	%rd108, %rd86, %rd107;
	st.shared.u32 	[%rd108], %r711;
	add.s32 	%r800, %r796, 32;
	mul.wide.u32 	%rd109, %r800, 4;
	add.s64 	%rd110, %rd86, %rd109;
	st.shared.u32 	[%rd110], %r715;
	add.s32 	%r801, %r796, 160;
	mul.wide.u32 	%rd111, %r801, 4;
	add.s64 	%rd112, %rd86, %rd111;
	st.shared.u32 	[%rd112], %r723;
	add.s32 	%r802, %r796, 96;
	mul.wide.u32 	%rd113, %r802, 4;
	add.s64 	%rd114, %rd86, %rd113;
	st.shared.u32 	[%rd114], %r719;
	add.s32 	%r803, %r796, 224;
	mul.wide.u32 	%rd115, %r803, 4;
	add.s64 	%rd116, %rd86, %rd115;
	st.shared.u32 	[%rd116], %r727;
	bar.sync 	0;
	add.s32 	%r804, %r246, %r208;
	cvt.u16.u32 	%rs47, %r804;
	mul.hi.s16 	%rs48, %rs47, 10923;
	shr.u16 	%rs49, %rs48, 15;
	shr.s16 	%rs50, %rs48, 2;
	add.s16 	%rs51, %rs50, %rs49;
	mul.lo.s16 	%rs52, %rs51, 24;
	sub.s16 	%rs53, %rs47, %rs52;
	cvt.s32.s16 	%r247, %rs53;
	add.s32 	%r805, %r5, %r247;
	mul.wide.s32 	%rd117, %r805, 4;
	add.s64 	%rd118, %rd86, %rd117;
	ld.shared.u32 	%r248, [%rd118];
	add.s32 	%r806, %r209, %r247;
	mul.wide.s32 	%rd119, %r806, 4;
	add.s64 	%rd120, %rd86, %rd119;
	ld.shared.u32 	%r249, [%rd120];
	add.s32 	%r807, %r210, %r247;
	mul.wide.u32 	%rd121, %r807, 4;
	add.s64 	%rd122, %rd86, %rd121;
	ld.shared.u32 	%r250, [%rd122];
	add.s32 	%r808, %r211, %r247;
	mul.wide.u32 	%rd123, %r808, 4;
	add.s64 	%rd124, %rd86, %rd123;
	ld.shared.u32 	%r251, [%rd124];
	add.s32 	%r809, %r212, %r247;
	mul.wide.u32 	%rd125, %r809, 4;
	add.s64 	%rd126, %rd86, %rd125;
	ld.shared.u32 	%r252, [%rd126];
	add.s32 	%r810, %r213, %r247;
	mul.wide.u32 	%rd127, %r810, 4;
	add.s64 	%rd128, %rd86, %rd127;
	ld.shared.u32 	%r253, [%rd128];
	add.s32 	%r811, %r214, %r247;
	mul.wide.u32 	%rd129, %r811, 4;
	add.s64 	%rd130, %rd86, %rd129;
	ld.shared.u32 	%r254, [%rd130];
	add.s32 	%r812, %r215, %r247;
	mul.wide.u32 	%rd131, %r812, 4;
	add.s64 	%rd132, %rd86, %rd131;
	ld.shared.u32 	%r255, [%rd132];
	add.s32 	%r813, %r216, %r247;
	mul.wide.u32 	%rd133, %r813, 4;
	add.s64 	%rd134, %rd86, %rd133;
	ld.shared.u32 	%r256, [%rd134];
	add.s32 	%r814, %r217, %r247;
	mul.wide.u32 	%rd135, %r814, 4;
	add.s64 	%rd136, %rd86, %rd135;
	ld.shared.u32 	%r257, [%rd136];
	add.s32 	%r815, %r218, %r247;
	mul.wide.s32 	%rd137, %r815, 4;
	add.s64 	%rd138, %rd86, %rd137;
	ld.shared.u32 	%r258, [%rd138];
	bar.sync 	0;
	shfl.sync.idx.b32	%r259, %r194, 0, 31, -1;
	shfl.sync.idx.b32	%r260, %r194, 1, 31, -1;
	shfl.sync.idx.b32	%r261, %r194, 2, 31, -1;
	shfl.sync.idx.b32	%r262, %r194, 3, 31, -1;
	shfl.sync.idx.b32	%r263, %r194, 4, 31, -1;
	shfl.sync.idx.b32	%r264, %r194, 5, 31, -1;
	shfl.sync.idx.b32	%r265, %r194, 6, 31, -1;
	shfl.sync.idx.b32	%r266, %r194, 7, 31, -1;
	shfl.sync.idx.b32	%r267, %r194, 8, 31, -1;
	shfl.sync.idx.b32	%r268, %r194, 9, 31, -1;
	shfl.sync.idx.b32	%r269, %r194, 10, 31, -1;
	shfl.sync.idx.b32	%r270, %r194, 11, 31, -1;
	shfl.sync.idx.b32	%r271, %r194, 12, 31, -1;
	shfl.sync.idx.b32	%r272, %r194, 13, 31, -1;
	shfl.sync.idx.b32	%r273, %r194, 14, 31, -1;
	shfl.sync.idx.b32	%r274, %r194, 15, 31, -1;
	setp.eq.s32 	%p265, %r259, 999999999;
	@%p265 bra 	$L__BB0_145;
// %bb.200:                             // %oksrem2312
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r816, %r259, %r247;
	mul.wide.s32 	%rd139, %r816, 4;
	add.s64 	%rd141, %rd86, %rd139;
	st.shared.u32 	[%rd141], %r248;
	setp.eq.s32 	%p266, %r260, 999999999;
	@%p266 bra 	$L__BB0_146;
// %bb.201:                             // %oksrem2380
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r817, %r260, %r247;
	mul.wide.s32 	%rd142, %r817, 4;
	add.s64 	%rd144, %rd86, %rd142;
	st.shared.u32 	[%rd144], %r249;
	setp.eq.s32 	%p267, %r261, 999999999;
	@%p267 bra 	$L__BB0_147;
// %bb.202:                             // %oksrem2448
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r818, %r261, %r247;
	mul.wide.s32 	%rd145, %r818, 4;
	add.s64 	%rd147, %rd86, %rd145;
	st.shared.u32 	[%rd147], %r250;
	setp.eq.s32 	%p268, %r262, 999999999;
	@%p268 bra 	$L__BB0_148;
// %bb.203:                             // %oksrem2516
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r819, %r262, %r247;
	mul.wide.s32 	%rd148, %r819, 4;
	add.s64 	%rd150, %rd86, %rd148;
	st.shared.u32 	[%rd150], %r251;
	setp.eq.s32 	%p269, %r263, 999999999;
	@%p269 bra 	$L__BB0_149;
// %bb.204:                             // %oksrem2584
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r820, %r263, %r247;
	mul.wide.s32 	%rd151, %r820, 4;
	add.s64 	%rd153, %rd86, %rd151;
	st.shared.u32 	[%rd153], %r252;
	setp.eq.s32 	%p270, %r264, 999999999;
	@%p270 bra 	$L__BB0_150;
// %bb.205:                             // %oksrem2652
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r821, %r264, %r247;
	mul.wide.s32 	%rd154, %r821, 4;
	add.s64 	%rd156, %rd86, %rd154;
	st.shared.u32 	[%rd156], %r253;
	setp.eq.s32 	%p271, %r265, 999999999;
	@%p271 bra 	$L__BB0_151;
// %bb.206:                             // %oksrem2720
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r822, %r265, %r247;
	mul.wide.s32 	%rd157, %r822, 4;
	add.s64 	%rd159, %rd86, %rd157;
	st.shared.u32 	[%rd159], %r254;
	setp.eq.s32 	%p272, %r266, 999999999;
	@%p272 bra 	$L__BB0_152;
// %bb.207:                             // %oksrem2788
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r823, %r266, %r247;
	mul.wide.s32 	%rd160, %r823, 4;
	add.s64 	%rd162, %rd86, %rd160;
	st.shared.u32 	[%rd162], %r255;
	setp.eq.s32 	%p273, %r267, 999999999;
	@%p273 bra 	$L__BB0_153;
// %bb.208:                             // %oksrem2856
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r824, %r267, %r247;
	mul.wide.s32 	%rd163, %r824, 4;
	add.s64 	%rd165, %rd86, %rd163;
	st.shared.u32 	[%rd165], %r256;
	setp.eq.s32 	%p274, %r268, 999999999;
	@%p274 bra 	$L__BB0_154;
// %bb.209:                             // %oksrem2924
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r825, %r268, %r247;
	mul.wide.s32 	%rd166, %r825, 4;
	add.s64 	%rd168, %rd86, %rd166;
	st.shared.u32 	[%rd168], %r257;
	setp.eq.s32 	%p275, %r269, 999999999;
	@%p275 bra 	$L__BB0_155;
// %bb.210:                             // %oksrem2993
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.gt.u32 	%p276, %r4, 3;
	selp.b32 	%r826, 0, %r258, %p276;
	add.s32 	%r827, %r269, %r247;
	mul.wide.s32 	%rd169, %r827, 4;
	add.s64 	%rd171, %rd86, %rd169;
	st.shared.u32 	[%rd171], %r826;
	setp.eq.s32 	%p277, %r270, 999999999;
	@%p277 bra 	$L__BB0_156;
// %bb.211:                             // %oksrem3061
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r828, %r270, %r247;
	mul.wide.s32 	%rd172, %r828, 4;
	add.s64 	%rd174, %rd86, %rd172;
	mov.u32 	%r829, 0;
	st.shared.u32 	[%rd174], %r829;
	setp.eq.s32 	%p278, %r271, 999999999;
	@%p278 bra 	$L__BB0_157;
// %bb.212:                             // %oksrem3128
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r830, %r271, %r247;
	mul.wide.s32 	%rd175, %r830, 4;
	add.s64 	%rd177, %rd86, %rd175;
	st.shared.u32 	[%rd177], %r829;
	setp.eq.s32 	%p279, %r272, 999999999;
	@%p279 bra 	$L__BB0_158;
// %bb.213:                             // %oksrem3195
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r832, %r272, %r247;
	mul.wide.s32 	%rd178, %r832, 4;
	add.s64 	%rd180, %rd86, %rd178;
	st.shared.u32 	[%rd180], %r829;
	setp.eq.s32 	%p280, %r273, 999999999;
	@%p280 bra 	$L__BB0_159;
// %bb.214:                             // %oksrem3262
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r834, %r273, %r247;
	mul.wide.s32 	%rd181, %r834, 4;
	add.s64 	%rd183, %rd86, %rd181;
	st.shared.u32 	[%rd183], %r829;
	setp.eq.s32 	%p281, %r274, 999999999;
	@%p281 bra 	$L__BB0_160;
// %bb.215:                             // %oksrem3329
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p282, %r196, 3;
	add.s32 	%r837, %r274, %r247;
	mul.wide.s32 	%rd184, %r837, 4;
	add.s64 	%rd186, %rd86, %rd184;
	st.shared.u32 	[%rd186], %r829;
	bar.sync 	0;
	mov.u32 	%r94, %r829;
	mov.u32 	%r95, %r829;
	mov.u32 	%r96, %r829;
	mov.u32 	%r97, %r829;
	mov.u32 	%r98, %r829;
	mov.u32 	%r99, %r829;
	mov.u32 	%r100, %r829;
	mov.u32 	%r101, %r829;
	mov.u32 	%r102, %r829;
	mov.u32 	%r103, %r829;
	mov.u32 	%r104, %r829;
	mov.u32 	%r105, %r829;
	mov.u32 	%r106, %r829;
	mov.u32 	%r107, %r829;
	mov.u32 	%r108, %r829;
	mov.u32 	%r109, %r829;
	@%p282 bra 	$L__BB0_161;
// %bb.216:                             // %oksrem3398
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r275, %r246, %r219;
	ld.shared.u32 	%r94, [%rd24];
	ld.shared.u32 	%r95, [%rd25];
	ld.shared.u32 	%r96, [%rd26+12];
	ld.shared.u32 	%r97, [%rd27+12];
	ld.shared.u32 	%r98, [%rd26+24];
	ld.shared.u32 	%r99, [%rd27+24];
	ld.shared.u32 	%r100, [%rd26+36];
	ld.shared.u32 	%r101, [%rd27+36];
	add.s32 	%r838, %r275, 12;
	mul.hi.u32 	%r839, %r838, -1431655765;
	shr.u32 	%r840, %r839, 4;
	mul.lo.s32 	%r841, %r840, 24;
	sub.s32 	%r842, %r838, %r841;
	add.s32 	%r843, %r220, %r842;
	mul.wide.u32 	%rd187, %r843, 4;
	add.s64 	%rd189, %rd86, %rd187;
	ld.shared.u32 	%r102, [%rd189];
	add.s32 	%r844, %r221, %r842;
	mul.wide.u32 	%rd190, %r844, 4;
	add.s64 	%rd191, %rd86, %rd190;
	ld.shared.u32 	%r103, [%rd191];
	ld.shared.u32 	%r104, [%rd26+60];
	ld.shared.u32 	%r105, [%rd27+60];
	cvt.u16.u32 	%rs54, %r275;
	add.s16 	%rs55, %rs54, 18;
	mul.hi.s16 	%rs56, %rs55, 10923;
	shr.u16 	%rs57, %rs56, 15;
	shr.s16 	%rs58, %rs56, 2;
	add.s16 	%rs59, %rs58, %rs57;
	mul.lo.s16 	%rs60, %rs59, 24;
	sub.s16 	%rs61, %rs55, %rs60;
	cvt.s32.s16 	%r845, %rs61;
	add.s32 	%r846, %r220, %r845;
	mul.wide.s32 	%rd192, %r846, 4;
	add.s64 	%rd193, %rd86, %rd192;
	ld.shared.u32 	%r106, [%rd193];
	add.s32 	%r847, %r221, %r845;
	mul.wide.u32 	%rd194, %r847, 4;
	add.s64 	%rd195, %rd86, %rd194;
	ld.shared.u32 	%r107, [%rd195];
	add.s16 	%rs62, %rs54, 21;
	mul.hi.s16 	%rs63, %rs62, 10923;
	shr.u16 	%rs64, %rs63, 15;
	shr.s16 	%rs65, %rs63, 2;
	add.s16 	%rs66, %rs65, %rs64;
	mul.lo.s16 	%rs67, %rs66, 24;
	sub.s16 	%rs68, %rs62, %rs67;
	cvt.s32.s16 	%r848, %rs68;
	add.s32 	%r849, %r220, %r848;
	mul.wide.s32 	%rd196, %r849, 4;
	add.s64 	%rd197, %rd86, %rd196;
	ld.shared.u32 	%r108, [%rd197];
	add.s32 	%r850, %r221, %r848;
	mul.wide.u32 	%rd198, %r850, 4;
	add.s64 	%rd199, %rd86, %rd198;
	ld.shared.u32 	%r109, [%rd199];
$L__BB0_161:                            // %L10559
                                        //   in Loop: Header=BB0_198 Depth=1
	bar.sync 	0;
	mov.u16 	%rs2, %rs1;
	mov.u32 	%r113, %r829;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L25420
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r113, %r113, 6;
	add.s16 	%rs2, %rs2, 6;
	setp.ne.s32 	%p293, %r113, 24;
	@%p293 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10577
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p283, %r113, 0;
	selp.b32 	%r1244, %r94, 0, %p283;
	setp.eq.s32 	%p284, %r113, 6;
	selp.b32 	%r1245, %r98, %r1244, %p284;
	setp.eq.s32 	%p285, %r113, 12;
	selp.b32 	%r1246, %r102, %r1245, %p285;
	setp.eq.s32 	%p286, %r113, 18;
	selp.b32 	%r1247, %r106, %r1246, %p286;
	selp.b32 	%r1248, %r95, 0, %p283;
	selp.b32 	%r1249, %r99, %r1248, %p284;
	selp.b32 	%r1250, %r103, %r1249, %p285;
	selp.b32 	%r1251, %r107, %r1250, %p286;
	selp.b32 	%r1252, %r96, 0, %p283;
	selp.b32 	%r1253, %r100, %r1252, %p284;
	selp.b32 	%r1254, %r104, %r1253, %p285;
	selp.b32 	%r1255, %r108, %r1254, %p286;
	selp.b32 	%r1256, %r97, 0, %p283;
	selp.b32 	%r1257, %r101, %r1256, %p284;
	selp.b32 	%r1258, %r105, %r1257, %p285;
	selp.b32 	%r1259, %r109, %r1258, %p286;
	mov.u16 	%rs106, 25600;
	// begin inline asm
	mov.b32 %r857, {%rs106, %rs106};
	// end inline asm
	mov.u16 	%rs108, 21504;
	// begin inline asm
	mov.b32 %r868, {%rs108, %rs108};
	// end inline asm
	xor.b32  	%r856, %r1247, -2004318072;
	mov.u32 	%r993, 983055;
	// begin inline asm
	lop3.b32 %r854, %r993, %r856, %r857, 202;
	// end inline asm
	mov.u16 	%rs112, 18432;
	// begin inline asm
	mov.b32 %r858, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r859, %r857, %r858;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r862, %r854, %r859;
	// end inline asm
	mov.u32 	%r1004, 15728880;
	// begin inline asm
	lop3.b32 %r865, %r1004, %r856, %r868, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r869, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r870, %r868, %r869;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r873, %r865, %r870;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs108, %rs108};
	// end inline asm
	xor.b32  	%r902, %r1251, -2004318072;
	// begin inline asm
	lop3.b32 %r900, %r993, %r902, %r903, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r905, %r903, %r904;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r908, %r900, %r905;
	// end inline asm
	// begin inline asm
	lop3.b32 %r911, %r1004, %r902, %r914, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r916, %r914, %r915;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r919, %r911, %r916;
	// end inline asm
	// begin inline asm
	mov.b32 %r949, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r960, {%rs108, %rs108};
	// end inline asm
	xor.b32  	%r948, %r1255, -2004318072;
	// begin inline asm
	lop3.b32 %r946, %r993, %r948, %r949, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r950, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r951, %r949, %r950;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r954, %r946, %r951;
	// end inline asm
	// begin inline asm
	lop3.b32 %r957, %r1004, %r948, %r960, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r961, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r962, %r960, %r961;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r965, %r957, %r962;
	// end inline asm
	// begin inline asm
	mov.b32 %r995, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r1006, {%rs108, %rs108};
	// end inline asm
	xor.b32  	%r994, %r1259, -2004318072;
	// begin inline asm
	lop3.b32 %r992, %r993, %r994, %r995, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r996, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r997, %r995, %r996;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1000, %r992, %r997;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1003, %r1004, %r994, %r1006, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1007, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1008, %r1006, %r1007;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1011, %r1003, %r1008;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r197;
    mov.b32 {%r2re, %r2im}, %r862;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1036, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r198;
    mov.b32 {%r2re, %r2im}, %r908;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1039, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r199;
    mov.b32 {%r2re, %r2im}, %r873;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1042, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r200;
    mov.b32 {%r2re, %r2im}, %r919;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1045, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r197;
    mov.b32 {%r2re, %r2im}, %r954;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1048, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r198;
    mov.b32 {%r2re, %r2im}, %r1000;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1051, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r199;
    mov.b32 {%r2re, %r2im}, %r965;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1054, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r200;
    mov.b32 {%r2re, %r2im}, %r1011;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1057, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1060, %r1061}, {%r346, %r349}, {%r1036}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1067, %r1068}, {%r346, %r349}, {%r1039}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1074, %r1075}, {%r346, %r349}, {%r1042}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1081, %r1082}, {%r346, %r349}, {%r1045}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1088, %r1089}, {%r346, %r349}, {%r1048}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1095, %r1096}, {%r346, %r349}, {%r1051}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1102, %r1103}, {%r346, %r349}, {%r1054}, {%r829, %r829};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1109, %r1110}, {%r346, %r349}, {%r1057}, {%r829, %r829};
	// end inline asm
	@%p1 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_163;
$L__BB0_217:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1116, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1118, %r1116, %r1061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1121, %r398, %r1060, %r1118;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1125, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1127, %r1125, %r1068;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1130, %r398, %r1067, %r1127;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1134, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1136, %r1134, %r1075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1139, %r398, %r1074, %r1136;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1143, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1145, %r1143, %r1082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1148, %r398, %r1081, %r1145;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1152, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1154, %r1152, %r1089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1157, %r398, %r1088, %r1154;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1161, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1163, %r1161, %r1096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1166, %r398, %r1095, %r1163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1170, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1172, %r1170, %r1103;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1175, %r398, %r1102, %r1172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1179, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1181, %r1179, %r1110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1184, %r398, %r1109, %r1181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1188, %r401, %r1060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1191, %r398, %r1061, %r1188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1195, %r401, %r1067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r398, %r1068, %r1195;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1202, %r401, %r1074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1205, %r398, %r1075, %r1202;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1209, %r401, %r1081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1212, %r398, %r1082, %r1209;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1216, %r401, %r1088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1219, %r398, %r1089, %r1216;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r401, %r1095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r398, %r1096, %r1223;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1230, %r401, %r1102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1233, %r398, %r1103, %r1230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1237, %r401, %r1109;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1240, %r398, %r1110, %r1237;
	// end inline asm
	setp.gt.u32 	%p287, %r322, 11;
	mov.u32 	%r1330, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1333, %r1334}, {%r442, %r445}, {%r1121, %r1191}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1341, %r1342}, {%r442, %r445}, {%r1130, %r1198}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1349, %r1350}, {%r442, %r445}, {%r1139, %r1205}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1357, %r1358}, {%r442, %r445}, {%r1148, %r1212}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r442, %r445}, {%r1157, %r1219}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1373, %r1374}, {%r442, %r445}, {%r1166, %r1226}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1381, %r1382}, {%r442, %r445}, {%r1175, %r1233}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1389, %r1390}, {%r442, %r445}, {%r1184, %r1240}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r292, %r1333, %r1334, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r293, %r1333, %r1334, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r294, %r1341, %r1342, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r295, %r1341, %r1342, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r296, %r1349, %r1350, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r297, %r1349, %r1350, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r298, %r1357, %r1358, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r299, %r1357, %r1358, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r300, %r1365, %r1366, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r301, %r1365, %r1366, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r302, %r1373, %r1374, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r303, %r1373, %r1374, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r304, %r1381, %r1382, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r305, %r1381, %r1382, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r306, %r1389, %r1390, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r307, %r1389, %r1390, %r730;
	// end inline asm
	add.s16 	%rs117, %rs7, %rs2;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	add.s16 	%rs120, %rs118, %rs119;
	mul.lo.s16 	%rs121, %rs120, 6;
	sub.s16 	%rs122, %rs117, %rs121;
	mul.wide.s16 	%r1396, %rs122, 16;
	add.s32 	%r1397, %r226, %r1396;
	mul.wide.s32 	%rd202, %r1397, 4;
	add.s64 	%rd28, %rd86, %rd202;
	st.shared.u32 	[%rd28], %r292;
	add.s32 	%r1398, %r227, %r1396;
	mul.wide.u32 	%rd204, %r1398, 4;
	add.s64 	%rd29, %rd86, %rd204;
	st.shared.u32 	[%rd29], %r293;
	add.s32 	%r1399, %r229, %r1396;
	mul.wide.s32 	%rd205, %r1399, 4;
	add.s64 	%rd30, %rd86, %rd205;
	st.shared.u32 	[%rd30], %r294;
	add.s32 	%r1400, %r230, %r1396;
	mul.wide.u32 	%rd206, %r1400, 4;
	add.s64 	%rd31, %rd86, %rd206;
	st.shared.u32 	[%rd31], %r295;
	add.s32 	%r1401, %r232, %r1396;
	mul.wide.s32 	%rd207, %r1401, 4;
	add.s64 	%rd32, %rd86, %rd207;
	st.shared.u32 	[%rd32], %r296;
	add.s32 	%r1402, %r233, %r1396;
	mul.wide.u32 	%rd208, %r1402, 4;
	add.s64 	%rd33, %rd86, %rd208;
	st.shared.u32 	[%rd33], %r297;
	add.s32 	%r1403, %r235, %r1396;
	mul.wide.s32 	%rd209, %r1403, 4;
	add.s64 	%rd34, %rd86, %rd209;
	st.shared.u32 	[%rd34], %r298;
	add.s32 	%r1404, %r236, %r1396;
	mul.wide.u32 	%rd210, %r1404, 4;
	add.s64 	%rd35, %rd86, %rd210;
	st.shared.u32 	[%rd35], %r299;
	add.s32 	%r1405, %r89, %r113;
	mul.hi.u32 	%r1406, %r1405, -1431655765;
	shr.u32 	%r1407, %r1406, 2;
	mul.lo.s32 	%r1408, %r1407, 6;
	sub.s32 	%r1409, %r1405, %r1408;
	shl.b32 	%r1410, %r1409, 4;
	add.s32 	%r1411, %r226, %r1410;
	mul.wide.u32 	%rd211, %r1411, 4;
	add.s64 	%rd36, %rd86, %rd211;
	st.shared.u32 	[%rd36], %r300;
	cvt.u64.u32 	%rd212, %r1410;
	cvt.u64.u32 	%rd213, %r225;
	cvt.u64.u32 	%rd214, %r224;
	cvt.u64.u32 	%rd215, %r223;
	cvt.u64.u32 	%rd216, %r222;
	add.s64 	%rd217, %rd216, %rd215;
	add.s64 	%rd218, %rd217, %rd214;
	add.s64 	%rd37, %rd218, %rd213;
	add.s64 	%rd219, %rd37, %rd212;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd38, %rd86, %rd220;
	st.shared.u32 	[%rd38+6304], %r301;
	add.s32 	%r1412, %r229, %r1410;
	mul.wide.u32 	%rd221, %r1412, 4;
	add.s64 	%rd39, %rd86, %rd221;
	st.shared.u32 	[%rd39], %r302;
	cvt.u64.u32 	%rd222, %r228;
	add.s64 	%rd40, %rd218, %rd222;
	add.s64 	%rd223, %rd40, %rd212;
	shl.b64 	%rd224, %rd223, 2;
	add.s64 	%rd41, %rd86, %rd224;
	st.shared.u32 	[%rd41+6304], %r303;
	add.s32 	%r1413, %r232, %r1410;
	mul.wide.u32 	%rd225, %r1413, 4;
	add.s64 	%rd42, %rd86, %rd225;
	st.shared.u32 	[%rd42], %r304;
	cvt.u64.u32 	%rd226, %r231;
	add.s64 	%rd43, %rd218, %rd226;
	add.s64 	%rd227, %rd43, %rd212;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd44, %rd86, %rd228;
	st.shared.u32 	[%rd44+6304], %r305;
	add.s32 	%r1414, %r235, %r1410;
	mul.wide.u32 	%rd229, %r1414, 4;
	add.s64 	%rd45, %rd86, %rd229;
	st.shared.u32 	[%rd45], %r306;
	cvt.u64.u32 	%rd230, %r234;
	add.s64 	%rd46, %rd218, %rd230;
	add.s64 	%rd231, %rd46, %rd212;
	shl.b64 	%rd232, %rd231, 2;
	add.s64 	%rd47, %rd86, %rd232;
	st.shared.u32 	[%rd47+6304], %r307;
	@%p287 bra 	$L__BB0_219;
// %bb.218:                             // %oksrem7085
                                        //   in Loop: Header=BB0_162 Depth=2
	st.shared.u32 	[%rd28], %r292;
	st.shared.u32 	[%rd29], %r293;
	st.shared.u32 	[%rd30], %r294;
	st.shared.u32 	[%rd31], %r295;
	st.shared.u32 	[%rd32], %r296;
	st.shared.u32 	[%rd33], %r297;
	st.shared.u32 	[%rd34], %r298;
	st.shared.u32 	[%rd35], %r299;
	st.shared.u32 	[%rd36], %r300;
	st.shared.u32 	[%rd38+6304], %r301;
	st.shared.u32 	[%rd39], %r302;
	st.shared.u32 	[%rd41+6304], %r303;
	st.shared.u32 	[%rd42], %r304;
	st.shared.u32 	[%rd44+6304], %r305;
	st.shared.u32 	[%rd45], %r306;
	st.shared.u32 	[%rd47+6304], %r307;
$L__BB0_219:                            // %L19966
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	mul.hi.s16 	%rs123, %rs2, 10923;
	shr.u16 	%rs124, %rs123, 15;
	add.s16 	%rs125, %rs123, %rs124;
	mul.lo.s16 	%rs126, %rs125, 6;
	sub.s16 	%rs127, %rs2, %rs126;
	mul.wide.s16 	%r1461, %rs127, 16;
	add.s32 	%r1462, %r237, %r1461;
	mul.wide.s32 	%rd233, %r1462, 4;
	add.s64 	%rd235, %rd86, %rd233;
	ld.shared.u32 	%r1419, [%rd235];
	add.s32 	%r1463, %r238, %r1461;
	mul.wide.s32 	%rd236, %r1463, 4;
	add.s64 	%rd237, %rd86, %rd236;
	ld.shared.u32 	%r1426, [%rd237];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1415, %r1416}, {%r454, %r457}, {%r1419}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1422, %r1423}, {%r454, %r457}, {%r1426}, {%r1330, %r1330};
	// end inline asm
	@%p288 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_220;
$L__BB0_221:                            // %pass9516
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1429, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1431, %r1429, %r1416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1434, %r492, %r1415, %r1431;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1438, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1440, %r1438, %r1423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1443, %r492, %r1422, %r1440;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1447, %r495, %r1415;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1450, %r492, %r1416, %r1447;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1454, %r495, %r1422;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1457, %r492, %r1423, %r1454;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1483, %r1486}, {%r538, %r541}, {%r1434, %r1450}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1490, %r1494}, {%r538, %r541}, {%r1443, %r1457}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r1483, %r1483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r1486, %r1486, %r1482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1489, %r1490, %r1490, %r1485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1493, %r1494, %r1494, %r1489;
	// end inline asm
	mov.u32 	%r1913, 425007445;
	// begin inline asm
	fma.rn.f16x2 %r1497, %r1913, %r1493, %r112;
	// end inline asm
	add.s32 	%r1916, %r90, %r113;
	add.s32 	%r1917, %r1916, 1;
	mul.hi.u32 	%r1918, %r1917, -1431655765;
	shr.u32 	%r1919, %r1918, 2;
	mul.lo.s32 	%r1920, %r1919, 6;
	sub.s32 	%r1921, %r1917, %r1920;
	shl.b32 	%r1922, %r1921, 4;
	add.s32 	%r1923, %r237, %r1922;
	mul.wide.u32 	%rd240, %r1923, 4;
	add.s64 	%rd242, %rd86, %rd240;
	ld.shared.u32 	%r1505, [%rd242];
	add.s32 	%r1924, %r238, %r1922;
	mul.wide.u32 	%rd243, %r1924, 4;
	add.s64 	%rd244, %rd86, %rd243;
	ld.shared.u32 	%r1512, [%rd244];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1522, %r1519}, {%r454, %r457}, {%r1505}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1531, %r1528}, {%r454, %r457}, {%r1512}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1515, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1517, %r1515, %r1519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1520, %r492, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1524, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1526, %r1524, %r1528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1529, %r492, %r1531, %r1526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1533, %r495, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1536, %r492, %r1519, %r1533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r495, %r1531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r492, %r1528, %r1540;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1566, %r1569}, {%r538, %r541}, {%r1520, %r1536}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1573, %r1577}, {%r538, %r541}, {%r1529, %r1543}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1565, %r1566, %r1566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1568, %r1569, %r1569, %r1565;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r1573, %r1573, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1576, %r1577, %r1577, %r1572;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1580, %r1913, %r1576, %r1497;
	// end inline asm
	add.s32 	%r1925, %r1916, 2;
	mul.hi.u32 	%r1926, %r1925, -1431655765;
	shr.u32 	%r1927, %r1926, 2;
	mul.lo.s32 	%r1928, %r1927, 6;
	sub.s32 	%r1929, %r1925, %r1928;
	shl.b32 	%r1930, %r1929, 4;
	add.s32 	%r1931, %r237, %r1930;
	mul.wide.u32 	%rd245, %r1931, 4;
	add.s64 	%rd246, %rd86, %rd245;
	ld.shared.u32 	%r1588, [%rd246];
	add.s32 	%r1932, %r238, %r1930;
	mul.wide.u32 	%rd247, %r1932, 4;
	add.s64 	%rd248, %rd86, %rd247;
	ld.shared.u32 	%r1595, [%rd248];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1605, %r1602}, {%r454, %r457}, {%r1588}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1614, %r1611}, {%r454, %r457}, {%r1595}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1598, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1600, %r1598, %r1602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1603, %r492, %r1605, %r1600;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1607, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1609, %r1607, %r1611;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1612, %r492, %r1614, %r1609;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1616, %r495, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1619, %r492, %r1602, %r1616;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1623, %r495, %r1614;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r492, %r1611, %r1623;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1649, %r1652}, {%r538, %r541}, {%r1603, %r1619}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1656, %r1660}, {%r538, %r541}, {%r1612, %r1626}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1648, %r1649, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r1652, %r1652, %r1648;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1656, %r1656, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1659, %r1660, %r1660, %r1655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1663, %r1913, %r1659, %r1580;
	// end inline asm
	add.s32 	%r1933, %r1916, 3;
	mul.hi.u32 	%r1934, %r1933, -1431655765;
	shr.u32 	%r1935, %r1934, 2;
	mul.lo.s32 	%r1936, %r1935, 6;
	sub.s32 	%r1937, %r1933, %r1936;
	shl.b32 	%r1938, %r1937, 4;
	add.s32 	%r1939, %r237, %r1938;
	mul.wide.u32 	%rd249, %r1939, 4;
	add.s64 	%rd250, %rd86, %rd249;
	ld.shared.u32 	%r1671, [%rd250];
	add.s32 	%r1940, %r238, %r1938;
	mul.wide.u32 	%rd251, %r1940, 4;
	add.s64 	%rd252, %rd86, %rd251;
	ld.shared.u32 	%r1678, [%rd252];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1688, %r1685}, {%r454, %r457}, {%r1671}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1697, %r1694}, {%r454, %r457}, {%r1678}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1681, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1683, %r1681, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1686, %r492, %r1688, %r1683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1690, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1692, %r1690, %r1694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r492, %r1697, %r1692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1699, %r495, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1702, %r492, %r1685, %r1699;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1706, %r495, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r492, %r1694, %r1706;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1732, %r1735}, {%r538, %r541}, {%r1686, %r1702}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1739, %r1743}, {%r538, %r541}, {%r1695, %r1709}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1731, %r1732, %r1732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r1735, %r1735, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1738, %r1739, %r1739, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r1743, %r1743, %r1738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1746, %r1913, %r1742, %r1663;
	// end inline asm
	add.s32 	%r1941, %r1916, 4;
	mul.hi.u32 	%r1942, %r1941, -1431655765;
	shr.u32 	%r1943, %r1942, 2;
	mul.lo.s32 	%r1944, %r1943, 6;
	sub.s32 	%r1945, %r1941, %r1944;
	shl.b32 	%r1946, %r1945, 4;
	add.s32 	%r1947, %r237, %r1946;
	mul.wide.u32 	%rd253, %r1947, 4;
	add.s64 	%rd254, %rd86, %rd253;
	ld.shared.u32 	%r1754, [%rd254];
	add.s32 	%r1948, %r238, %r1946;
	mul.wide.u32 	%rd255, %r1948, 4;
	add.s64 	%rd256, %rd86, %rd255;
	ld.shared.u32 	%r1761, [%rd256];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1771, %r1768}, {%r454, %r457}, {%r1754}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1780, %r1777}, {%r454, %r457}, {%r1761}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1764, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1766, %r1764, %r1768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r492, %r1771, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1773, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1775, %r1773, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r492, %r1780, %r1775;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1782, %r495, %r1771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1785, %r492, %r1768, %r1782;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1789, %r495, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r492, %r1777, %r1789;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1815, %r1818}, {%r538, %r541}, {%r1769, %r1785}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1822, %r1826}, {%r538, %r541}, {%r1778, %r1792}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1814, %r1815, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r1818, %r1818, %r1814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r1822, %r1822, %r1817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r1826, %r1826, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1829, %r1913, %r1825, %r1746;
	// end inline asm
	add.s32 	%r1949, %r1916, 5;
	mul.hi.u32 	%r1950, %r1949, -1431655765;
	shr.u32 	%r1951, %r1950, 2;
	mul.lo.s32 	%r1952, %r1951, 6;
	sub.s32 	%r1953, %r1949, %r1952;
	shl.b32 	%r1954, %r1953, 4;
	add.s32 	%r1955, %r237, %r1954;
	mul.wide.u32 	%rd257, %r1955, 4;
	add.s64 	%rd258, %rd86, %rd257;
	ld.shared.u32 	%r1837, [%rd258];
	add.s32 	%r1956, %r238, %r1954;
	mul.wide.u32 	%rd259, %r1956, 4;
	add.s64 	%rd260, %rd86, %rd259;
	ld.shared.u32 	%r1844, [%rd260];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1854, %r1851}, {%r454, %r457}, {%r1837}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1863, %r1860}, {%r454, %r457}, {%r1844}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1847, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1849, %r1847, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1852, %r492, %r1854, %r1849;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1856, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1858, %r1856, %r1860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1861, %r492, %r1863, %r1858;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1865, %r495, %r1854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1868, %r492, %r1851, %r1865;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1872, %r495, %r1863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r492, %r1860, %r1872;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1898, %r1901}, {%r538, %r541}, {%r1852, %r1868}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1905, %r1909}, {%r538, %r541}, {%r1861, %r1875}, {%r1330, %r1330}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1897, %r1898, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r1901, %r1901, %r1897;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1904, %r1905, %r1905, %r1900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1908, %r1909, %r1909, %r1904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r112, %r1913, %r1908, %r1829;
	// end inline asm
	add.s32 	%r110, %r110, 6;
	setp.ne.s32 	%p289, %r110, 48;
	@%p289 bra 	$L__BB0_164;
// %bb.222:                             // %pass11500
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1958, %r111, 786432;
	or.b32  	%r1959, %r1958, %r3;
	add.s32 	%r1960, %r1959, %r239;
	or.b32  	%r1961, %r1960, %r240;
	cvt.u64.u32 	%rd261, %r1961;
	add.s64 	%rd262, %rd261, %rd23;
	mul.hi.s64 	%rd263, %rd262, 3074457345618258603;
	shr.u64 	%rd264, %rd263, 63;
	shr.s64 	%rd265, %rd263, 27;
	add.s64 	%rd266, %rd265, %rd264;
	setp.lt.s64 	%p290, %rd262, 0;
	mul.lo.s64 	%rd267, %rd266, 805306368;
	setp.ne.s64 	%p291, %rd267, %rd262;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd268, -1, 0, %p292;
	add.s64 	%rd269, %rd266, %rd268;
	mul.lo.s64 	%rd270, %rd269, -805306368;
	add.s64 	%rd271, %rd270, %rd262;
	shl.b64 	%rd272, %rd271, 2;
	add.s64 	%rd273, %rd4, %rd272;
	st.global.u32 	[%rd273], %r112;
	add.s32 	%r111, %r111, 1;
	mov.u32 	%r110, 0;
	mov.u32 	%r112, %r110;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L25441.preheader
                                        //   in Loop: Header=BB0_198 Depth=1
	mov.u16 	%rs190, %rs1;
	mov.u32 	%r3144, %r1330;
	bra.uni 	$L__BB0_166;
$L__BB0_167:                            // %L34830
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s16 	%rs182, %rs190, 24;
	mul.hi.s16 	%rs183, %rs182, 10923;
	shr.u16 	%rs184, %rs183, 15;
	add.s16 	%rs185, %rs183, %rs184;
	mul.lo.s16 	%rs186, %rs185, 6;
	sub.s16 	%rs187, %rs182, %rs186;
	mul.wide.s16 	%r3028, %rs187, 16;
	add.s32 	%r3029, %r237, %r3028;
	mul.wide.s32 	%rd296, %r3029, 4;
	add.s64 	%rd298, %rd86, %rd296;
	ld.shared.u32 	%r2534, [%rd298];
	add.s32 	%r3030, %r238, %r3028;
	mul.wide.s32 	%rd299, %r3030, 4;
	add.s64 	%rd300, %rd86, %rd299;
	ld.shared.u32 	%r2541, [%rd300];
	mov.u32 	%r3007, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2551, %r2548}, {%r454, %r457}, {%r2534}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2560, %r2557}, {%r454, %r457}, {%r2541}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2544, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2546, %r2544, %r2548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2549, %r492, %r2551, %r2546;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2553, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2555, %r2553, %r2557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2558, %r492, %r2560, %r2555;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2562, %r495, %r2551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2565, %r492, %r2548, %r2562;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2569, %r495, %r2560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2572, %r492, %r2557, %r2569;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2595, %r2598}, {%r538, %r541}, {%r2549, %r2565}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2602, %r2606}, {%r538, %r541}, {%r2558, %r2572}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2594, %r2595, %r2595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2597, %r2598, %r2598, %r2594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2601, %r2602, %r2602, %r2597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2605, %r2606, %r2606, %r2601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2609, %r1913, %r2605, %r112;
	// end inline asm
	add.s32 	%r3031, %r90, %r3144;
	add.s32 	%r3032, %r3031, 25;
	mul.hi.u32 	%r3033, %r3032, -1431655765;
	shr.u32 	%r3034, %r3033, 2;
	mul.lo.s32 	%r3035, %r3034, 6;
	sub.s32 	%r3036, %r3032, %r3035;
	shl.b32 	%r3037, %r3036, 4;
	add.s32 	%r3038, %r237, %r3037;
	mul.wide.u32 	%rd301, %r3038, 4;
	add.s64 	%rd302, %rd86, %rd301;
	ld.shared.u32 	%r2617, [%rd302];
	add.s32 	%r3039, %r238, %r3037;
	mul.wide.u32 	%rd303, %r3039, 4;
	add.s64 	%rd304, %rd86, %rd303;
	ld.shared.u32 	%r2624, [%rd304];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2634, %r2631}, {%r454, %r457}, {%r2617}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2643, %r2640}, {%r454, %r457}, {%r2624}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2627, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2629, %r2627, %r2631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2632, %r492, %r2634, %r2629;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2636, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2638, %r2636, %r2640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2641, %r492, %r2643, %r2638;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2645, %r495, %r2634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2648, %r492, %r2631, %r2645;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2652, %r495, %r2643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2655, %r492, %r2640, %r2652;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2678, %r2681}, {%r538, %r541}, {%r2632, %r2648}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2685, %r2689}, {%r538, %r541}, {%r2641, %r2655}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2677, %r2678, %r2678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2680, %r2681, %r2681, %r2677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2684, %r2685, %r2685, %r2680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2688, %r2689, %r2689, %r2684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2692, %r1913, %r2688, %r2609;
	// end inline asm
	add.s32 	%r3040, %r3031, 26;
	mul.hi.u32 	%r3041, %r3040, -1431655765;
	shr.u32 	%r3042, %r3041, 2;
	mul.lo.s32 	%r3043, %r3042, 6;
	sub.s32 	%r3044, %r3040, %r3043;
	shl.b32 	%r3045, %r3044, 4;
	add.s32 	%r3046, %r237, %r3045;
	mul.wide.u32 	%rd305, %r3046, 4;
	add.s64 	%rd306, %rd86, %rd305;
	ld.shared.u32 	%r2700, [%rd306];
	add.s32 	%r3047, %r238, %r3045;
	mul.wide.u32 	%rd307, %r3047, 4;
	add.s64 	%rd308, %rd86, %rd307;
	ld.shared.u32 	%r2707, [%rd308];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2717, %r2714}, {%r454, %r457}, {%r2700}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2726, %r2723}, {%r454, %r457}, {%r2707}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2710, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2712, %r2710, %r2714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2715, %r492, %r2717, %r2712;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2719, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2721, %r2719, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2724, %r492, %r2726, %r2721;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2728, %r495, %r2717;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2731, %r492, %r2714, %r2728;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2735, %r495, %r2726;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2738, %r492, %r2723, %r2735;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2761, %r2764}, {%r538, %r541}, {%r2715, %r2731}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2768, %r2772}, {%r538, %r541}, {%r2724, %r2738}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2760, %r2761, %r2761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2763, %r2764, %r2764, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2767, %r2768, %r2768, %r2763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2771, %r2772, %r2772, %r2767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2775, %r1913, %r2771, %r2692;
	// end inline asm
	add.s32 	%r3048, %r3031, 27;
	mul.hi.u32 	%r3049, %r3048, -1431655765;
	shr.u32 	%r3050, %r3049, 2;
	mul.lo.s32 	%r3051, %r3050, 6;
	sub.s32 	%r3052, %r3048, %r3051;
	shl.b32 	%r3053, %r3052, 4;
	add.s32 	%r3054, %r237, %r3053;
	mul.wide.u32 	%rd309, %r3054, 4;
	add.s64 	%rd310, %rd86, %rd309;
	ld.shared.u32 	%r2783, [%rd310];
	add.s32 	%r3055, %r238, %r3053;
	mul.wide.u32 	%rd311, %r3055, 4;
	add.s64 	%rd312, %rd86, %rd311;
	ld.shared.u32 	%r2790, [%rd312];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2800, %r2797}, {%r454, %r457}, {%r2783}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2809, %r2806}, {%r454, %r457}, {%r2790}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2793, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2795, %r2793, %r2797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2798, %r492, %r2800, %r2795;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2802, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2804, %r2802, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2807, %r492, %r2809, %r2804;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2811, %r495, %r2800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2814, %r492, %r2797, %r2811;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2818, %r495, %r2809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2821, %r492, %r2806, %r2818;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2844, %r2847}, {%r538, %r541}, {%r2798, %r2814}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2851, %r2855}, {%r538, %r541}, {%r2807, %r2821}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2843, %r2844, %r2844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2846, %r2847, %r2847, %r2843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2850, %r2851, %r2851, %r2846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2854, %r2855, %r2855, %r2850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2858, %r1913, %r2854, %r2775;
	// end inline asm
	add.s32 	%r3056, %r3031, 28;
	mul.hi.u32 	%r3057, %r3056, -1431655765;
	shr.u32 	%r3058, %r3057, 2;
	mul.lo.s32 	%r3059, %r3058, 6;
	sub.s32 	%r3060, %r3056, %r3059;
	shl.b32 	%r3061, %r3060, 4;
	add.s32 	%r3062, %r237, %r3061;
	mul.wide.u32 	%rd313, %r3062, 4;
	add.s64 	%rd314, %rd86, %rd313;
	ld.shared.u32 	%r2866, [%rd314];
	add.s32 	%r3063, %r238, %r3061;
	mul.wide.u32 	%rd315, %r3063, 4;
	add.s64 	%rd316, %rd86, %rd315;
	ld.shared.u32 	%r2873, [%rd316];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2883, %r2880}, {%r454, %r457}, {%r2866}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2892, %r2889}, {%r454, %r457}, {%r2873}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2876, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2878, %r2876, %r2880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2881, %r492, %r2883, %r2878;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2885, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2887, %r2885, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2890, %r492, %r2892, %r2887;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2894, %r495, %r2883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2897, %r492, %r2880, %r2894;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2901, %r495, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2904, %r492, %r2889, %r2901;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2927, %r2930}, {%r538, %r541}, {%r2881, %r2897}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2934, %r2938}, {%r538, %r541}, {%r2890, %r2904}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2926, %r2927, %r2927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r2930, %r2930, %r2926;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2933, %r2934, %r2934, %r2929;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2937, %r2938, %r2938, %r2933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2941, %r1913, %r2937, %r2858;
	// end inline asm
	add.s32 	%r3064, %r3031, 29;
	mul.hi.u32 	%r3065, %r3064, -1431655765;
	shr.u32 	%r3066, %r3065, 2;
	mul.lo.s32 	%r3067, %r3066, 6;
	sub.s32 	%r3068, %r3064, %r3067;
	shl.b32 	%r3069, %r3068, 4;
	add.s32 	%r3070, %r237, %r3069;
	mul.wide.u32 	%rd317, %r3070, 4;
	add.s64 	%rd318, %rd86, %rd317;
	ld.shared.u32 	%r2949, [%rd318];
	add.s32 	%r3071, %r238, %r3069;
	mul.wide.u32 	%rd319, %r3071, 4;
	add.s64 	%rd320, %rd86, %rd319;
	ld.shared.u32 	%r2956, [%rd320];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2966, %r2963}, {%r454, %r457}, {%r2949}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2975, %r2972}, {%r454, %r457}, {%r2956}, {%r3007, %r3007};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2959, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2961, %r2959, %r2963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2964, %r492, %r2966, %r2961;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2968, %r495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2970, %r2968, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2973, %r492, %r2975, %r2970;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2977, %r495, %r2966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2980, %r492, %r2963, %r2977;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2984, %r495, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2987, %r492, %r2972, %r2984;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3010, %r3013}, {%r538, %r541}, {%r2964, %r2980}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3017, %r3021}, {%r538, %r541}, {%r2973, %r2987}, {%r3007, %r3007}, %r134, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3009, %r3010, %r3010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3012, %r3013, %r3013, %r3009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3016, %r3017, %r3017, %r3012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3020, %r3021, %r3021, %r3016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r112, %r1913, %r3020, %r2941;
	// end inline asm
	add.s32 	%r110, %r110, 6;
	setp.eq.s32 	%p299, %r110, 48;
	@%p299 bra 	$L__BB0_224;
$L__BB0_168:                            // %L40284
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3144, %r3144, 6;
	add.s16 	%rs190, %rs190, 6;
	setp.ne.s32 	%p303, %r3144, 24;
	@%p303 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_169;
$L__BB0_166:                            // %L25441
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p294, %r322, 12;
	setp.eq.s32 	%p295, %r3144, 0;
	selp.b32 	%r2491, %r94, 0, %p295;
	setp.eq.s32 	%p296, %r3144, 6;
	selp.b32 	%r2492, %r98, %r2491, %p296;
	setp.eq.s32 	%p297, %r3144, 12;
	selp.b32 	%r2493, %r102, %r2492, %p297;
	setp.eq.s32 	%p298, %r3144, 18;
	selp.b32 	%r2494, %r106, %r2493, %p298;
	selp.b32 	%r2495, %r95, 0, %p295;
	selp.b32 	%r2496, %r99, %r2495, %p296;
	selp.b32 	%r2497, %r103, %r2496, %p297;
	selp.b32 	%r2498, %r107, %r2497, %p298;
	selp.b32 	%r2499, %r96, 0, %p295;
	selp.b32 	%r2500, %r100, %r2499, %p296;
	selp.b32 	%r2501, %r104, %r2500, %p297;
	selp.b32 	%r2502, %r108, %r2501, %p298;
	selp.b32 	%r2503, %r97, 0, %p295;
	selp.b32 	%r2504, %r101, %r2503, %p296;
	selp.b32 	%r2505, %r105, %r2504, %p297;
	selp.b32 	%r2506, %r109, %r2505, %p298;
	// begin inline asm
	mov.b32 %r1990, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r2001, {%rs108, %rs108};
	// end inline asm
	shr.u32 	%r2507, %r2494, 8;
	xor.b32  	%r2000, %r2507, 8947848;
	// begin inline asm
	lop3.b32 %r1987, %r993, %r2000, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1990, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1998, %r1004, %r2000, %r2001, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2002, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2003, %r2001, %r2002;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2006, %r1998, %r2003;
	// end inline asm
	// begin inline asm
	mov.b32 %r2036, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r2047, {%rs108, %rs108};
	// end inline asm
	shr.u32 	%r2508, %r2498, 8;
	xor.b32  	%r2046, %r2508, 8947848;
	// begin inline asm
	lop3.b32 %r2033, %r993, %r2046, %r2036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2037, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2038, %r2036, %r2037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2041, %r2033, %r2038;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2044, %r1004, %r2046, %r2047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2048, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2049, %r2047, %r2048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2052, %r2044, %r2049;
	// end inline asm
	// begin inline asm
	mov.b32 %r2082, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r2093, {%rs108, %rs108};
	// end inline asm
	shr.u32 	%r2509, %r2502, 8;
	xor.b32  	%r2092, %r2509, 8947848;
	// begin inline asm
	lop3.b32 %r2079, %r993, %r2092, %r2082, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2083, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2084, %r2082, %r2083;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2087, %r2079, %r2084;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2090, %r1004, %r2092, %r2093, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2094, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2095, %r2093, %r2094;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2098, %r2090, %r2095;
	// end inline asm
	// begin inline asm
	mov.b32 %r2128, {%rs106, %rs106};
	// end inline asm
	// begin inline asm
	mov.b32 %r2139, {%rs108, %rs108};
	// end inline asm
	shr.u32 	%r2510, %r2506, 8;
	xor.b32  	%r2138, %r2510, 8947848;
	// begin inline asm
	lop3.b32 %r2125, %r993, %r2138, %r2128, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2129, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2130, %r2128, %r2129;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2133, %r2125, %r2130;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2136, %r1004, %r2138, %r2139, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2140, {%rs112, %rs112};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2141, %r2139, %r2140;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2144, %r2136, %r2141;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r197;
    mov.b32 {%r2re, %r2im}, %r1995;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2147, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r198;
    mov.b32 {%r2re, %r2im}, %r2041;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2150, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r199;
    mov.b32 {%r2re, %r2im}, %r2006;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2153, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r200;
    mov.b32 {%r2re, %r2im}, %r2052;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2156, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r197;
    mov.b32 {%r2re, %r2im}, %r2087;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2159, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r198;
    mov.b32 {%r2re, %r2im}, %r2133;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2162, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r199;
    mov.b32 {%r2re, %r2im}, %r2098;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2165, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r200;
    mov.b32 {%r2re, %r2im}, %r2144;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2168, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2234, %r2231}, {%r346, %r349}, {%r2147}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2243, %r2240}, {%r346, %r349}, {%r2150}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2252, %r2249}, {%r346, %r349}, {%r2153}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2261, %r2258}, {%r346, %r349}, {%r2156}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2270, %r2267}, {%r346, %r349}, {%r2159}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2279, %r2276}, {%r346, %r349}, {%r2162}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2288, %r2285}, {%r346, %r349}, {%r2165}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2297, %r2294}, {%r346, %r349}, {%r2168}, {%r1330, %r1330};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2227, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r2227, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r398, %r2234, %r2229;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2236, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2238, %r2236, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2241, %r398, %r2243, %r2238;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2245, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2247, %r2245, %r2249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2250, %r398, %r2252, %r2247;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2254, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r2254, %r2258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r398, %r2261, %r2256;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2263, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r2263, %r2267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2268, %r398, %r2270, %r2265;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2272, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2274, %r2272, %r2276;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2277, %r398, %r2279, %r2274;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2281, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2283, %r2281, %r2285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2286, %r398, %r2288, %r2283;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2290, %r401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2292, %r2290, %r2294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2295, %r398, %r2297, %r2292;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2299, %r401, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2302, %r398, %r2231, %r2299;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2306, %r401, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2309, %r398, %r2240, %r2306;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2313, %r401, %r2252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2316, %r398, %r2249, %r2313;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2320, %r401, %r2261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2323, %r398, %r2258, %r2320;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2327, %r401, %r2270;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2330, %r398, %r2267, %r2327;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2334, %r401, %r2279;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2337, %r398, %r2276, %r2334;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2341, %r401, %r2288;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2344, %r398, %r2285, %r2341;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2348, %r401, %r2297;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2351, %r398, %r2294, %r2348;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2428, %r2429}, {%r442, %r445}, {%r2232, %r2302}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2436, %r2437}, {%r442, %r445}, {%r2241, %r2309}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2444, %r2445}, {%r442, %r445}, {%r2250, %r2316}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2452, %r2453}, {%r442, %r445}, {%r2259, %r2323}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2460, %r2461}, {%r442, %r445}, {%r2268, %r2330}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2468, %r2469}, {%r442, %r445}, {%r2277, %r2337}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2476, %r2477}, {%r442, %r445}, {%r2286, %r2344}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2484, %r2485}, {%r442, %r445}, {%r2295, %r2351}, {%r1330, %r1330}, %r241, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2427, %r2428, %r2429, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2431, %r2428, %r2429, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2435, %r2436, %r2437, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2439, %r2436, %r2437, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2443, %r2444, %r2445, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2447, %r2444, %r2445, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2451, %r2452, %r2453, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r2452, %r2453, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2459, %r2460, %r2461, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2463, %r2460, %r2461, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2467, %r2468, %r2469, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2471, %r2468, %r2469, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2475, %r2476, %r2477, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2479, %r2476, %r2477, %r730;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2483, %r2484, %r2485, %r726;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2487, %r2484, %r2485, %r730;
	// end inline asm
	add.s16 	%rs176, %rs8, %rs190;
	mul.hi.s16 	%rs177, %rs176, 10923;
	shr.u16 	%rs178, %rs177, 15;
	add.s16 	%rs179, %rs177, %rs178;
	mul.lo.s16 	%rs180, %rs179, 6;
	sub.s16 	%rs181, %rs176, %rs180;
	mul.wide.s16 	%r2511, %rs181, 16;
	add.s32 	%r2512, %r226, %r2511;
	mul.wide.s32 	%rd274, %r2512, 4;
	add.s64 	%rd7, %rd86, %rd274;
	st.shared.u32 	[%rd7], %r2427;
	add.s32 	%r2513, %r227, %r2511;
	mul.wide.u32 	%rd276, %r2513, 4;
	add.s64 	%rd8, %rd86, %rd276;
	st.shared.u32 	[%rd8], %r2431;
	add.s32 	%r2514, %r229, %r2511;
	mul.wide.s32 	%rd277, %r2514, 4;
	add.s64 	%rd9, %rd86, %rd277;
	st.shared.u32 	[%rd9], %r2435;
	add.s32 	%r2515, %r230, %r2511;
	mul.wide.u32 	%rd278, %r2515, 4;
	add.s64 	%rd10, %rd86, %rd278;
	st.shared.u32 	[%rd10], %r2439;
	add.s32 	%r2516, %r232, %r2511;
	mul.wide.s32 	%rd279, %r2516, 4;
	add.s64 	%rd11, %rd86, %rd279;
	st.shared.u32 	[%rd11], %r2443;
	add.s32 	%r2517, %r233, %r2511;
	mul.wide.u32 	%rd280, %r2517, 4;
	add.s64 	%rd12, %rd86, %rd280;
	st.shared.u32 	[%rd12], %r2447;
	add.s32 	%r2518, %r235, %r2511;
	mul.wide.s32 	%rd281, %r2518, 4;
	add.s64 	%rd13, %rd86, %rd281;
	st.shared.u32 	[%rd13], %r2451;
	add.s32 	%r2519, %r236, %r2511;
	mul.wide.u32 	%rd282, %r2519, 4;
	add.s64 	%rd14, %rd86, %rd282;
	st.shared.u32 	[%rd14], %r2455;
	add.s32 	%r2520, %r88, %r3144;
	mul.hi.u32 	%r2521, %r2520, -1431655765;
	shr.u32 	%r2522, %r2521, 2;
	mul.lo.s32 	%r2523, %r2522, 6;
	sub.s32 	%r2524, %r2520, %r2523;
	shl.b32 	%r2525, %r2524, 4;
	add.s32 	%r2526, %r226, %r2525;
	mul.wide.u32 	%rd283, %r2526, 4;
	add.s64 	%rd15, %rd86, %rd283;
	st.shared.u32 	[%rd15], %r2459;
	cvt.u64.u32 	%rd284, %r2525;
	add.s64 	%rd285, %rd37, %rd284;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd16, %rd86, %rd286;
	st.shared.u32 	[%rd16+6304], %r2463;
	add.s32 	%r2527, %r229, %r2525;
	mul.wide.u32 	%rd287, %r2527, 4;
	add.s64 	%rd17, %rd86, %rd287;
	st.shared.u32 	[%rd17], %r2467;
	add.s64 	%rd288, %rd40, %rd284;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd18, %rd86, %rd289;
	st.shared.u32 	[%rd18+6304], %r2471;
	add.s32 	%r2528, %r232, %r2525;
	mul.wide.u32 	%rd290, %r2528, 4;
	add.s64 	%rd19, %rd86, %rd290;
	st.shared.u32 	[%rd19], %r2475;
	add.s64 	%rd291, %rd43, %rd284;
	shl.b64 	%rd292, %rd291, 2;
	add.s64 	%rd20, %rd86, %rd292;
	st.shared.u32 	[%rd20+6304], %r2479;
	add.s32 	%r2529, %r235, %r2525;
	mul.wide.u32 	%rd293, %r2529, 4;
	add.s64 	%rd21, %rd86, %rd293;
	st.shared.u32 	[%rd21], %r2483;
	add.s64 	%rd294, %rd46, %rd284;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd22, %rd86, %rd295;
	st.shared.u32 	[%rd22+6304], %r2487;
	@%p294 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_167;
$L__BB0_223:                            // %oksrem13975
                                        //   in Loop: Header=BB0_166 Depth=2
	st.shared.u32 	[%rd7], %r2427;
	st.shared.u32 	[%rd8], %r2431;
	st.shared.u32 	[%rd9], %r2435;
	st.shared.u32 	[%rd10], %r2439;
	st.shared.u32 	[%rd11], %r2443;
	st.shared.u32 	[%rd12], %r2447;
	st.shared.u32 	[%rd13], %r2451;
	st.shared.u32 	[%rd14], %r2455;
	st.shared.u32 	[%rd15], %r2459;
	st.shared.u32 	[%rd16+6304], %r2463;
	st.shared.u32 	[%rd17], %r2467;
	st.shared.u32 	[%rd18+6304], %r2471;
	st.shared.u32 	[%rd19], %r2475;
	st.shared.u32 	[%rd20+6304], %r2479;
	st.shared.u32 	[%rd21], %r2483;
	st.shared.u32 	[%rd22+6304], %r2487;
	bra.uni 	$L__BB0_167;
$L__BB0_224:                            // %pass18390
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r3073, %r111, 786432;
	or.b32  	%r3074, %r3073, %r3;
	add.s32 	%r3075, %r3074, %r239;
	or.b32  	%r3076, %r3075, %r240;
	cvt.u64.u32 	%rd321, %r3076;
	add.s64 	%rd322, %rd321, %rd23;
	mul.hi.s64 	%rd323, %rd322, 3074457345618258603;
	shr.u64 	%rd324, %rd323, 63;
	shr.s64 	%rd325, %rd323, 27;
	add.s64 	%rd326, %rd325, %rd324;
	setp.lt.s64 	%p300, %rd322, 0;
	mul.lo.s64 	%rd327, %rd326, 805306368;
	setp.ne.s64 	%p301, %rd327, %rd322;
	and.pred  	%p302, %p300, %p301;
	selp.s64 	%rd328, -1, 0, %p302;
	add.s64 	%rd329, %rd326, %rd328;
	mul.lo.s64 	%rd330, %rd329, -805306368;
	add.s64 	%rd331, %rd330, %rd322;
	shl.b64 	%rd332, %rd331, 2;
	add.s64 	%rd333, %rd4, %rd332;
	st.global.u32 	[%rd333], %r112;
	add.s32 	%r111, %r111, 1;
	mov.u32 	%r110, %r3007;
	mov.u32 	%r112, %r3007;
	bra.uni 	$L__BB0_168;
$L__BB0_170:                            // %L40315
	mov.u32 	%r3077, 0;
	st.global.u32 	[%rd6], %r3077;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd200, exception3604;
	cvta.global.u64 	%rd201, %rd200;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd201;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_220:                            // %post_box_union9511
	mov.u64 	%rd238, exception3604;
	cvta.global.u64 	%rd239, %rd238;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd239;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5128
	mov.u32 	%r3093, 5;
	st.global.u32 	[%rd6], %r3093;
	mov.u64 	%rd364, exception3564;
	cvta.global.u64 	%rd365, %rd364;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd365;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5284
	mov.u32 	%r3092, 5;
	st.global.u32 	[%rd6], %r3092;
	mov.u64 	%rd362, exception3564;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5440
	mov.u32 	%r3091, 5;
	st.global.u32 	[%rd6], %r3091;
	mov.u64 	%rd360, exception3564;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5596
	mov.u32 	%r3090, 5;
	st.global.u32 	[%rd6], %r3090;
	mov.u64 	%rd358, exception3564;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5752
	mov.u32 	%r3089, 5;
	st.global.u32 	[%rd6], %r3089;
	mov.u64 	%rd356, exception3564;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5908
	mov.u32 	%r3088, 5;
	st.global.u32 	[%rd6], %r3088;
	mov.u64 	%rd354, exception3564;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6064
	mov.u32 	%r3087, 5;
	st.global.u32 	[%rd6], %r3087;
	mov.u64 	%rd352, exception3564;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6220
	mov.u32 	%r3086, 5;
	st.global.u32 	[%rd6], %r3086;
	mov.u64 	%rd350, exception3564;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6376
	mov.u32 	%r3085, 5;
	st.global.u32 	[%rd6], %r3085;
	mov.u64 	%rd348, exception3564;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6532
	mov.u32 	%r3084, 5;
	st.global.u32 	[%rd6], %r3084;
	mov.u64 	%rd346, exception3564;
	cvta.global.u64 	%rd347, %rd346;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd347;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6714
	mov.u32 	%r3083, 5;
	st.global.u32 	[%rd6], %r3083;
	mov.u64 	%rd344, exception3564;
	cvta.global.u64 	%rd345, %rd344;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd345;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6870
	mov.u32 	%r3082, 5;
	st.global.u32 	[%rd6], %r3082;
	mov.u64 	%rd342, exception3564;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7026
	mov.u32 	%r3081, 5;
	st.global.u32 	[%rd6], %r3081;
	mov.u64 	%rd340, exception3564;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7182
	mov.u32 	%r3080, 5;
	st.global.u32 	[%rd6], %r3080;
	mov.u64 	%rd338, exception3564;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7338
	mov.u32 	%r3079, 5;
	st.global.u32 	[%rd6], %r3079;
	mov.u64 	%rd336, exception3564;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7494
	mov.u32 	%r3078, 5;
	st.global.u32 	[%rd6], %r3078;
	mov.u64 	%rd334, exception3564;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L307
	mov.u32 	%r3094, 3;
	st.global.u32 	[%rd6], %r3094;
	mov.u64 	%rd366, exception3564;
	cvta.global.u64 	%rd367, %rd366;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd367;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3095, 2;
	st.global.u32 	[%rd6], %r3095;
	mov.u64 	%rd368, exception3564;
	cvta.global.u64 	%rd369, %rd368;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd369;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd54, exception1;
	cvta.global.u64 	%rd55, %rd54;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd55;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1152
	add.u64 	%rd53, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r322, %r4};
	st.local.v2.u32 	[%rd5+8], {%r2, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd59, __unnamed_1;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd53;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r551, [retval0+0];
	} // callseq 49
	mov.u32 	%r553, 4;
	st.global.u32 	[%rd6], %r553;
	mov.u64 	%rd62, exception3564;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd48;
	st.param.b32 	[param0+8], %r312;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
