

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu Jul 13 23:26:41 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATA	set	3977
    49   000000                     _TRISA	set	3986
    50   000000                     _ADCON1	set	4033
    51   000000                     _OSCCON	set	4051
    52   000000                     _TRISE	set	3990
    53   000000                     _TRISD	set	3989
    54   000000                     _TRISC	set	3988
    55   000000                     _TRISB	set	3987
    56   000000                     _LATE	set	3981
    57   000000                     _LATD	set	3980
    58   000000                     _LATC	set	3979
    59   000000                     _LATB	set	3978
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64   007F98                     __pcinit:
    65                           	callstack 0
    66   007F98                     start_initialization:
    67                           	callstack 0
    68   007F98                     __initialization:
    69                           	callstack 0
    70   007F98                     end_of_initialization:
    71                           	callstack 0
    72   007F98                     __end_of__initialization:
    73                           	callstack 0
    74   007F98  0100               	movlb	0
    75   007F9A  EFCF  F03F         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78   000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80   000001                     ??_main:
    81                           
    82                           ; 1 bytes @ 0x0
    83   000001                     	ds	2
    84                           
    85 ;;
    86 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    87 ;;
    88 ;; *************** function _main *****************
    89 ;; Defined at:
    90 ;;		line 46 in file "main.c"
    91 ;; Parameters:    Size  Location     Type
    92 ;;		None
    93 ;; Auto vars:     Size  Location     Type
    94 ;;		None
    95 ;; Return value:  Size  Location     Type
    96 ;;                  1    wreg      void 
    97 ;; Registers used:
    98 ;;		wreg, status,2, status,0
    99 ;; Tracked objects:
   100 ;;		On entry : 0/0
   101 ;;		On exit  : 0/0
   102 ;;		Unchanged: 0/0
   103 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   104 ;;      Params:         0       0       0       0       0       0       0       0       0
   105 ;;      Locals:         0       0       0       0       0       0       0       0       0
   106 ;;      Temps:          2       0       0       0       0       0       0       0       0
   107 ;;      Totals:         2       0       0       0       0       0       0       0       0
   108 ;;Total ram usage:        2 bytes
   109 ;; This function calls:
   110 ;;		Nothing
   111 ;; This function is called by:
   112 ;;		Startup code after reset
   113 ;; This function uses a non-reentrant model
   114 ;;
   115                           
   116                           	psect	text0
   117   007F9E                     __ptext0:
   118                           	callstack 0
   119   007F9E                     _main:
   120                           	callstack 31
   121   007F9E                     
   122                           ;main.c: 58:     OSCCON = 0x72;
   123   007F9E  0E72               	movlw	114
   124   007FA0  6ED3               	movwf	211,c	;volatile
   125                           
   126                           ;main.c: 66:     ADCON1 = 0x0F;
   127   007FA2  0E0F               	movlw	15
   128   007FA4  6EC1               	movwf	193,c	;volatile
   129                           
   130                           ;main.c: 71:     TRISA = 0x00;
   131   007FA6  0E00               	movlw	0
   132   007FA8  6E92               	movwf	146,c	;volatile
   133                           
   134                           ;main.c: 72:     TRISB = 0x00;
   135   007FAA  0E00               	movlw	0
   136   007FAC  6E93               	movwf	147,c	;volatile
   137                           
   138                           ;main.c: 73:     TRISC = 0x00;
   139   007FAE  0E00               	movlw	0
   140   007FB0  6E94               	movwf	148,c	;volatile
   141                           
   142                           ;main.c: 74:     TRISD = 0x00;
   143   007FB2  0E00               	movlw	0
   144   007FB4  6E95               	movwf	149,c	;volatile
   145                           
   146                           ;main.c: 75:     TRISE = 0x00;
   147   007FB6  0E00               	movlw	0
   148   007FB8  6E96               	movwf	150,c	;volatile
   149                           
   150                           ;main.c: 77:     LATA = 0x00;
   151   007FBA  0E00               	movlw	0
   152   007FBC  6E89               	movwf	137,c	;volatile
   153                           
   154                           ;main.c: 78:     LATB = 0x00;
   155   007FBE  0E00               	movlw	0
   156   007FC0  6E8A               	movwf	138,c	;volatile
   157                           
   158                           ;main.c: 79:     LATC = 0x00;
   159   007FC2  0E00               	movlw	0
   160   007FC4  6E8B               	movwf	139,c	;volatile
   161                           
   162                           ;main.c: 80:     LATD = 0x00;
   163   007FC6  0E00               	movlw	0
   164   007FC8  6E8C               	movwf	140,c	;volatile
   165                           
   166                           ;main.c: 81:     LATE = 0x00;
   167   007FCA  0E00               	movlw	0
   168   007FCC  6E8D               	movwf	141,c	;volatile
   169   007FCE                     l712:
   170                           
   171                           ;main.c: 89:         LATA ^= 0xFF;
   172   007FCE  0EFF               	movlw	255
   173   007FD0  1A89               	xorwf	137,f,c	;volatile
   174   007FD2                     
   175                           ;main.c: 90:         LATB ^= 0xFF;
   176   007FD2  0EFF               	movlw	255
   177   007FD4  1A8A               	xorwf	138,f,c	;volatile
   178   007FD6                     
   179                           ;main.c: 91:         LATC ^= 0xFF;
   180   007FD6  0EFF               	movlw	255
   181   007FD8  1A8B               	xorwf	139,f,c	;volatile
   182   007FDA                     
   183                           ;main.c: 92:         LATD ^= 0xFF;
   184   007FDA  0EFF               	movlw	255
   185   007FDC  1A8C               	xorwf	140,f,c	;volatile
   186   007FDE                     
   187                           ;main.c: 93:         LATE ^= 0xFF;
   188   007FDE  0EFF               	movlw	255
   189   007FE0  1A8D               	xorwf	141,f,c	;volatile
   190   007FE2                     
   191                           ;main.c: 94:         _delay((unsigned long)((500)*(8000000/4000.0)));
   192   007FE2  0E06               	movlw	6
   193   007FE4  6E02               	movwf	(??_main+1)^0,c
   194   007FE6  0E13               	movlw	19
   195   007FE8  6E01               	movwf	??_main^0,c
   196   007FEA  0EAE               	movlw	174
   197   007FEC                     u17:
   198   007FEC  2EE8               	decfsz	wreg,f,c
   199   007FEE  D7FE               	bra	u17
   200   007FF0  2E01               	decfsz	??_main^0,f,c
   201   007FF2  D7FC               	bra	u17
   202   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   203   007FF6  D7FA               	bra	u17
   204   007FF8  EFE7  F03F         	goto	l712
   205   007FFC  EF00  F000         	goto	start
   206   008000                     __end_of_main:
   207                           	callstack 0
   208   000000                     
   209                           	psect	rparam
   210   000000                     
   211                           	psect	idloc
   212                           
   213                           ;Config register IDLOC0 @ 0x200000
   214                           ;	unspecified, using default values
   215   200000                     	org	2097152
   216   200000  FF                 	db	255
   217                           
   218                           ;Config register IDLOC1 @ 0x200001
   219                           ;	unspecified, using default values
   220   200001                     	org	2097153
   221   200001  FF                 	db	255
   222                           
   223                           ;Config register IDLOC2 @ 0x200002
   224                           ;	unspecified, using default values
   225   200002                     	org	2097154
   226   200002  FF                 	db	255
   227                           
   228                           ;Config register IDLOC3 @ 0x200003
   229                           ;	unspecified, using default values
   230   200003                     	org	2097155
   231   200003  FF                 	db	255
   232                           
   233                           ;Config register IDLOC4 @ 0x200004
   234                           ;	unspecified, using default values
   235   200004                     	org	2097156
   236   200004  FF                 	db	255
   237                           
   238                           ;Config register IDLOC5 @ 0x200005
   239                           ;	unspecified, using default values
   240   200005                     	org	2097157
   241   200005  FF                 	db	255
   242                           
   243                           ;Config register IDLOC6 @ 0x200006
   244                           ;	unspecified, using default values
   245   200006                     	org	2097158
   246   200006  FF                 	db	255
   247                           
   248                           ;Config register IDLOC7 @ 0x200007
   249                           ;	unspecified, using default values
   250   200007                     	org	2097159
   251   200007  FF                 	db	255
   252                           
   253                           	psect	config
   254                           
   255                           ;Config register CONFIG1L @ 0x300000
   256                           ;	unspecified, using default values
   257                           ;	PLL Prescaler Selection bits
   258                           ;	PLLDIV = 0x0, unprogrammed default
   259                           ;	System Clock Postscaler Selection bits
   260                           ;	CPUDIV = 0x0, unprogrammed default
   261                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   262                           ;	USBDIV = 0x0, unprogrammed default
   263   300000                     	org	3145728
   264   300000  00                 	db	0
   265                           
   266                           ;Config register CONFIG1H @ 0x300001
   267                           ;	Oscillator Selection bits
   268                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   269                           ;	Fail-Safe Clock Monitor Enable bit
   270                           ;	FCMEN = 0x0, unprogrammed default
   271                           ;	Internal/External Oscillator Switchover bit
   272                           ;	IESO = 0x0, unprogrammed default
   273   300001                     	org	3145729
   274   300001  08                 	db	8
   275                           
   276                           ;Config register CONFIG2L @ 0x300002
   277                           ;	unspecified, using default values
   278                           ;	Power-up Timer Enable bit
   279                           ;	PWRT = 0x1, unprogrammed default
   280                           ;	Brown-out Reset Enable bits
   281                           ;	BOR = 0x3, unprogrammed default
   282                           ;	Brown-out Reset Voltage bits
   283                           ;	BORV = 0x3, unprogrammed default
   284                           ;	USB Voltage Regulator Enable bit
   285                           ;	VREGEN = 0x0, unprogrammed default
   286   300002                     	org	3145730
   287   300002  1F                 	db	31
   288                           
   289                           ;Config register CONFIG2H @ 0x300003
   290                           ;	Watchdog Timer Enable bit
   291                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   292                           ;	Watchdog Timer Postscale Select bits
   293                           ;	WDTPS = 0xF, unprogrammed default
   294   300003                     	org	3145731
   295   300003  1E                 	db	30
   296                           
   297                           ; Padding undefined space
   298   300004                     	org	3145732
   299   300004  FF                 	db	255
   300                           
   301                           ;Config register CONFIG3H @ 0x300005
   302                           ;	unspecified, using default values
   303                           ;	CCP2 MUX bit
   304                           ;	CCP2MX = 0x1, unprogrammed default
   305                           ;	PORTB A/D Enable bit
   306                           ;	PBADEN = 0x1, unprogrammed default
   307                           ;	Low-Power Timer 1 Oscillator Enable bit
   308                           ;	LPT1OSC = 0x0, unprogrammed default
   309                           ;	MCLR Pin Enable bit
   310                           ;	MCLRE = 0x1, unprogrammed default
   311   300005                     	org	3145733
   312   300005  83                 	db	131
   313                           
   314                           ;Config register CONFIG4L @ 0x300006
   315                           ;	Stack Full/Underflow Reset Enable bit
   316                           ;	STVREN = 0x1, unprogrammed default
   317                           ;	Single-Supply ICSP Enable bit
   318                           ;	LVP = OFF, Single-Supply ICSP disabled
   319                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   320                           ;	ICPRT = 0x0, unprogrammed default
   321                           ;	Extended Instruction Set Enable bit
   322                           ;	XINST = 0x0, unprogrammed default
   323                           ;	Background Debugger Enable bit
   324                           ;	DEBUG = 0x1, unprogrammed default
   325   300006                     	org	3145734
   326   300006  81                 	db	129
   327                           
   328                           ; Padding undefined space
   329   300007                     	org	3145735
   330   300007  FF                 	db	255
   331                           
   332                           ;Config register CONFIG5L @ 0x300008
   333                           ;	unspecified, using default values
   334                           ;	Code Protection bit
   335                           ;	CP0 = 0x1, unprogrammed default
   336                           ;	Code Protection bit
   337                           ;	CP1 = 0x1, unprogrammed default
   338                           ;	Code Protection bit
   339                           ;	CP2 = 0x1, unprogrammed default
   340                           ;	Code Protection bit
   341                           ;	CP3 = 0x1, unprogrammed default
   342   300008                     	org	3145736
   343   300008  0F                 	db	15
   344                           
   345                           ;Config register CONFIG5H @ 0x300009
   346                           ;	unspecified, using default values
   347                           ;	Boot Block Code Protection bit
   348                           ;	CPB = 0x1, unprogrammed default
   349                           ;	Data EEPROM Code Protection bit
   350                           ;	CPD = 0x1, unprogrammed default
   351   300009                     	org	3145737
   352   300009  C0                 	db	192
   353                           
   354                           ;Config register CONFIG6L @ 0x30000A
   355                           ;	unspecified, using default values
   356                           ;	Write Protection bit
   357                           ;	WRT0 = 0x1, unprogrammed default
   358                           ;	Write Protection bit
   359                           ;	WRT1 = 0x1, unprogrammed default
   360                           ;	Write Protection bit
   361                           ;	WRT2 = 0x1, unprogrammed default
   362                           ;	Write Protection bit
   363                           ;	WRT3 = 0x1, unprogrammed default
   364   30000A                     	org	3145738
   365   30000A  0F                 	db	15
   366                           
   367                           ;Config register CONFIG6H @ 0x30000B
   368                           ;	unspecified, using default values
   369                           ;	Configuration Register Write Protection bit
   370                           ;	WRTC = 0x1, unprogrammed default
   371                           ;	Boot Block Write Protection bit
   372                           ;	WRTB = 0x1, unprogrammed default
   373                           ;	Data EEPROM Write Protection bit
   374                           ;	WRTD = 0x1, unprogrammed default
   375   30000B                     	org	3145739
   376   30000B  E0                 	db	224
   377                           
   378                           ;Config register CONFIG7L @ 0x30000C
   379                           ;	unspecified, using default values
   380                           ;	Table Read Protection bit
   381                           ;	EBTR0 = 0x1, unprogrammed default
   382                           ;	Table Read Protection bit
   383                           ;	EBTR1 = 0x1, unprogrammed default
   384                           ;	Table Read Protection bit
   385                           ;	EBTR2 = 0x1, unprogrammed default
   386                           ;	Table Read Protection bit
   387                           ;	EBTR3 = 0x1, unprogrammed default
   388   30000C                     	org	3145740
   389   30000C  0F                 	db	15
   390                           
   391                           ;Config register CONFIG7H @ 0x30000D
   392                           ;	unspecified, using default values
   393                           ;	Boot Block Table Read Protection bit
   394                           ;	EBTRB = 0x1, unprogrammed default
   395   30000D                     	org	3145741
   396   30000D  40                 	db	64
   397                           tosu	equ	0xFFF
   398                           tosh	equ	0xFFE
   399                           tosl	equ	0xFFD
   400                           stkptr	equ	0xFFC
   401                           pclatu	equ	0xFFB
   402                           pclath	equ	0xFFA
   403                           pcl	equ	0xFF9
   404                           tblptru	equ	0xFF8
   405                           tblptrh	equ	0xFF7
   406                           tblptrl	equ	0xFF6
   407                           tablat	equ	0xFF5
   408                           prodh	equ	0xFF4
   409                           prodl	equ	0xFF3
   410                           indf0	equ	0xFEF
   411                           postinc0	equ	0xFEE
   412                           postdec0	equ	0xFED
   413                           preinc0	equ	0xFEC
   414                           plusw0	equ	0xFEB
   415                           fsr0h	equ	0xFEA
   416                           fsr0l	equ	0xFE9
   417                           wreg	equ	0xFE8
   418                           indf1	equ	0xFE7
   419                           postinc1	equ	0xFE6
   420                           postdec1	equ	0xFE5
   421                           preinc1	equ	0xFE4
   422                           plusw1	equ	0xFE3
   423                           fsr1h	equ	0xFE2
   424                           fsr1l	equ	0xFE1
   425                           bsr	equ	0xFE0
   426                           indf2	equ	0xFDF
   427                           postinc2	equ	0xFDE
   428                           postdec2	equ	0xFDD
   429                           preinc2	equ	0xFDC
   430                           plusw2	equ	0xFDB
   431                           fsr2h	equ	0xFDA
   432                           fsr2l	equ	0xFD9
   433                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2A      0       0      23        0.0%
BITBIGSFRlllh        4      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu Jul 13 23:26:41 2023

                     u17 7FEC                      l710 7F9E                      l720 7FDE  
                    l712 7FCE                      l722 7FE2                      l714 7FD2  
                    l716 7FD6                      l718 7FDA                      wreg 0FE8  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 7F9E  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISC 0F94  
                  _TRISD 0F95                    _TRISE 0F96          __initialization 7F98  
           __end_of_main 8000                   ??_main 0001            __activetblptr 0000  
                 _ADCON1 0FC1                   _OSCCON 0FD3                   isa$std 0001  
             __accesstop 0060  __end_of__initialization 7F98            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F98                  __ramtop 0800                  __ptext0 7F9E  
   end_of_initialization 7F98      start_initialization 7F98                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
