MIPS CPUs have always had cache hardware built tightly into the <SPAN class=cloze>[...]</SPAN>.