

================================================================
== Vitis HLS Report for 'linear_combination'
================================================================
* Date:           Wed May 11 12:58:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.878 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      485|    12595|  4.850 us|  0.126 ms|  485|  12595|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|      60|        no|
        |- LOOP_LC1    |      182|    10192|       182|          -|          -|  1 ~ 56|        no|
        | + LOOP_LC12  |      180|      180|         3|          -|          -|      60|        no|
        |- LOOP_LC2    |      240|     2340|    4 ~ 39|          -|          -|      60|        no|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     394|    279|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    294|    -|
|Register         |        -|    -|     192|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     586|    776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_16_1_1_U1         |mul_8ns_8ns_16_1_1         |        0|   0|    0|   41|    0|
    |urem_32ns_6ns_32_36_seq_1_U2  |urem_32ns_6ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  394|  279|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |accumulators_U  |linear_combination_accumulators  |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                 |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_197_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln106_fu_208_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln108_fu_225_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln112_fu_230_p2     |         +|   0|  0|  14|           6|           1|
    |empty_38_fu_164_p2      |         +|   0|  0|  14|           6|           1|
    |sub_ln657_fu_298_p2     |         -|   0|  0|  14|           1|           6|
    |empty_43_fu_247_p2      |      icmp|   0|  0|  18|          32|           5|
    |empty_44_fu_252_p2      |      icmp|   0|  0|  18|          32|           1|
    |exitcond136_fu_175_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln102_fu_203_p2    |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln106_fu_219_p2    |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln112_fu_241_p2    |      icmp|   0|  0|  10|           6|           4|
    |empty_45_fu_257_p2      |        or|   0|  0|   2|           1|           1|
    |rem_V_12_fu_288_p3      |    select|   0|  0|   5|           1|           5|
    |select_ln175_fu_304_p3  |    select|   0|  0|   6|           1|           6|
    |rem_V_10_fu_283_p2      |       xor|   0|  0|   5|           5|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 203|         153|          80|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |accumulators_address0              |   25|          5|    6|         30|
    |accumulators_d0                    |   14|          3|   32|         96|
    |ap_NS_fsm                          |  201|         46|    1|         46|
    |ap_phi_mux_p_Val2_s_phi_fu_156_p4  |    9|          2|    6|         12|
    |empty_reg_108                      |    9|          2|    6|         12|
    |i_3_reg_141                        |    9|          2|    6|         12|
    |i_reg_119                          |    9|          2|    6|         12|
    |j_reg_130                          |    9|          2|    6|         12|
    |p_Val2_s_reg_152                   |    9|          2|    6|         12|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  294|         66|   75|        244|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |accumulators_addr_6_reg_356  |   6|   0|    6|          0|
    |add_ln102_reg_340            |   6|   0|    6|          0|
    |add_ln106_reg_348            |   6|   0|    6|          0|
    |add_ln108_reg_361            |  32|   0|   32|          0|
    |add_ln112_reg_366            |   6|   0|    6|          0|
    |ap_CS_fsm                    |  45|   0|   45|          0|
    |empty_45_reg_391             |   1|   0|    1|          0|
    |empty_reg_108                |   6|   0|    6|          0|
    |i_3_reg_141                  |   6|   0|    6|          0|
    |i_reg_119                    |   6|   0|    6|          0|
    |j_reg_130                    |   6|   0|    6|          0|
    |p_Val2_s_reg_152             |   6|   0|    6|          0|
    |r_sig_V_reg_402              |   1|   0|    1|          0|
    |tmp_reg_384                  |  32|   0|   32|          0|
    |trunc_ln167_reg_395          |   5|   0|    5|          0|
    |zext_ln102_reg_335           |  16|   0|   32|         16|
    |zext_ln112_reg_371           |   6|   0|   64|         58|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 192|   0|  266|         74|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  linear_combination|  return value|
|vecs_read       |   in|    8|     ap_none|           vecs_read|        scalar|
|coeffs_read     |   in|    8|     ap_none|         coeffs_read|        scalar|
|len             |   in|    6|     ap_none|                 len|        scalar|
|out_r_address0  |  out|    6|   ap_memory|               out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|               out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|               out_r|         array|
|out_r_d0        |  out|    6|   ap_memory|               out_r|         array|
+----------------+-----+-----+------------+--------------------+--------------+

