void sunxi_irq_ack(struct irq_data *irqd)\r\n{\r\nunsigned int irq = irqd_to_hwirq(irqd);\r\nunsigned int irq_off = irq % 32;\r\nint reg = irq / 32;\r\nu32 val;\r\nval = readl(sunxi_irq_base + SUNXI_IRQ_PENDING_REG(reg));\r\nwritel(val | (1 << irq_off),\r\nsunxi_irq_base + SUNXI_IRQ_PENDING_REG(reg));\r\n}\r\nstatic void sunxi_irq_mask(struct irq_data *irqd)\r\n{\r\nunsigned int irq = irqd_to_hwirq(irqd);\r\nunsigned int irq_off = irq % 32;\r\nint reg = irq / 32;\r\nu32 val;\r\nval = readl(sunxi_irq_base + SUNXI_IRQ_ENABLE_REG(reg));\r\nwritel(val & ~(1 << irq_off),\r\nsunxi_irq_base + SUNXI_IRQ_ENABLE_REG(reg));\r\n}\r\nstatic void sunxi_irq_unmask(struct irq_data *irqd)\r\n{\r\nunsigned int irq = irqd_to_hwirq(irqd);\r\nunsigned int irq_off = irq % 32;\r\nint reg = irq / 32;\r\nu32 val;\r\nval = readl(sunxi_irq_base + SUNXI_IRQ_ENABLE_REG(reg));\r\nwritel(val | (1 << irq_off),\r\nsunxi_irq_base + SUNXI_IRQ_ENABLE_REG(reg));\r\n}\r\nstatic int sunxi_irq_map(struct irq_domain *d, unsigned int virq,\r\nirq_hw_number_t hw)\r\n{\r\nirq_set_chip_and_handler(virq, &sunxi_irq_chip,\r\nhandle_level_irq);\r\nset_irq_flags(virq, IRQF_VALID | IRQF_PROBE);\r\nreturn 0;\r\n}\r\nstatic int __init sunxi_of_init(struct device_node *node,\r\nstruct device_node *parent)\r\n{\r\nsunxi_irq_base = of_iomap(node, 0);\r\nif (!sunxi_irq_base)\r\npanic("%s: unable to map IC registers\n",\r\nnode->full_name);\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_ENABLE_REG(0));\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_ENABLE_REG(1));\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_ENABLE_REG(2));\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_MASK_REG(0));\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_MASK_REG(1));\r\nwritel(0, sunxi_irq_base + SUNXI_IRQ_MASK_REG(2));\r\nwritel(0xffffffff, sunxi_irq_base + SUNXI_IRQ_PENDING_REG(0));\r\nwritel(0xffffffff, sunxi_irq_base + SUNXI_IRQ_PENDING_REG(1));\r\nwritel(0xffffffff, sunxi_irq_base + SUNXI_IRQ_PENDING_REG(2));\r\nwritel(0x01, sunxi_irq_base + SUNXI_IRQ_PROTECTION_REG);\r\nwritel(0x00, sunxi_irq_base + SUNXI_IRQ_NMI_CTRL_REG);\r\nsunxi_irq_domain = irq_domain_add_linear(node, 3 * 32,\r\n&sunxi_irq_ops, NULL);\r\nif (!sunxi_irq_domain)\r\npanic("%s: unable to create IRQ domain\n", node->full_name);\r\nreturn 0;\r\n}\r\nvoid __init sunxi_init_irq(void)\r\n{\r\nof_irq_init(sunxi_irq_dt_ids);\r\n}\r\nasmlinkage void __exception_irq_entry sunxi_handle_irq(struct pt_regs *regs)\r\n{\r\nu32 irq, hwirq;\r\nhwirq = readl(sunxi_irq_base + SUNXI_IRQ_VECTOR_REG) >> 2;\r\nwhile (hwirq != 0) {\r\nirq = irq_find_mapping(sunxi_irq_domain, hwirq);\r\nhandle_IRQ(irq, regs);\r\nhwirq = readl(sunxi_irq_base + SUNXI_IRQ_VECTOR_REG) >> 2;\r\n}\r\n}
