# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do apb_rx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/aESSENTIALS {D:/Verilog/aESSENTIALS/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/aESSENTIALS" D:/Verilog/aESSENTIALS/REGISTER.v 
# -- Compiling module REG
# -- Compiling module LatchN
# -- Compiling module LatchN_gate
# -- Compiling module SyncRegN
# -- Compiling module PipeRegS
# -- Compiling module PipeReg
# 
# Top level modules:
# 	REG
# 	LatchN
# 	LatchN_gate
# 	SyncRegN
# 	PipeRegS
# 	PipeReg
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/aESSENTIALS {D:/Verilog/aESSENTIALS/baud_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/aESSENTIALS" D:/Verilog/aESSENTIALS/baud_counter.v 
# -- Compiling module baud_counter
# 
# Top level modules:
# 	baud_counter
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v 
# -- Compiling module apb_rx_dp
# 
# Top level modules:
# 	apb_rx_dp
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v 
# -- Compiling module apb_rx_cp
# 
# Top level modules:
# 	apb_rx_cp
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx.v 
# -- Compiling module apb_rx
# 
# Top level modules:
# 	apb_rx
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:57 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v 
# -- Compiling module apb_rx_tb
# 
# Top level modules:
# 	apb_rx_tb
# End time: 16:01:57 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  apb_rx_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" apb_rx_tb 
# Start time: 16:01:57 on Jan 13,2020
# Loading work.apb_rx_tb
# Loading work.apb_rx
# Loading work.apb_rx_cp
# Loading work.apb_rx_dp
# Loading work.baud_counter
# Loading work.PipeReg
# ** Error: (vsim-3033) D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v(67): Instantiation of 'apb_tx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /apb_rx_tb File: D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Verilog/uart_apb/apb_rx/simulation/modelsim/rtl_work
#             D:/Verilog/uart_apb/apb_rx/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./apb_rx_run_msim_rtl_verilog.do PAUSED at line 16
# End time: 16:04:57 on Jan 13,2020, Elapsed time: 0:03:00
# Errors: 1, Warnings: 0
