//Verilog Code for 8 bit ALU which is inspired by 74181
//Omkar Bhilare, 191060901

module ALU( A, B, c_in, control_line, mode_select, out, c_out);

input [7:0] A, B;
input c_in;
input [2:0] control_line;
input mode_select;  //If mode select zero then ALU performing logical operation otherewise arithmetic

output reg [7:0] out;
output reg c_out;

always@(A or B or c_in or mode_select or control_line)
begin
    if(mode_select)
    begin
       c_out = 0
       case(control_line)
            3'd0 :  {c_out, out} = A + B + c_in;
            3'd1 :  {c_out, out} = A - B - c_in;
            3'd2 :  out = A + 1;
            3'd3 :  out = B + 1;
            3'd4 :  out = A - 1;
            3'd5 :  out = B - 1;
            3'd6 :  out = A;
            3'd7 :  out = B;
            default: out  = 8'd0;
       endcase
    end
    else
    begin
       c_out = 0;
       case(control_line)
            3'd0 :  out = A & B;
            3'd1 :  out = A | B; 
            3'd2 :  out = A ^ B;
            3'd3 :  out = A << 2;
            3'd4 :  out = B << 2;
            3'd5 :  out = A >> 2;
            3'd6 :  out = B >> 2;
            3'd7 :  out = ~ (A | B);
            default: out  = 8'd0;       
       endcase
    end
end

endmodule
