<profile>

<section name = "Vivado HLS Report for 'image_filter_Split_1080_1920_2048_0_s'" level="0">
<item name = "Date">Tue Dec 13 04:20:39 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 5.83, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2076841, 1, 2076841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 2076840, 3 ~ 1923, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">0, 1920, 2, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 32</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 27</column>
<column name="Register">-, -, 41, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_133_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_144_p2">+, 0, 0, 11, 11, 1</column>
<column name="exitcond1_i_fu_128_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="exitcond_i_fu_139_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="ap_sig_102">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_74">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="dst0_data_stream_V_blk_n">1, 2, 1, 2</column>
<column name="dst1_data_stream_V_blk_n">1, 2, 1, 2</column>
<column name="p_1_i_reg_117">11, 2, 11, 22</column>
<column name="p_i_reg_106">11, 2, 11, 22</column>
<column name="src_data_stream_0_V_blk_n">1, 2, 1, 2</column>
<column name="src_data_stream_1_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_i_reg_169">1, 0, 1, 0</column>
<column name="i_V_reg_164">11, 0, 11, 0</column>
<column name="p_1_i_reg_117">11, 0, 11, 0</column>
<column name="p_i_reg_106">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, image_filter_Split&lt;1080, 1920, 2048, 0&gt;, return value</column>
<column name="rows">in, 11, ap_stable, rows, scalar</column>
<column name="cols">in, 11, ap_stable, cols, scalar</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_1_V_dout">in, 8, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_empty_n">in, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_read">out, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="dst0_data_stream_V_din">out, 8, ap_fifo, dst0_data_stream_V, pointer</column>
<column name="dst0_data_stream_V_full_n">in, 1, ap_fifo, dst0_data_stream_V, pointer</column>
<column name="dst0_data_stream_V_write">out, 1, ap_fifo, dst0_data_stream_V, pointer</column>
<column name="dst1_data_stream_V_din">out, 8, ap_fifo, dst1_data_stream_V, pointer</column>
<column name="dst1_data_stream_V_full_n">in, 1, ap_fifo, dst1_data_stream_V, pointer</column>
<column name="dst1_data_stream_V_write">out, 1, ap_fifo, dst1_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
