{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585919624395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585919624420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 22:13:44 2020 " "Processing started: Fri Apr 03 22:13:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585919624420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919624420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cy10lp -c cy10lp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cy10lp -c cy10lp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919624421 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919624932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585919624991 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cy10lp_qsys.qsys " "Elaborating Platform Designer system entity \"cy10lp_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585919634900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:13:59 Progress: Loading qsys/cy10lp_qsys.qsys " "2020.04.03.22:13:59 Progress: Loading qsys/cy10lp_qsys.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919639228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:13:59 Progress: Reading input file " "2020.04.03.22:13:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919639752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:13:59 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:13:59 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919639856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Parameterizing module avl_dmem " "2020.04.03.22:14:00 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Adding avl_imem \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:14:00 Progress: Adding avl_imem \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Parameterizing module avl_imem " "2020.04.03.22:14:00 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Adding avl_uart \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:14:00 Progress: Adding avl_uart \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Parameterizing module avl_uart " "2020.04.03.22:14:00 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:00 Progress: Adding bld_id \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:00 Progress: Adding bld_id \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919640971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module bld_id " "2020.04.03.22:14:01 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding clk \[clock_source 19.1\] " "2020.04.03.22:14:01 Progress: Adding clk \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module clk " "2020.04.03.22:14:01 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding clk_sdram \[altera_clock_bridge 19.1\] " "2020.04.03.22:14:01 Progress: Adding clk_sdram \[altera_clock_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module clk_sdram " "2020.04.03.22:14:01 Progress: Parameterizing module clk_sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding default_slave \[altera_error_response_slave 19.1\] " "2020.04.03.22:14:01 Progress: Adding default_slave \[altera_error_response_slave 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module default_slave " "2020.04.03.22:14:01 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 19.1\] " "2020.04.03.22:14:01 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module onchip_ram " "2020.04.03.22:14:01 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:01 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_1_0 " "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:01 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_3_2 " "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:01 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_5_4 " "2020.04.03.22:14:01 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding pio_led \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:01 Progress: Adding pio_led \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module pio_led " "2020.04.03.22:14:01 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding pio_sw \[altera_avalon_pio 19.1\] " "2020.04.03.22:14:01 Progress: Adding pio_sw \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module pio_sw " "2020.04.03.22:14:01 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 19.1\] " "2020.04.03.22:14:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing module sdram " "2020.04.03.22:14:01 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Building connections " "2020.04.03.22:14:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Parameterizing connections " "2020.04.03.22:14:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Validating " "2020.04.03.22:14:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:14:01 Progress: Done reading input file " "2020.04.03.22:14:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919641984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys: Generating cy10lp_qsys \"cy10lp_qsys\" for QUARTUS_SYNTH " "Cy10lp_qsys: Generating cy10lp_qsys \"cy10lp_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919642899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919645328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919645344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919645351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919645357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"cy10lp_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"cy10lp_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id' " "Bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id' " "Bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"cy10lp_qsys\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"cy10lp_qsys\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"cy10lp_qsys\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"cy10lp_qsys\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919648995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"cy10lp_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"cy10lp_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led' " "Pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led' " "Pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw' " "Pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw' " "Pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'cy10lp_qsys_sdram' " "Sdram: Starting RTL generation for module 'cy10lp_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_2244849008902920420.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919649822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'cy10lp_qsys_sdram' " "Sdram: Done RTL generation for module 'cy10lp_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919650252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"cy10lp_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"cy10lp_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919650278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919652716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919652931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919653194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919653387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919653566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919653780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919654006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919654178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919654350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cy10lp_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cy10lp_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cy10lp_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cy10lp_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919656807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys: Done \"cy10lp_qsys\" with 42 modules, 61 files " "Cy10lp_qsys: Done \"cy10lp_qsys\" with 42 modules, 61 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919657708 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cy10lp_qsys.qsys " "Finished elaborating Platform Designer system entity \"cy10lp_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585919658912 ""}
{ "Error" "EVRFX_SV_CLOSING_LABEL_MISMATCH" "de10lite cy10lp cy10lp.sv(406) " "SystemVerilog error at cy10lp.sv(406): closing label \"de10lite\" must match the original label \"cy10lp\"" {  } { { "cy10lp.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 406 0 0 } }  } 0 10987 "SystemVerilog error at %3!s!: closing label \"%1!s!\" must match the original label \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585919659076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cy10lp cy10lp.sv(13) " "Ignored design unit \"cy10lp\" at cy10lp.sv(13) due to previous errors" {  } { { "cy10lp.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1585919659076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cy10lp.sv 0 0 " "Found 0 design units, including 0 entities, in source file cy10lp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659081 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659085 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659085 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659085 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659085 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659085 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659086 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659087 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659087 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659087 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659087 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659095 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659098 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659098 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659098 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659106 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659109 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659110 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659111 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659112 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659112 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659112 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659112 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659130 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659131 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659133 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659133 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659133 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659133 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659133 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659147 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659150 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659163 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659166 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659172 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659174 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659175 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659188 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659191 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659192 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659192 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659192 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659192 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659192 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659194 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659197 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659197 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659197 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659197 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659198 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659210 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659213 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659214 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_VECT_NUM scr1_ipic.svh(14) " "Verilog HDL Declaration error at scr1_ipic.svh(14): identifier \"SCR1_IRQ_VECT_NUM\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659215 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_VECT_WIDTH scr1_ipic.svh(15) " "Verilog HDL Declaration error at scr1_ipic.svh(15): identifier \"SCR1_IRQ_VECT_WIDTH\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659215 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_LINES_NUM scr1_ipic.svh(16) " "Verilog HDL Declaration error at scr1_ipic.svh(16): identifier \"SCR1_IRQ_LINES_NUM\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659216 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_LINES_WIDTH scr1_ipic.svh(17) " "Verilog HDL Declaration error at scr1_ipic.svh(17): identifier \"SCR1_IRQ_LINES_WIDTH\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659216 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_VOID_VECT_NUM scr1_ipic.svh(18) " "Verilog HDL Declaration error at scr1_ipic.svh(18): identifier \"SCR1_IRQ_VOID_VECT_NUM\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659216 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_IRQ_IDX_WIDTH scr1_ipic.svh(19) " "Verilog HDL Declaration error at scr1_ipic.svh(19): identifier \"SCR1_IRQ_IDX_WIDTH\" is already declared in the present scope" {  } { { "scr1_ipic.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659218 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659220 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659220 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659220 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659221 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659240 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659258 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659261 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659262 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659262 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659262 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659262 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659262 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659273 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659276 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659277 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "scr1_scu scr1_scu.sv(10) " "Ignored design unit \"scr1_scu\" at scr1_scu.sv(10) due to previous errors" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1585919659278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659279 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659282 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659283 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "scr1_tapc_shift_reg scr1_tapc_shift_reg.sv(9) " "Ignored design unit \"scr1_tapc_shift_reg\" at scr1_tapc_shift_reg.sv(9) due to previous errors" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1585919659284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659284 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659287 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659287 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659287 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659288 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659301 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659303 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659303 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659304 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_STATE_WIDTH scr1_tapc.svh(15) " "Verilog HDL Declaration error at scr1_tapc.svh(15): identifier \"SCR1_TAP_STATE_WIDTH\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659306 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_INSTRUCTION_WIDTH scr1_tapc.svh(16) " "Verilog HDL Declaration error at scr1_tapc.svh(16): identifier \"SCR1_TAP_INSTRUCTION_WIDTH\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659307 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_DR_IDCODE_WIDTH scr1_tapc.svh(17) " "Verilog HDL Declaration error at scr1_tapc.svh(17): identifier \"SCR1_TAP_DR_IDCODE_WIDTH\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659307 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_DR_BLD_ID_WIDTH scr1_tapc.svh(18) " "Verilog HDL Declaration error at scr1_tapc.svh(18): identifier \"SCR1_TAP_DR_BLD_ID_WIDTH\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659307 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_DR_BYPASS_WIDTH scr1_tapc.svh(19) " "Verilog HDL Declaration error at scr1_tapc.svh(19): identifier \"SCR1_TAP_DR_BYPASS_WIDTH\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659307 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TAP_BLD_ID_VALUE scr1_tapc.svh(21) " "Verilog HDL Declaration error at scr1_tapc.svh(21): identifier \"SCR1_TAP_BLD_ID_VALUE\" is already declared in the present scope" {  } { { "scr1_tapc.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv 6 6 " "Found 6 design units, including 6 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_reset_buf_qlfy_cell " "Found entity 3: scr1_reset_buf_qlfy_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_and2_cell " "Found entity 4: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and3_cell " "Found entity 5: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_mux2_cell " "Found entity 6: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659321 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659325 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659326 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659326 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_WIDTH_E scr1_arch_types.svh(16) " "Verilog HDL Declaration error at scr1_arch_types.svh(16): identifier \"SCR1_EXC_CODE_WIDTH_E\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_MISALIGN scr1_arch_types.svh(20) " "Verilog HDL Declaration error at scr1_arch_types.svh(20): identifier \"SCR1_EXC_CODE_INSTR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_INSTR_ACCESS_FAULT scr1_arch_types.svh(21) " "Verilog HDL Declaration error at scr1_arch_types.svh(21): identifier \"SCR1_EXC_CODE_INSTR_ACCESS_FAULT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_ILLEGAL_INSTR scr1_arch_types.svh(22) " "Verilog HDL Declaration error at scr1_arch_types.svh(22): identifier \"SCR1_EXC_CODE_ILLEGAL_INSTR\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_BREAKPOINT scr1_arch_types.svh(23) " "Verilog HDL Declaration error at scr1_arch_types.svh(23): identifier \"SCR1_EXC_CODE_BREAKPOINT\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_EXC_CODE_LD_ADDR_MISALIGN scr1_arch_types.svh(24) " "Verilog HDL Declaration error at scr1_arch_types.svh(24): identifier \"SCR1_EXC_CODE_LD_ADDR_MISALIGN\" is already declared in the present scope" {  } { { "scr1_arch_types.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659341 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659345 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659345 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659345 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659346 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659348 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659348 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659348 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659349 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659349 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659350 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659353 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659354 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659356 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659360 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_AHB_WIDTH scr1_ahb.svh(10) " "Verilog HDL Declaration error at scr1_ahb.svh(10): identifier \"SCR1_AHB_WIDTH\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_HTRANS_IDLE scr1_ahb.svh(13) " "Verilog HDL Declaration error at scr1_ahb.svh(13): identifier \"SCR1_HTRANS_IDLE\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_HTRANS_NONSEQ scr1_ahb.svh(14) " "Verilog HDL Declaration error at scr1_ahb.svh(14): identifier \"SCR1_HTRANS_NONSEQ\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_HTRANS_ERR scr1_ahb.svh(15) " "Verilog HDL Declaration error at scr1_ahb.svh(15): identifier \"SCR1_HTRANS_ERR\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_HBURST_SINGLE scr1_ahb.svh(18) " "Verilog HDL Declaration error at scr1_ahb.svh(18): identifier \"SCR1_HBURST_SINGLE\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_HBURST_ERR scr1_ahb.svh(19) " "Verilog HDL Declaration error at scr1_ahb.svh(19): identifier \"SCR1_HBURST_ERR\" is already declared in the present scope" {  } { { "scr1_ahb.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659365 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659368 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659373 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659374 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659375 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659375 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659375 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659375 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659376 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659381 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659384 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659384 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659384 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659384 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659385 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659388 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_ZERO_BITS scr1_arch_description.svh(18) " "Verilog HDL Declaration error at scr1_arch_description.svh(18): identifier \"SCR1_CSR_MTVEC_BASE_ZERO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659390 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_VAL_BITS scr1_arch_description.svh(19) " "Verilog HDL Declaration error at scr1_arch_description.svh(19): identifier \"SCR1_CSR_MTVEC_BASE_VAL_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659390 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RW_BITS scr1_arch_description.svh(66) " "Verilog HDL Declaration error at scr1_arch_description.svh(66): identifier \"SCR1_CSR_MTVEC_BASE_RW_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659390 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_BRKM_BRKPT_NUMBER scr1_arch_description.svh(104) " "Verilog HDL Declaration error at scr1_arch_description.svh(104): identifier \"SCR1_BRKM_BRKPT_NUMBER\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659390 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_RST_VECTOR scr1_arch_description.svh(130) " "Verilog HDL Declaration error at scr1_arch_description.svh(130): identifier \"SCR1_ARCH_RST_VECTOR\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE scr1_arch_description.svh(131) " "Verilog HDL Declaration error at scr1_arch_description.svh(131): identifier \"SCR1_ARCH_CSR_MTVEC_BASE\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_MASK scr1_arch_description.svh(133) " "Verilog HDL Declaration error at scr1_arch_description.svh(133): identifier \"SCR1_TCM_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TCM_ADDR_PATTERN scr1_arch_description.svh(134) " "Verilog HDL Declaration error at scr1_arch_description.svh(134): identifier \"SCR1_TCM_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_MASK scr1_arch_description.svh(136) " "Verilog HDL Declaration error at scr1_arch_description.svh(136): identifier \"SCR1_TIMER_ADDR_MASK\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_TIMER_ADDR_PATTERN scr1_arch_description.svh(137) " "Verilog HDL Declaration error at scr1_arch_description.svh(137): identifier \"SCR1_TIMER_ADDR_PATTERN\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_ADDR_WIDTH scr1_arch_description.svh(160) " "Verilog HDL Declaration error at scr1_arch_description.svh(160): identifier \"SCR1_CSR_ADDR_WIDTH\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 160 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL scr1_arch_description.svh(162) " "Verilog HDL Declaration error at scr1_arch_description.svh(162): identifier \"SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 162 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_CSR_MTVEC_BASE_RO_BITS scr1_arch_description.svh(163) " "Verilog HDL Declaration error at scr1_arch_description.svh(163): identifier \"SCR1_CSR_MTVEC_BASE_RO_BITS\" is already declared in the present scope" {  } { { "scr1_arch_description.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659391 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_RD scr1_memif.svh(14) " "Verilog HDL Declaration error at scr1_memif.svh(14): identifier \"SCR1_MEM_CMD_RD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659392 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_WR scr1_memif.svh(15) " "Verilog HDL Declaration error at scr1_memif.svh(15): identifier \"SCR1_MEM_CMD_WR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659393 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_CMD_ERROR scr1_memif.svh(17) " "Verilog HDL Declaration error at scr1_memif.svh(17): identifier \"SCR1_MEM_CMD_ERROR\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659393 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_BYTE scr1_memif.svh(23) " "Verilog HDL Declaration error at scr1_memif.svh(23): identifier \"SCR1_MEM_WIDTH_BYTE\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659393 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_HWORD scr1_memif.svh(24) " "Verilog HDL Declaration error at scr1_memif.svh(24): identifier \"SCR1_MEM_WIDTH_HWORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659393 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SCR1_MEM_WIDTH_WORD scr1_memif.svh(25) " "Verilog HDL Declaration error at scr1_memif.svh(25): identifier \"SCR1_MEM_WIDTH_WORD\" is already declared in the present scope" {  } { { "scr1_memif.svh" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1585919659393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919659400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919659400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/cy10lp_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/cy10lp_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys " "Found entity 1: cy10lp_qsys" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919659557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659680 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659680 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659680 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659680 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919659716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659794 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919659931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_bld_id " "Found entity 1: cy10lp_qsys_bld_id" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919659999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919659999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660091 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660106 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_001 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660113 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_002 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660119 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_004 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660125 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_005 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585919660129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660131 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_006 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_006" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_onchip_ram " "Found entity 1: cy10lp_qsys_onchip_ram" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_hex_1_0 " "Found entity 1: cy10lp_qsys_pio_hex_1_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_led " "Found entity 1: cy10lp_qsys_pio_led" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_sw " "Found entity 1: cy10lp_qsys_pio_sw" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_sdram_input_efifo_module " "Found entity 1: cy10lp_qsys_sdram_input_efifo_module" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660214 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_sdram " "Found entity 2: cy10lp_qsys_sdram" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585919660214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585919660214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg " "Generated suppressed messages file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919660334 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 480 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 480 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585919660518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 03 22:14:20 2020 " "Processing ended: Fri Apr 03 22:14:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585919660518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585919660518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585919660518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919660518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 482 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 482 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585919661275 ""}
