Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Feb 28 10:32:09 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.941        0.000                      0                   84        0.168        0.000                      0                   84        9.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.941        0.000                      0                   84        0.168        0.000                      0                   84        9.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.941ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_seg_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.142ns (28.191%)  route 2.909ns (71.809%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  cnt_bin_i/cnt_sig_reg[20]/Q
                         net (fo=3, routed)           0.965     6.853    seg_disp_driver_i/dig_3_i[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  seg_disp_driver_i/disp_seg_o[6]_i_7/O
                         net (fo=1, routed)           0.842     7.819    seg_disp_driver_i/disp_seg_o[6]_i_7_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.152     7.971 r  seg_disp_driver_i/disp_seg_o[6]_i_3/O
                         net (fo=7, routed)           1.102     9.073    seg_disp_driver_i/BIN_value[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.348     9.421 r  seg_disp_driver_i/disp_seg_o[4]_i_1/O
                         net (fo=1, routed)           0.000     9.421    seg_disp_driver_i/disp_seg_num[4]
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[4]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.077    25.362    seg_disp_driver_i/disp_seg_o_reg[4]
  -------------------------------------------------------------------
                         required time                         25.362    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 15.941    

Slack (MET) :             15.958ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_seg_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.166ns (28.614%)  route 2.909ns (71.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  cnt_bin_i/cnt_sig_reg[20]/Q
                         net (fo=3, routed)           0.965     6.853    seg_disp_driver_i/dig_3_i[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  seg_disp_driver_i/disp_seg_o[6]_i_7/O
                         net (fo=1, routed)           0.842     7.819    seg_disp_driver_i/disp_seg_o[6]_i_7_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.152     7.971 r  seg_disp_driver_i/disp_seg_o[6]_i_3/O
                         net (fo=7, routed)           1.102     9.073    seg_disp_driver_i/BIN_value[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.372     9.445 r  seg_disp_driver_i/disp_seg_o[6]_i_1/O
                         net (fo=1, routed)           0.000     9.445    seg_disp_driver_i/disp_seg_num[6]
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[6]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.118    25.403    seg_disp_driver_i/disp_seg_o_reg[6]
  -------------------------------------------------------------------
                         required time                         25.403    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 15.958    

Slack (MET) :             16.017ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_seg_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.142ns (29.077%)  route 2.786ns (70.923%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  cnt_bin_i/cnt_sig_reg[20]/Q
                         net (fo=3, routed)           0.965     6.853    seg_disp_driver_i/dig_3_i[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.977 f  seg_disp_driver_i/disp_seg_o[6]_i_7/O
                         net (fo=1, routed)           0.842     7.819    seg_disp_driver_i/disp_seg_o[6]_i_7_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.152     7.971 f  seg_disp_driver_i/disp_seg_o[6]_i_3/O
                         net (fo=7, routed)           0.978     8.950    seg_disp_driver_i/BIN_value[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.348     9.298 r  seg_disp_driver_i/disp_seg_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.298    seg_disp_driver_i/disp_seg_s[2]
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[2]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.031    25.315    seg_disp_driver_i/disp_seg_o_reg[2]
  -------------------------------------------------------------------
                         required time                         25.315    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 16.017    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.890ns (27.069%)  route 2.398ns (72.931%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.887 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.697    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.401     7.222    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.346 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.754    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.779     8.657    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/C
                         clock pessimism              0.453    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.784    seg_disp_driver_i/cnt_clk_en_seg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.890ns (27.069%)  route 2.398ns (72.931%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.887 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.697    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.401     7.222    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.346 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.754    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.779     8.657    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                         clock pessimism              0.453    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.784    seg_disp_driver_i/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.890ns (27.069%)  route 2.398ns (72.931%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.887 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.697    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.401     7.222    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.346 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.754    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.779     8.657    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                         clock pessimism              0.453    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.784    seg_disp_driver_i/cnt_clk_en_seg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.890ns (27.069%)  route 2.398ns (72.931%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.887 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.697    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.401     7.222    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.346 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.754    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.779     8.657    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[9]/C
                         clock pessimism              0.453    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.784    seg_disp_driver_i/cnt_clk_en_seg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.376ns (61.730%)  route 1.473ns (38.270%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     5.852 r  cnt_bin_i/cnt_sig_reg[2]/Q
                         net (fo=2, routed)           0.673     6.525    cnt_bin_i/cnt_sig_reg_n_0_[2]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.295     6.820 r  cnt_bin_i/cnt_sig[3]_i_3/O
                         net (fo=1, routed)           0.000     6.820    cnt_bin_i/cnt_sig[3]_i_3_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  cnt_bin_i/cnt_sig_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    cnt_bin_i/cnt_sig_reg[27]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.124 r  cnt_bin_i/cnt_sig_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.800     8.924    cnt_bin_i/cnt_sig_reg[31]_i_1_n_7
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.299     9.223 r  cnt_bin_i/cnt_sig[28]_i_1/O
                         net (fo=1, routed)           0.000     9.223    cnt_bin_i/cnt_sig[28]_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079    25.363    cnt_bin_i/cnt_sig_reg[28]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_seg_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.021ns (27.080%)  route 2.749ns (72.920%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  cnt_bin_i/cnt_sig_reg[22]/Q
                         net (fo=3, routed)           0.972     6.821    seg_disp_driver_i/dig_3_i[2]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.295     7.116 r  seg_disp_driver_i/disp_seg_o[6]_i_8/O
                         net (fo=1, routed)           0.670     7.786    seg_disp_driver_i/disp_seg_o[6]_i_8_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.910 r  seg_disp_driver_i/disp_seg_o[6]_i_4/O
                         net (fo=7, routed)           1.107     9.017    seg_disp_driver_i/BIN_value[2]
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  seg_disp_driver_i/disp_seg_o[3]_i_1/O
                         net (fo=1, routed)           0.000     9.141    seg_disp_driver_i/disp_seg_num[3]
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[3]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.029    25.313    seg_disp_driver_i/disp_seg_o_reg[3]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.190ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_seg_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.049ns (27.617%)  route 2.749ns (72.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  cnt_bin_i/cnt_sig_reg[22]/Q
                         net (fo=3, routed)           0.972     6.821    seg_disp_driver_i/dig_3_i[2]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.295     7.116 r  seg_disp_driver_i/disp_seg_o[6]_i_8/O
                         net (fo=1, routed)           0.670     7.786    seg_disp_driver_i/disp_seg_o[6]_i_8_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.910 r  seg_disp_driver_i/disp_seg_o[6]_i_4/O
                         net (fo=7, routed)           1.107     9.017    seg_disp_driver_i/BIN_value[2]
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.152     9.169 r  seg_disp_driver_i/disp_seg_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.169    seg_disp_driver_i/disp_seg_num[5]
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.559    24.917    seg_disp_driver_i/clk
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[5]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.075    25.359    seg_disp_driver_i/disp_seg_o_reg[5]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 16.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.087     1.692    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.737 r  seg_disp_driver_i/disp_dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    seg_disp_driver_i/disp_dig_s[2]
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    seg_disp_driver_i/disp_dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.088     1.693    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.738 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.738    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     1.568    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.373%)  route 0.138ns (42.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X39Y61         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.138     1.741    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.592    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.223%)  route 0.139ns (42.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X39Y61         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.139     1.742    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.592    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.196%)  route 0.139ns (42.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X39Y61         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.139     1.742    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     1.591    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.463    seg_disp_driver_i/clk
    SLICE_X38Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.753    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[3]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    seg_disp_driver_i/data0[3]
    SLICE_X38Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.980    seg_disp_driver_i/clk
    SLICE_X38Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.134     1.597    seg_disp_driver_i/cnt_clk_en_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.461    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/Q
                         net (fo=2, routed)           0.125     1.751    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[15]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.861    seg_disp_driver_i/data0[15]
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.852     1.977    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.134     1.595    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.752    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[7]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seg_disp_driver_i/data0[7]
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.979    seg_disp_driver_i/clk
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.134     1.596    seg_disp_driver_i/cnt_clk_en_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.126     1.752    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seg_disp_driver_i/data0[11]
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.979    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.134     1.596    seg_disp_driver_i/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.200%)  route 0.123ns (32.800%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnt_bin_i/cnt_sig_reg[17]/Q
                         net (fo=4, routed)           0.123     1.728    cnt_bin_i/Q[1]
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  cnt_bin_i/cnt_sig[19]_i_4/O
                         net (fo=1, routed)           0.000     1.773    cnt_bin_i/cnt_sig[19]_i_4_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.838 r  cnt_bin_i/cnt_sig_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.838    cnt_bin_i/cnt_sig_reg[19]_i_1_n_6
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[17]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    cnt_bin_i/cnt_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56    cnt_bin_i/cnt_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    cnt_bin_i/cnt_sig_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    cnt_bin_i/cnt_sig_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    cnt_bin_i/cnt_sig_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    cnt_bin_i/cnt_sig_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    cnt_bin_i/cnt_sig_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    cnt_bin_i/cnt_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/cnt_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    cnt_bin_i/cnt_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/cnt_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/cnt_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/cnt_sig_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    cnt_bin_i/cnt_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/cnt_sig_reg[5]/C



