# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:59:57 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 22:59:57 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:59:57 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 22:59:57 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:59:57 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 22:59:57 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:59:57 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 22:59:57 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 22:59:57 on Nov 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 0 ps  Iteration: 4  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 150 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/seven_seg_tb/UUT/clock_10_inst/c0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 0 ps  Iteration: 4  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 150 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
run
run
run
do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:06:52 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 23:06:52 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:06:52 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 23:06:52 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:06:52 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 23:06:52 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:06:52 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 23:06:52 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# End time: 23:06:53 on Nov 24,2023, Elapsed time: 0:06:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 23:06:53 on Nov 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/seven_seg_tb/UUT/clock_10_inst/c0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
run
run
add wave -position 4  sim:/seven_seg_tb/UUT/reset
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:25:39 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 23:25:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:25:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 23:25:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:25:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 23:25:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:25:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 23:25:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# End time: 23:25:40 on Nov 24,2023, Elapsed time: 0:18:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 23:25:40 on Nov 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 0 ps  Iteration: 4  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 150 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/seven_seg_tb/UUT/clock_10_inst/c0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 0 ps  Iteration: 4  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 150 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:27:49 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 23:27:49 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:27:49 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 23:27:49 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:27:49 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 23:27:49 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:27:49 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 23:27:49 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# End time: 23:27:50 on Nov 24,2023, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 23:27:50 on Nov 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:29:47 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 23:29:47 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:29:47 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 23:29:47 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:29:47 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 23:29:47 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:29:47 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 23:29:48 on Nov 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# End time: 23:29:49 on Nov 24,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 23:29:49 on Nov 24,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/seven_seg_tb/UUT/clock_10_inst/c0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 2  sim:/seven_seg_tb/UUT/clock_10
do seven_seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:39:39 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db" C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v 
# -- Compiling module clock_10_altpll
# 
# Top level modules:
# 	clock_10_altpll
# End time: 23:39:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:39:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_10
# -- Compiling architecture SYN of clock_10
# End time: 23:39:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:39:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture behave of seven_seg
# -- Loading entity clock_10
# End time: 23:39:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:39:39 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_tb
# -- Compiling architecture sim of seven_seg_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity seven_seg
# End time: 23:39:39 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_tb
# End time: 23:39:40 on Nov 24,2023, Elapsed time: 0:09:51
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_tb 
# Start time: 23:39:41 on Nov 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seven_seg_tb(sim)#1
# Loading work.seven_seg(behave)#1
# Loading work.clock_10(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/seven_seg_tb/UUT/clock_10
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL was reset
#    Time: 75 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 210 ns  Iteration: 3  Instance: /seven_seg_tb/UUT/clock_10_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 23:40:15 on Nov 24,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
