<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 18 00:41:02 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_driver/pll_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"</big></U></B>

create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_driver/pll_clock"</big></U></B>

create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          25.798 ns |         38.763 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 13.5218%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {vga_driver/vga_cloc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>k/lscc_pll_inst/clk} -period 83.3333333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>333333 [get_nets clk]</A>                   |   83.333 ns |   68.484 ns |    6   |   20.830 ns |  48.008 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_drive</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>r/pll_clock} -source [get_pins {vga_dri</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ver/vga_clock/lscc_pll_inst/u_PLL_B/REF</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ERENCECLK}] -multiply_by 67 -divide_by </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>32 [get_pins {vga_driver/vga_clock/lscc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |   39.800 ns |   14.002 ns |   17   |   25.798 ns |  38.763 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |   14.003 ns 
vga_driver/v_count__i9/D                 |   14.863 ns 
vga_driver/v_count__i8/D                 |   15.128 ns 
vga_driver/v_count__i2/D                 |   15.340 ns 
vga_driver/v_count__i4/D                 |   15.340 ns 
vga_driver/v_count__i3/D                 |   15.406 ns 
vga_driver/v_count__i6/D                 |   15.459 ns 
vga_driver/v_count__i0/D                 |   15.459 ns 
vga_driver/v_count__i1/D                 |   15.724 ns 
vga_driver/v_count__i5/D                 |   15.724 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {vga_driver/vga_cloc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>k/lscc_pll_inst/clk} -period 83.3333333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>333333 [get_nets clk]</A>                   |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_drive</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>r/pll_clock} -source [get_pins {vga_dri</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ver/vga_clock/lscc_pll_inst/u_PLL_B/REF</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ERENCECLK}] -multiply_by 67 -divide_by </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>32 [get_pins {vga_driver/vga_clock/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |    3.112 ns 
vga_driver/h_count_308__i1/D             |    3.417 ns 
vga_driver/h_count_308__i2/D             |    3.417 ns 
vga_driver/h_count_308__i3/D             |    3.417 ns 
vga_driver/h_count_308__i4/D             |    3.417 ns 
vga_driver/h_count_308__i5/D             |    3.417 ns 
vga_driver/h_count_308__i6/D             |    3.417 ns 
vga_driver/h_count_308__i7/D             |    3.417 ns 
vga_driver/h_count_308__i8/D             |    3.417 ns 
vga_driver/h_count_308__i9/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
g                                       |                    output
b                                       |                    output
r                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
posy_i9                                 |                  No Clock
posy_i3                                 |                  No Clock
posy_i4                                 |                  No Clock
timer_310__i1                           |                  No Clock
timer_310__i2                           |                  No Clock
posy_i1                                 |                  No Clock
posy_i2                                 |                  No Clock
timer_310__i5                           |                  No Clock
timer_310__i6                           |                  No Clock
timer_310__i3                           |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       462
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 6
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.484 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          14.650
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             20.160

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_140/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":19.683,
        "delay":5.020
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/B",
            "phy_name":"SLICE_140/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"SLICE_140/F0"
        },
        "arrive":20.160,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2159",
            "phy_name":"n2159"
        },
        "arrive":20.160,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        5.020        19.683  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C2D    D0_TO_F0_DELAY   0.477        20.160  1       
n2159                                                     NET DELAY        0.000        20.160  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_140/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i0/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/SR",
        "phy_name":"SLICE_29/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":19.113,
        "delay":4.450
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/CK",
        "phy_name":"SLICE_29/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i1/SR   timer_clock_307__i2/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i1/SR   timer_clock_307__i2/SR}",
        "phy_name":"SLICE_28/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":19.113,
        "delay":4.450
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i3/SR   timer_clock_307__i4/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i3/SR   timer_clock_307__i4/SR}",
        "phy_name":"SLICE_27/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":19.113,
        "delay":4.450
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i5/SR   timer_clock_307__i6/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i5/SR   timer_clock_307__i6/SR}",
        "phy_name":"SLICE_26/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":19.113,
        "delay":4.450
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i7/SR   timer_clock_307__i8/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i7/SR   timer_clock_307__i8/SR}",
        "phy_name":"SLICE_25/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":18.517,
        "delay":3.854
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i9/SR   timer_clock_307__i10/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i9/SR   timer_clock_307__i10/SR}",
        "phy_name":"SLICE_24/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":18.517,
        "delay":3.854
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i9/CK",
        "phy_name":"SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i11/SR   timer_clock_307__i12/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_307__i11/SR   timer_clock_307__i12/SR}",
        "phy_name":"SLICE_23/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":18.517,
        "delay":3.854
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i11/CK",
        "phy_name":"SLICE_23/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i13/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/SR",
        "phy_name":"SLICE_22/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i13/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i13/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[13]",
            "phy_name":"timer_clock[13]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_86/A",
            "phy_name":"SLICE_266/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_86/Z",
            "phy_name":"SLICE_266/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6_adj_810",
            "phy_name":"n6_adj_810"
        },
        "arrive":12.649,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/D",
            "phy_name":"SLICE_265/A1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_265/F1"
        },
        "arrive":13.126,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7379",
            "phy_name":"n7379"
        },
        "arrive":13.431,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut/D",
            "phy_name":"SLICE_263/C0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut/Z",
            "phy_name":"SLICE_263/F0"
        },
        "arrive":13.908,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":14.213,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_263/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_263/F1"
        },
        "arrive":14.663,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2284",
            "phy_name":"n2284"
        },
        "arrive":18.517,
        "delay":3.854
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i0/Q
Path End         : timer_clock_307__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                           8.792
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             14.302

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/CK",
        "phy_name":"SLICE_29/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/Q",
        "phy_name":"SLICE_29/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/D",
        "phy_name":"SLICE_22/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i0/CK",
            "phy_name":"SLICE_29/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i0/Q",
            "phy_name":"SLICE_29/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_1/C1",
            "phy_name":"SLICE_29/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_1/CO1",
            "phy_name":"SLICE_29/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5753",
            "phy_name":"n5753"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9714",
            "phy_name":"n9714"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5755",
            "phy_name":"n5755"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9717",
            "phy_name":"n9717"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5757",
            "phy_name":"n5757"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9720",
            "phy_name":"n9720"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5759",
            "phy_name":"n5759"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9723",
            "phy_name":"n9723"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5761",
            "phy_name":"n5761"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9726",
            "phy_name":"n9726"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5763",
            "phy_name":"n5763"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_13/CI0",
            "phy_name":"SLICE_23/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_13/CO0",
            "phy_name":"SLICE_23/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9780",
            "phy_name":"n9780"
        },
        "arrive":12.885,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_13/CI1",
            "phy_name":"SLICE_23/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_13/CO1",
            "phy_name":"SLICE_23/COUT1"
        },
        "arrive":13.163,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5765",
            "phy_name":"n5765"
        },
        "arrive":13.825,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_15/D0",
            "phy_name":"SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_15/S0",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":14.302,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n62_2",
            "phy_name":"n62_2"
        },
        "arrive":14.302,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_307__i0/CK->timer_clock_307__i0/Q
                                          SLICE_R13C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_307_add_4_1/C1->timer_clock_307_add_4_1/CO1
                                          SLICE_R13C9A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n5753                                                     NET DELAY            0.000         9.271  1       
timer_clock_307_add_4_3/CI0->timer_clock_307_add_4_3/CO0
                                          SLICE_R13C9B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n9714                                                     NET DELAY            0.000         9.549  1       
timer_clock_307_add_4_3/CI1->timer_clock_307_add_4_3/CO1
                                          SLICE_R13C9B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n5755                                                     NET DELAY            0.000         9.827  1       
timer_clock_307_add_4_5/CI0->timer_clock_307_add_4_5/CO0
                                          SLICE_R13C9C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n9717                                                     NET DELAY            0.000        10.105  1       
timer_clock_307_add_4_5/CI1->timer_clock_307_add_4_5/CO1
                                          SLICE_R13C9C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n5757                                                     NET DELAY            0.000        10.383  1       
timer_clock_307_add_4_7/CI0->timer_clock_307_add_4_7/CO0
                                          SLICE_R13C9D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n9720                                                     NET DELAY            0.000        10.661  1       
timer_clock_307_add_4_7/CI1->timer_clock_307_add_4_7/CO1
                                          SLICE_R13C9D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n5759                                                     NET DELAY            0.556        11.495  1       
timer_clock_307_add_4_9/CI0->timer_clock_307_add_4_9/CO0
                                          SLICE_R13C10A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n9723                                                     NET DELAY            0.000        11.773  1       
timer_clock_307_add_4_9/CI1->timer_clock_307_add_4_9/CO1
                                          SLICE_R13C10A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n5761                                                     NET DELAY            0.000        12.051  1       
timer_clock_307_add_4_11/CI0->timer_clock_307_add_4_11/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n9726                                                     NET DELAY            0.000        12.329  1       
timer_clock_307_add_4_11/CI1->timer_clock_307_add_4_11/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n5763                                                     NET DELAY            0.000        12.607  1       
timer_clock_307_add_4_13/CI0->timer_clock_307_add_4_13/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n9780                                                     NET DELAY            0.000        12.885  1       
timer_clock_307_add_4_13/CI1->timer_clock_307_add_4_13/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n5765                                                     NET DELAY            0.662        13.825  1       
timer_clock_307_add_4_15/D0->timer_clock_307_add_4_15/S0
                                          SLICE_R13C10D   D0_TO_F0_DELAY       0.477        14.302  1       
n62_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i13/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 72.0% (route), 28.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.002 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.599
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.623

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/D",
        "phy_name":"SLICE_362/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":24.598,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_21/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_21/COUT0"
        },
        "arrive":24.876,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9882",
            "phy_name":"vga_driver/n9882"
        },
        "arrive":24.876,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_21/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":25.154,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5719",
            "phy_name":"vga_driver/n5719"
        },
        "arrive":25.816,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_19/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_19/F0"
        },
        "arrive":26.266,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[9]",
            "phy_name":"vga_vsync_N_182[9]"
        },
        "arrive":29.418,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i23_4_lut/B",
            "phy_name":"SLICE_248/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i23_4_lut/Z",
            "phy_name":"SLICE_248/F0"
        },
        "arrive":29.895,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_adj_776",
            "phy_name":"vga_driver/n12_adj_776"
        },
        "arrive":30.200,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/A",
            "phy_name":"SLICE_248/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_248/F1"
        },
        "arrive":30.650,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12",
            "phy_name":"vga_driver/n12"
        },
        "arrive":33.140,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut_adj_84/B",
            "phy_name":"SLICE_210/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut_adj_84/Z",
            "phy_name":"SLICE_210/F1"
        },
        "arrive":33.590,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6782",
            "phy_name":"n6782"
        },
        "arrive":36.146,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1134_4_lut/D",
            "phy_name":"SLICE_362/A1"
        },
        "pin1":
        {
            "log_name":"i1134_4_lut/Z",
            "phy_name":"SLICE_362/F1"
        },
        "arrive":36.623,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2323",
            "phy_name":"n2323"
        },
        "arrive":36.623,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            0.556        24.598  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        24.876  2       
vga_driver/n9882                                          NET DELAY            0.000        24.876  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        25.154  2       
vga_driver/n5719                                          NET DELAY            0.662        25.816  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE_R18C11B   D0_TO_F0_DELAY       0.450        26.266  3       
vga_vsync_N_182[9]                                        NET DELAY            3.152        29.418  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          SLICE_R18C9A    A0_TO_F0_DELAY       0.477        29.895  1       
vga_driver/n12_adj_776                                    NET DELAY            0.305        30.200  1       
vga_driver/i5_4_lut/A->vga_driver/i5_4_lut/Z
                                          SLICE_R18C9A    C1_TO_F1_DELAY       0.450        30.650  1       
vga_driver/n12                                            NET DELAY            2.490        33.140  1       
vga_driver/i6_4_lut_adj_84/B->vga_driver/i6_4_lut_adj_84/Z
                                          SLICE_R18C9B    B1_TO_F1_DELAY       0.450        33.590  1       
n6782                                                     NET DELAY            2.556        36.146  1       
i1134_4_lut/D->i1134_4_lut/Z              SLICE_R19C9C    A1_TO_F1_DELAY       0.477        36.623  1       
n2323                                                     NET DELAY            0.000        36.623  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/CK",
        "phy_name":"SLICE_362/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.2% (route), 24.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.862 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.739
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.763

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/D",
        "phy_name":"SLICE_136/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":35.286,
        "delay":3.033
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1118_2_lut/A",
            "phy_name":"SLICE_136/C1"
        },
        "pin1":
        {
            "log_name":"i1118_2_lut/Z",
            "phy_name":"SLICE_136/F1"
        },
        "arrive":35.763,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2307",
            "phy_name":"n2307"
        },
        "arrive":35.763,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            3.033        35.286  1       
i1118_2_lut/A->i1118_2_lut/Z              SLICE_R18C11C   C1_TO_F1_DELAY       0.477        35.763  1       
n2307                                                     NET DELAY            0.000        35.763  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_136/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.127 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.474
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.498

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/D",
        "phy_name":"SLICE_136/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":35.021,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1119_2_lut/A",
            "phy_name":"SLICE_136/D0"
        },
        "pin1":
        {
            "log_name":"i1119_2_lut/Z",
            "phy_name":"SLICE_136/F0"
        },
        "arrive":35.498,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2308",
            "phy_name":"n2308"
        },
        "arrive":35.498,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.768        35.021  1       
i1119_2_lut/A->i1119_2_lut/Z              SLICE_R18C11C   D0_TO_F0_DELAY       0.477        35.498  1       
n2308                                                     NET DELAY            0.000        35.498  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_136/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.339 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.262
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.286

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/D",
        "phy_name":"SLICE_132/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.809,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1123_2_lut/A",
            "phy_name":"SLICE_132/A0"
        },
        "pin1":
        {
            "log_name":"i1123_2_lut/Z",
            "phy_name":"SLICE_132/F0"
        },
        "arrive":35.286,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2312",
            "phy_name":"n2312"
        },
        "arrive":35.286,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.556        34.809  1       
i1123_2_lut/A->i1123_2_lut/Z              SLICE_R19C10B   A0_TO_F0_DELAY       0.477        35.286  1       
n2312                                                     NET DELAY            0.000        35.286  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_132/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.339 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.262
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.286

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/D",
        "phy_name":"SLICE_130/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.809,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1125_2_lut/A",
            "phy_name":"SLICE_130/A0"
        },
        "pin1":
        {
            "log_name":"i1125_2_lut/Z",
            "phy_name":"SLICE_130/F0"
        },
        "arrive":35.286,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2314",
            "phy_name":"n2314"
        },
        "arrive":35.286,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.556        34.809  1       
i1125_2_lut/A->i1125_2_lut/Z              SLICE_R19C10A   A0_TO_F0_DELAY       0.477        35.286  1       
n2314                                                     NET DELAY            0.000        35.286  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"SLICE_130/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.405 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.196
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.220

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/D",
        "phy_name":"SLICE_130/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.743,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1124_2_lut/A",
            "phy_name":"SLICE_130/B1"
        },
        "pin1":
        {
            "log_name":"i1124_2_lut/Z",
            "phy_name":"SLICE_130/F1"
        },
        "arrive":35.220,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2313",
            "phy_name":"n2313"
        },
        "arrive":35.220,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.490        34.743  1       
i1124_2_lut/A->i1124_2_lut/Z              SLICE_R19C10A   B1_TO_F1_DELAY       0.477        35.220  1       
n2313                                                     NET DELAY            0.000        35.220  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"SLICE_130/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.458 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.143
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.167

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"SLICE_134/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.690,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1121_2_lut/A",
            "phy_name":"SLICE_134/C0"
        },
        "pin1":
        {
            "log_name":"i1121_2_lut/Z",
            "phy_name":"SLICE_134/F0"
        },
        "arrive":35.167,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2310",
            "phy_name":"n2310"
        },
        "arrive":35.167,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.437        34.690  1       
i1121_2_lut/A->i1121_2_lut/Z              SLICE_R19C10D   C0_TO_F0_DELAY       0.477        35.167  1       
n2310                                                     NET DELAY            0.000        35.167  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_134/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.458 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.143
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.167

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/D",
        "phy_name":"SLICE_129/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.690,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1117_2_lut/A",
            "phy_name":"SLICE_129/C1"
        },
        "pin1":
        {
            "log_name":"i1117_2_lut/Z",
            "phy_name":"SLICE_129/F1"
        },
        "arrive":35.167,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2306",
            "phy_name":"n2306"
        },
        "arrive":35.167,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.437        34.690  1       
i1117_2_lut/A->i1117_2_lut/Z              SLICE_R19C9A    C1_TO_F1_DELAY       0.477        35.167  1       
n2306                                                     NET DELAY            0.000        35.167  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_129/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.723 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.878
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.902

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/D",
        "phy_name":"SLICE_134/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.425,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1120_2_lut/A",
            "phy_name":"SLICE_134/D1"
        },
        "pin1":
        {
            "log_name":"i1120_2_lut/Z",
            "phy_name":"SLICE_134/F1"
        },
        "arrive":34.902,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2309",
            "phy_name":"n2309"
        },
        "arrive":34.902,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.172        34.425  1       
i1120_2_lut/A->i1120_2_lut/Z              SLICE_R19C10D   D1_TO_F1_DELAY       0.477        34.902  1       
n2309                                                     NET DELAY            0.000        34.902  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_134/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.723 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.878
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.902

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"SLICE_132/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":15.090,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/A",
            "phy_name":"SLICE_213/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_213/F0"
        },
        "arrive":15.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n2188",
            "phy_name":"vga_driver/n2188"
        },
        "arrive":18.030,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6705_4_lut/C",
            "phy_name":"SLICE_214/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6705_4_lut/Z",
            "phy_name":"SLICE_214/F0"
        },
        "arrive":18.480,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_166",
            "phy_name":"vga_driver/vga_hsync_N_166"
        },
        "arrive":22.030,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_5/COUT1"
        },
        "arrive":22.374,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5711",
            "phy_name":"vga_driver/n5711"
        },
        "arrive":22.374,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_0/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_0/COUT0"
        },
        "arrive":22.652,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9873",
            "phy_name":"vga_driver/n9873"
        },
        "arrive":22.652,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_0/COUT1"
        },
        "arrive":22.930,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5713",
            "phy_name":"vga_driver/n5713"
        },
        "arrive":22.930,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":23.208,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9876",
            "phy_name":"vga_driver/n9876"
        },
        "arrive":23.208,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":23.486,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5715",
            "phy_name":"vga_driver/n5715"
        },
        "arrive":23.486,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":23.764,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9879",
            "phy_name":"vga_driver/n9879"
        },
        "arrive":23.764,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":24.042,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n5717",
            "phy_name":"vga_driver/n5717"
        },
        "arrive":25.261,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/D0",
            "phy_name":"SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/S0",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":25.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_182[7]",
            "phy_name":"vga_vsync_N_182[7]"
        },
        "arrive":28.797,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/A",
            "phy_name":"SLICE_210/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"SLICE_210/F0"
        },
        "arrive":29.247,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n16",
            "phy_name":"vga_driver/n16"
        },
        "arrive":31.803,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1823_4_lut/D",
            "phy_name":"SLICE_209/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1823_4_lut/Z",
            "phy_name":"SLICE_209/F1"
        },
        "arrive":32.253,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2305",
            "phy_name":"n2305"
        },
        "arrive":34.425,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1122_2_lut/A",
            "phy_name":"SLICE_132/D1"
        },
        "pin1":
        {
            "log_name":"i1122_2_lut/Z",
            "phy_name":"SLICE_132/F1"
        },
        "arrive":34.902,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2311",
            "phy_name":"n2311"
        },
        "arrive":34.902,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.172        34.425  1       
i1122_2_lut/A->i1122_2_lut/Z              SLICE_R19C10B   D1_TO_F1_DELAY       0.477        34.902  1       
n2311                                                     NET DELAY            0.000        34.902  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_132/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i0/Q
Path End         : timer_clock_307__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/CK",
        "phy_name":"SLICE_29/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/Q",
        "phy_name":"SLICE_29/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/D",
        "phy_name":"SLICE_29/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i0/CK",
            "phy_name":"SLICE_29/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i0/Q",
            "phy_name":"SLICE_29/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_1/C1",
            "phy_name":"SLICE_29/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_1/S1",
            "phy_name":"SLICE_29/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n75",
            "phy_name":"n75"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i0/CK->timer_clock_307__i0/Q
                                          SLICE_R13C9A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_1/C1->timer_clock_307_add_4_1/S1
                                          SLICE_R13C9A    C1_TO_F1_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i0/CK",
        "phy_name":"SLICE_29/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i2/Q
Path End         : timer_clock_307__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i2/Q",
        "phy_name":"SLICE_28/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i2/D",
        "phy_name":"SLICE_28/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i2/CK",
            "phy_name":"SLICE_28/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i2/Q",
            "phy_name":"SLICE_28/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[2]",
            "phy_name":"timer_clock[2]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_3/C1",
            "phy_name":"SLICE_28/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_3/S1",
            "phy_name":"SLICE_28/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n73",
            "phy_name":"n73"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i1/CK   timer_clock_307__i2/CK}->timer_clock_307__i2/Q
                                          SLICE_R13C9B    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_3/C1->timer_clock_307_add_4_3/S1
                                          SLICE_R13C9B    C1_TO_F1_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i1/Q
Path End         : timer_clock_307__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/Q",
        "phy_name":"SLICE_28/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/D",
        "phy_name":"SLICE_28/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i1/CK",
            "phy_name":"SLICE_28/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i1/Q",
            "phy_name":"SLICE_28/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[1]",
            "phy_name":"timer_clock[1]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_3/C0",
            "phy_name":"SLICE_28/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_3/S0",
            "phy_name":"SLICE_28/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n74",
            "phy_name":"n74"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i1/CK   timer_clock_307__i2/CK}->timer_clock_307__i1/Q
                                          SLICE_R13C9B    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_3/C0->timer_clock_307_add_4_3/S0
                                          SLICE_R13C9B    C0_TO_F0_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i4/Q
Path End         : timer_clock_307__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i4/Q",
        "phy_name":"SLICE_27/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i4/D",
        "phy_name":"SLICE_27/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i4/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i4/Q",
            "phy_name":"SLICE_27/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[4]",
            "phy_name":"timer_clock[4]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_5/C1",
            "phy_name":"SLICE_27/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_5/S1",
            "phy_name":"SLICE_27/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n71",
            "phy_name":"n71"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i3/CK   timer_clock_307__i4/CK}->timer_clock_307__i4/Q
                                          SLICE_R13C9C    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_5/C1->timer_clock_307_add_4_5/S1
                                          SLICE_R13C9C    C1_TO_F1_DELAY   0.450         8.927  1       
n71                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i3/Q
Path End         : timer_clock_307__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/Q",
        "phy_name":"SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/D",
        "phy_name":"SLICE_27/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i3/CK",
            "phy_name":"SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i3/Q",
            "phy_name":"SLICE_27/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[3]",
            "phy_name":"timer_clock[3]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_5/C0",
            "phy_name":"SLICE_27/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_5/S0",
            "phy_name":"SLICE_27/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n72",
            "phy_name":"n72"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i3/CK   timer_clock_307__i4/CK}->timer_clock_307__i3/Q
                                          SLICE_R13C9C    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_5/C0->timer_clock_307_add_4_5/S0
                                          SLICE_R13C9C    C0_TO_F0_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i3/CK",
        "phy_name":"SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i6/Q
Path End         : timer_clock_307__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i6/Q",
        "phy_name":"SLICE_26/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i6/D",
        "phy_name":"SLICE_26/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i6/CK",
            "phy_name":"SLICE_26/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i6/Q",
            "phy_name":"SLICE_26/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[6]",
            "phy_name":"timer_clock[6]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_7/C1",
            "phy_name":"SLICE_26/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_7/S1",
            "phy_name":"SLICE_26/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n69",
            "phy_name":"n69"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i5/CK   timer_clock_307__i6/CK}->timer_clock_307__i6/Q
                                          SLICE_R13C9D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_7/C1->timer_clock_307_add_4_7/S1
                                          SLICE_R13C9D    C1_TO_F1_DELAY   0.450         8.927  1       
n69                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i5/Q
Path End         : timer_clock_307__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/Q",
        "phy_name":"SLICE_26/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/D",
        "phy_name":"SLICE_26/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i5/CK",
            "phy_name":"SLICE_26/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i5/Q",
            "phy_name":"SLICE_26/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[5]",
            "phy_name":"timer_clock[5]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_7/C0",
            "phy_name":"SLICE_26/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_7/S0",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n70",
            "phy_name":"n70"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i5/CK   timer_clock_307__i6/CK}->timer_clock_307__i5/Q
                                          SLICE_R13C9D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_7/C0->timer_clock_307_add_4_7/S0
                                          SLICE_R13C9D    C0_TO_F0_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i5/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i8/Q
Path End         : timer_clock_307__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i8/Q",
        "phy_name":"SLICE_25/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i8/D",
        "phy_name":"SLICE_25/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i8/CK",
            "phy_name":"SLICE_25/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i8/Q",
            "phy_name":"SLICE_25/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[8]",
            "phy_name":"timer_clock[8]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_9/C1",
            "phy_name":"SLICE_25/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_9/S1",
            "phy_name":"SLICE_25/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n67_2",
            "phy_name":"n67_2"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i7/CK   timer_clock_307__i8/CK}->timer_clock_307__i8/Q
                                          SLICE_R13C10A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_9/C1->timer_clock_307_add_4_9/S1
                                          SLICE_R13C10A   C1_TO_F1_DELAY   0.450         8.927  1       
n67_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i7/Q
Path End         : timer_clock_307__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/Q",
        "phy_name":"SLICE_25/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/D",
        "phy_name":"SLICE_25/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i7/CK",
            "phy_name":"SLICE_25/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i7/Q",
            "phy_name":"SLICE_25/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[7]",
            "phy_name":"timer_clock[7]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_9/C0",
            "phy_name":"SLICE_25/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_9/S0",
            "phy_name":"SLICE_25/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n68",
            "phy_name":"n68"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i7/CK   timer_clock_307__i8/CK}->timer_clock_307__i7/Q
                                          SLICE_R13C10A   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_9/C0->timer_clock_307_add_4_9/S0
                                          SLICE_R13C10A   C0_TO_F0_DELAY   0.450         8.927  1       
n68                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i7/CK",
        "phy_name":"SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i10/Q
Path End         : timer_clock_307__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i9/CK",
        "phy_name":"SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i10/Q",
        "phy_name":"SLICE_24/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i10/D",
        "phy_name":"SLICE_24/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307__i10/CK",
            "phy_name":"SLICE_24/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_307__i10/Q",
            "phy_name":"SLICE_24/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[10]",
            "phy_name":"timer_clock[10]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_307_add_4_11/C1",
            "phy_name":"SLICE_24/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_307_add_4_11/S1",
            "phy_name":"SLICE_24/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n65",
            "phy_name":"n65"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i9/CK   timer_clock_307__i10/CK}->timer_clock_307__i10/Q
                                          SLICE_R13C10B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[10]                                           NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_11/C1->timer_clock_307_add_4_11/S1
                                          SLICE_R13C10B   C1_TO_F1_DELAY   0.450         8.927  1       
n65                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_307__i9/CK",
        "phy_name":"SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/vga_vsync/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.112
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.136

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/CK",
        "phy_name":"SLICE_362/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/Q",
        "phy_name":"SLICE_362/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/D",
        "phy_name":"SLICE_362/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_vsync/CK",
            "phy_name":"SLICE_362/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_vsync/Q",
            "phy_name":"SLICE_362/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vsync_c",
            "phy_name":"vsync_c"
        },
        "arrive":13.686,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1134_4_lut/B",
            "phy_name":"SLICE_362/D1"
        },
        "pin1":
        {
            "log_name":"i1134_4_lut/Z",
            "phy_name":"SLICE_362/F1"
        },
        "arrive":14.136,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2323",
            "phy_name":"n2323"
        },
        "arrive":14.136,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/vga_vsync/CK->vga_driver/vga_vsync/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  2       
vsync_c                                                   NET DELAY        1.271        13.686  1       
i1134_4_lut/B->i1134_4_lut/Z              SLICE_R19C9C    D1_TO_F1_DELAY   0.450        14.136  1       
n2323                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/CK",
        "phy_name":"SLICE_362/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i0/Q
Path End         : vga_driver/h_count_308__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i0/CK",
        "phy_name":"SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i0/Q",
        "phy_name":"SLICE_17/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i0/D",
        "phy_name":"SLICE_17/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i0/CK",
            "phy_name":"SLICE_17/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i0/Q",
            "phy_name":"SLICE_17/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[0]",
            "phy_name":"h_count[0]"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_1/C1",
            "phy_name":"SLICE_17/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_1/S1",
            "phy_name":"SLICE_17/F1"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_308__i0/CK->vga_driver/h_count_308__i0/Q
                                          SLICE_R15C14A   CLK_TO_Q1_DELAY  1.391        12.415  8       
h_count[0]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_1/C1->vga_driver/h_count_308_add_4_1/S1
                                          SLICE_R15C14A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i0/CK",
        "phy_name":"SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i2/Q
Path End         : vga_driver/h_count_308__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i2/Q",
        "phy_name":"SLICE_16/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i2/D",
        "phy_name":"SLICE_16/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i2/CK",
            "phy_name":"SLICE_16/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i2/Q",
            "phy_name":"SLICE_16/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[2]",
            "phy_name":"h_count[2]"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_3/C1",
            "phy_name":"SLICE_16/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_3/S1",
            "phy_name":"SLICE_16/F1"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i1/CK   vga_driver/h_count_308__i2/CK}->vga_driver/h_count_308__i2/Q
                                          SLICE_R15C14B   CLK_TO_Q1_DELAY  1.391        12.415  10      
h_count[2]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_3/C1->vga_driver/h_count_308_add_4_3/S1
                                          SLICE_R15C14B   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i1/Q
Path End         : vga_driver/h_count_308__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/Q",
        "phy_name":"SLICE_16/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/D",
        "phy_name":"SLICE_16/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i1/CK",
            "phy_name":"SLICE_16/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i1/Q",
            "phy_name":"SLICE_16/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[1]",
            "phy_name":"h_count[1]"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_3/C0",
            "phy_name":"SLICE_16/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_3/S0",
            "phy_name":"SLICE_16/F0"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i1/CK   vga_driver/h_count_308__i2/CK}->vga_driver/h_count_308__i1/Q
                                          SLICE_R15C14B   CLK_TO_Q0_DELAY  1.391        12.415  8       
h_count[1]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_3/C0->vga_driver/h_count_308_add_4_3/S0
                                          SLICE_R15C14B   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i1/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i4/Q
Path End         : vga_driver/h_count_308__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i4/Q",
        "phy_name":"SLICE_15/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i4/D",
        "phy_name":"SLICE_15/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i4/CK",
            "phy_name":"SLICE_15/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i4/Q",
            "phy_name":"SLICE_15/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[4]_2",
            "phy_name":"vga_driver/h_count[4]_2"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_5/C1",
            "phy_name":"SLICE_15/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_5/S1",
            "phy_name":"SLICE_15/F1"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[4]",
            "phy_name":"vga_driver/n45[4]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i3/CK   vga_driver/h_count_308__i4/CK}->vga_driver/h_count_308__i4/Q
                                          SLICE_R15C14C   CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[4]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_5/C1->vga_driver/h_count_308_add_4_5/S1
                                          SLICE_R15C14C   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/h_count_308__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/Q",
        "phy_name":"SLICE_15/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/D",
        "phy_name":"SLICE_15/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i3/CK",
            "phy_name":"SLICE_15/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i3/Q",
            "phy_name":"SLICE_15/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[3]",
            "phy_name":"h_count[3]"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_5/C0",
            "phy_name":"SLICE_15/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_5/S0",
            "phy_name":"SLICE_15/F0"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i3/CK   vga_driver/h_count_308__i4/CK}->vga_driver/h_count_308__i3/Q
                                          SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391        12.415  10      
h_count[3]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_5/C0->vga_driver/h_count_308_add_4_5/S0
                                          SLICE_R15C14C   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i3/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i6/Q
Path End         : vga_driver/h_count_308__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i6/Q",
        "phy_name":"SLICE_14/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i6/D",
        "phy_name":"SLICE_14/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i6/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i6/Q",
            "phy_name":"SLICE_14/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[6]_2",
            "phy_name":"vga_driver/h_count[6]_2"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_7/C1",
            "phy_name":"SLICE_14/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_7/S1",
            "phy_name":"SLICE_14/F1"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i6/Q
                                          SLICE_R15C14D   CLK_TO_Q1_DELAY  1.391        12.415  7       
vga_driver/h_count[6]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_7/C1->vga_driver/h_count_308_add_4_7/S1
                                          SLICE_R15C14D   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/h_count_308__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/D",
        "phy_name":"SLICE_14/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i5/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i5/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_7/C0",
            "phy_name":"SLICE_14/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_7/S0",
            "phy_name":"SLICE_14/F0"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[5]",
            "phy_name":"vga_driver/n45[5]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY  1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_7/C0->vga_driver/h_count_308_add_4_7/S0
                                          SLICE_R15C14D   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i5/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i8/Q
Path End         : vga_driver/h_count_308__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i8/Q",
        "phy_name":"SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i8/D",
        "phy_name":"SLICE_13/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i8/CK",
            "phy_name":"SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i8/Q",
            "phy_name":"SLICE_13/Q1"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[8]_2",
            "phy_name":"vga_driver/h_count[8]_2"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_9/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_9/S1",
            "phy_name":"SLICE_13/F1"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i7/CK   vga_driver/h_count_308__i8/CK}->vga_driver/h_count_308__i8/Q
                                          SLICE_R15C15A   CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[8]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_9/C1->vga_driver/h_count_308_add_4_9/S1
                                          SLICE_R15C15A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i7/Q
Path End         : vga_driver/h_count_308__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/Q",
        "phy_name":"SLICE_13/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/D",
        "phy_name":"SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308__i7/CK",
            "phy_name":"SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308__i7/Q",
            "phy_name":"SLICE_13/Q0"
        },
        "arrive":12.415,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[7]_2",
            "phy_name":"vga_driver/h_count[7]_2"
        },
        "arrive":13.991,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_308_add_4_9/C0",
            "phy_name":"SLICE_13/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_308_add_4_9/S0",
            "phy_name":"SLICE_13/F0"
        },
        "arrive":14.441,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":14.441,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i7/CK   vga_driver/h_count_308__i8/CK}->vga_driver/h_count_308__i7/Q
                                          SLICE_R15C15A   CLK_TO_Q0_DELAY  1.391        12.415  6       
vga_driver/h_count[7]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_9/C0->vga_driver/h_count_308_add_4_9/S0
                                          SLICE_R15C15A   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_308__i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.364,
        "delay":5.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.364,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.514,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":11.024,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
