Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 20:19:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.266        0.000                      0                 1522        0.047        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.266        0.000                      0                 1518        0.047        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.436        0.000                      0                    4        0.748        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.047ns  (logic 59.897ns (58.126%)  route 43.150ns (41.874%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.896   106.097    display/M_alum_out[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.124   106.221 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           1.098   107.319    sm/ram_reg[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.154   107.473 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.725   108.198    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -108.198    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.541ns  (logic 60.187ns (58.128%)  route 43.354ns (41.872%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.145   106.346    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.118   106.464 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.670   107.134    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.326   107.460 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.540   108.000    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   108.124 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   108.693    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)       -0.081   116.120    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.693    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.885ns  (logic 59.867ns (58.188%)  route 43.018ns (41.812%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.896   106.097    display/M_alum_out[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.124   106.221 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           1.098   107.319    sm/ram_reg[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124   107.443 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.593   108.036    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -108.036    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.314ns  (logic 60.187ns (58.257%)  route 43.127ns (41.743%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.145   106.346    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.118   106.464 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.670   107.134    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.326   107.460 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.543   108.003    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   108.127 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   108.465    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)       -0.047   116.154    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -108.465    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.299ns  (logic 60.187ns (58.265%)  route 43.112ns (41.735%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.145   106.346    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.118   106.464 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.509   106.973    sm/D_states_q[4]_i_8_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.326   107.299 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.648   107.947    sm/D_states_q[4]_i_2_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.124   108.071 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   108.450    sm/D_states_d__0[4]
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X41Y2          FDSE (Setup_fdse_C_D)       -0.067   116.160    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.451    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.025ns  (logic 60.187ns (58.420%)  route 42.838ns (41.580%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.145   106.346    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.118   106.464 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.670   107.134    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.326   107.460 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.592   108.052    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   108.176 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.176    sm/D_states_d__0[1]
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.029   116.230    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.230    
                         arrival time                        -108.177    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.912ns  (logic 60.187ns (58.484%)  route 42.725ns (41.516%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.145   106.346    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.118   106.464 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.481   106.945    sm/D_states_q[4]_i_8_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.326   107.271 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.668   107.939    sm/D_states_q[2]_i_4_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.124   108.063 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.063    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)        0.031   116.217    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.217    
                         arrival time                        -108.063    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.866ns  (logic 60.194ns (58.517%)  route 42.672ns (41.483%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   106.210    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.119   106.329 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.428   106.757    sm/D_states_q[3]_i_10_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332   107.089 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.805   107.893    sm/D_states_q[3]_i_2_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.124   108.017 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.017    sm/D_states_d__0[3]
    SLICE_X43Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X43Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X43Y5          FDSE (Setup_fdse_C_D)        0.029   116.230    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.230    
                         arrival time                        -108.018    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.893ns  (logic 59.991ns (58.305%)  route 42.902ns (41.696%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.924   106.125    sm/D_states_q_reg[4]_0[0]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.249 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.643   106.893    sm/D_states_q[2]_i_12_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I3_O)        0.124   107.017 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.903   107.920    sm/D_states_q[2]_i_3_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.124   108.044 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.044    sm/D_states_d__0[2]
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.077   116.263    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.263    
                         arrival time                        -108.044    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.818ns  (logic 59.991ns (58.347%)  route 42.827ns (41.653%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X41Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         2.153     7.760    sm/D_states_q[4]
    SLICE_X50Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.884 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.827     8.711    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.501     9.336    sm/ram_reg_i_154_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.304    10.764    L_reg/M_sm_ra1[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.888 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.987    11.874    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.998 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.721    12.719    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.843 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.843    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.375 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.375    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.489 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.489    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.603    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.717    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.840    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.954    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.182    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.453 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.059    15.513    alum/temp_out0[31]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.373    15.886 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.886    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.436 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.436    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.550 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.664 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.664    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.778 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.778    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.892 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    16.901    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.129 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.400 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.936    18.335    alum/temp_out0[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.664 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.214 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.214    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.565    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.679 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.679    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.178 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.199    21.377    alum/temp_out0[29]
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.162 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.162    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.276    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.513    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.969    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.126 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.112    24.238    alum/temp_out0[28]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.567 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.567    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.117 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.117    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.231 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.231    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.582    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.696 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.081 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.076    alum/temp_out0[27]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.405 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.938 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.938    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.055    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.181    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.298    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.415    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.532    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.649    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.766    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.923 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.082    30.005    alum/temp_out0[26]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    30.337 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.337    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.887 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.887    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.001 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    31.238    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.352    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.466    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.580    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.694 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.694    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.851 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.085    32.936    alum/temp_out0[25]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.265 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.265    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.915    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.032    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.149 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.149    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.266 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.266    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.383 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.392    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.509 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.509    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.626 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.626    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.783 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.042    35.826    alum/temp_out0[24]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    36.158 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.158    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.708 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.708    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.822 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.822    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.936 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.936    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.050 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.050    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.164    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.278    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.401    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.515 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.515    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.672 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.911    38.583    alum/temp_out0[23]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.912 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.912    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.445 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.445    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.562 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.562    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.679 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.679    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.796 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.913 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.913    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.030 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.039    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.156 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.156    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.273 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.430 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.015    41.445    alum/temp_out0[22]
    SLICE_X32Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.233 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.233    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.347 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.461 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.461    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.812    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.926 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.992    44.189    alum/temp_out0[21]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.518 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.068 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.296    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.410 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.647    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.875 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.875    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.032 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.780    46.812    alum/temp_out0[20]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.141 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.141    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.691 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.691    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.042 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.042    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.156 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.270 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.270    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.384 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.384    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.498 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.498    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.655 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    49.765    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.094 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.094    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.644 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.644    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.758 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.872 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.872    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.986 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.986    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.100 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.109    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.223    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.337    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.451    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.608 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.748    alum/temp_out0[18]
    SLICE_X40Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.533 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.647    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.875 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    54.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.226 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.226    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.340 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.340    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.497 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.980    55.477    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.806 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.806    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.356 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.356    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.470 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.470    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.593    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.707 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.320 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.987    58.307    alum/temp_out0[16]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.636 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.636    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.169 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.169    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.286 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.403 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.412    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.529 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.529    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.646 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.646    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.763 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.154 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.119    61.272    alum/temp_out0[15]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    61.604 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.604    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.154 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.268 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.268    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.382 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.391    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.505 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.619 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.619    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.733 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.733    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.847 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.847    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.961 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.961    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.118 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.192    64.311    alum/temp_out0[14]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    64.640 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.153 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.270 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.270    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.387 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.387    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.504 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.504    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.621 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.009    65.630    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.426    67.447    alum/temp_out0[13]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    67.779 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.779    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.312 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.780 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.780    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.897 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.897    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.014 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.014    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.131 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.131    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.288 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.128    70.416    alum/temp_out0[12]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.219 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.219    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.336 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.336    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.453 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.453    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.570 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.570    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.687 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.804 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.804    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.921 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.203    73.398    alum/temp_out0[11]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.730 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.730    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.280 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.850 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.850    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.964 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.964    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.078 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.078    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.235 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.970    76.205    alum/temp_out0[10]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    76.534 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.534    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.084 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.198 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.198    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.312 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.039 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.975    79.014    alum/temp_out0[9]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.343 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.343    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.876 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.876    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.110 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.110    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.227 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.852 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.806    81.657    alum/temp_out0[8]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.989 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.539 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.767    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.881    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.995    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.337    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.494 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.998    84.492    alum/temp_out0[7]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.277 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.619 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.619    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.733 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.733    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.847 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.847    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.961 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.961    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.075 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.075    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.232 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.987    87.219    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.548 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.548    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.081 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.081    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.198 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.198    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.315 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.315    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.432 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.432    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.549 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.549    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.666 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.666    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.783 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.783    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.900 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.900    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.057 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.898    89.955    alum/temp_out0[5]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.287 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.287    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.064    92.856    alum/temp_out0[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.185 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.185    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.718 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.835 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.835    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.952 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.952    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.069 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.069    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.186 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.186    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.420 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.420    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.537 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.537    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.694 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.984    95.678    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    96.010 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.010    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.560 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.674 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.674    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.788 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.788    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.902    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.016    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.130    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.244 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.244    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.358 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.358    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.515 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.913    98.428    alum/temp_out0[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    98.757 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.757    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.307 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.307    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.421 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.535 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.535    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.649 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.649    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.763 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.763    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.877 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.877    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.991 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.991    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.105 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.105    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.262 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   101.234    alum/temp_out0[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329   101.563 r  alum/D_registers_q[7][0]_i_81/O
                         net (fo=1, routed)           0.000   101.563    alum/D_registers_q[7][0]_i_81_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.620   103.535    sm/temp_out0[0]
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.864 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.676   104.541    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.665 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   105.077    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.201 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.924   106.125    sm/D_states_q_reg[4]_0[0]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.249 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.643   106.893    sm/D_states_q[2]_i_12_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I3_O)        0.124   107.017 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.829   107.845    sm/D_states_q[2]_i_3_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I1_O)        0.124   107.969 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.969    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)        0.031   116.217    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.217    
                         arrival time                        -107.970    
  -------------------------------------------------------------------
                         slack                                  8.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr2/clk
    SLICE_X35Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr2/clk
    SLICE_X35Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr2/clk
    SLICE_X35Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr2/clk
    SLICE_X35Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr3/clk
    SLICE_X34Y3          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.952    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr3/clk
    SLICE_X34Y3          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.952    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr3/clk
    SLICE_X34Y3          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.952    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sr3/clk
    SLICE_X34Y3          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.952    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/clk
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/clk
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.075     1.581    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.553     1.497    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/clk
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/clk
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y8    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y6    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y20   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y20   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.766ns (14.576%)  route 4.489ns (85.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.759     8.427    sm/D_states_q_reg[0]_rep_1
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.551 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.043     9.594    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.687    10.406    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                105.436    

Slack (MET) :             105.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.766ns (14.576%)  route 4.489ns (85.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.759     8.427    sm/D_states_q_reg[0]_rep_1
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.551 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.043     9.594    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.687    10.406    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                105.436    

Slack (MET) :             105.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.766ns (14.576%)  route 4.489ns (85.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.759     8.427    sm/D_states_q_reg[0]_rep_1
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.551 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.043     9.594    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.687    10.406    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                105.436    

Slack (MET) :             105.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.766ns (14.576%)  route 4.489ns (85.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.759     8.427    sm/D_states_q_reg[0]_rep_1
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.551 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.043     9.594    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.687    10.406    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                105.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.991%)  route 0.503ns (73.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.264     1.911    sm/D_states_q[5]
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.239     2.196    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.991%)  route 0.503ns (73.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.264     1.911    sm/D_states_q[5]
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.239     2.196    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.991%)  route 0.503ns (73.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.264     1.911    sm/D_states_q[5]
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.239     2.196    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.991%)  route 0.503ns (73.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.264     1.911    sm/D_states_q[5]
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.239     2.196    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.748    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.824ns  (logic 11.070ns (30.061%)  route 25.754ns (69.939%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=4 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.783    32.633    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.757 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.294    33.051    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.175 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.225    34.399    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.150    34.549 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.653    38.202    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.975 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.975    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.807ns  (logic 11.058ns (30.042%)  route 25.750ns (69.958%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=4 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.783    32.633    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.757 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.294    33.051    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.175 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.227    34.401    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.148    34.549 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.646    38.195    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.958 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.958    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.702ns  (logic 10.826ns (29.498%)  route 25.876ns (70.502%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.173    32.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.124    32.147 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.839    32.986    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I3_O)        0.124    33.110 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.170    34.280    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124    34.404 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.893    38.297    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.853 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.853    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.363ns  (logic 10.824ns (29.768%)  route 25.538ns (70.232%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.783    32.633    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.757 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.294    33.051    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.175 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.971    34.145    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.124    34.269 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.691    37.960    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.513 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.513    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.229ns  (logic 10.815ns (29.852%)  route 25.414ns (70.148%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=4 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.783    32.633    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.757 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.294    33.051    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.175 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.225    34.399    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.124    34.523 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.312    37.835    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.379 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.379    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.064ns  (logic 11.054ns (30.652%)  route 25.010ns (69.348%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.173    32.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.124    32.147 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.839    32.986    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I3_O)        0.124    33.110 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.170    34.280    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.153    34.433 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.027    37.460    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.214 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.214    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.870ns  (logic 10.822ns (30.169%)  route 25.048ns (69.831%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=4 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.948     7.617    L_reg/M_sm_timer[4]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.741 f  L_reg/L_6e8b21d4_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.760     8.500    L_reg/L_6e8b21d4_remainder0_carry_i_25__1_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.882     9.506    L_reg/L_6e8b21d4_remainder0_carry_i_12__1_n_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.117     9.623 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579    10.202    L_reg/L_6e8b21d4_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.576 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.406    L_reg/L_6e8b21d4_remainder0_carry_i_10__1_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.326    11.732 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.732    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/O[2]
                         net (fo=1, routed)           0.604    12.916    L_reg/L_6e8b21d4_remainder0_3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.328    13.244 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.727    14.971    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.328    15.299 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.186    16.485    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.609 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.184    17.793    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.152    17.945 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.698    18.643    L_reg/i__carry_i_20__4_n_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.360    19.003 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.285    20.288    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.614 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    21.252    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.759 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.759    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.873 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.873    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.186 f  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.973    23.159    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.306    23.465 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.899    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.023 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.285    25.308    L_reg/i__carry_i_14__1_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.124    25.432 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    26.111    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    26.235 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.336    27.571    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    27.695 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.827    28.522    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124    28.646 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.514    29.160    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.545 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.659 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    29.668    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.782 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.782    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.004 r  timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.825    timerseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    31.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.783    32.633    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.757 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.294    33.051    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.175 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.227    34.401    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124    34.525 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.944    37.469    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.020 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.020    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.832ns  (logic 11.844ns (34.004%)  route 22.988ns (65.996%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.230     6.892    L_reg/M_sm_pbc[12]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.146     7.038 f  L_reg/L_6e8b21d4_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.071     8.109    L_reg/L_6e8b21d4_remainder0_carry_i_23__0_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.328     8.437 f  L_reg/L_6e8b21d4_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.847     9.284    L_reg/L_6e8b21d4_remainder0_carry_i_12__0_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.436 f  L_reg/L_6e8b21d4_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.104    L_reg/L_6e8b21d4_remainder0_carry_i_20__0_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.360    10.464 r  L_reg/L_6e8b21d4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    11.294    L_reg/L_6e8b21d4_remainder0_carry_i_10__0_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    11.620 r  L_reg/L_6e8b21d4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.620    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.170 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.170    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.284    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry__0_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.523 f  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.984    13.508    L_reg/L_6e8b21d4_remainder0_1[10]
    SLICE_X58Y10         LUT5 (Prop_lut5_I0_O)        0.302    13.810 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.048    14.857    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.981 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.808    15.789    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.913 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.972    16.885    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.037 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.823    17.861    L_reg/i__carry_i_20__2_n_0
    SLICE_X59Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.221 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.978    19.199    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.332    19.531 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    20.100    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.620 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.620    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.737    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.060 f  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.824    21.884    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.306    22.190 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.650    22.840    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    22.964 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.137    24.102    L_reg/i__carry_i_14__0_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.152    24.254 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.448    24.702    L_reg/i__carry_i_25__1_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    25.028 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.907    25.935    L_reg/i__carry_i_14__0_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.059 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.820    26.879    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.154    27.033 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    27.841    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.551 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.551    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.887 r  bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.746    bseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.299    30.045 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.346    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.470 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    31.430    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.554 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.691    32.245    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    32.369 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.965    33.334    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.153    33.487 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.788    36.275    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.977 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.977    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.827ns  (logic 11.357ns (32.609%)  route 23.470ns (67.391%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.605     7.270    L_reg/M_sm_pac[8]
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.152     7.422 r  L_reg/L_6e8b21d4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.671     8.094    L_reg/L_6e8b21d4_remainder0_carry_i_26_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.348     8.442 f  L_reg/L_6e8b21d4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.889     9.331    L_reg/L_6e8b21d4_remainder0_carry_i_13_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.124     9.455 f  L_reg/L_6e8b21d4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.678    10.132    L_reg/L_6e8b21d4_remainder0_carry_i_19_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I2_O)        0.150    10.282 r  L_reg/L_6e8b21d4_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.994    11.276    L_reg/L_6e8b21d4_remainder0_carry__0_i_10_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    11.624 r  L_reg/L_6e8b21d4_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.624    aseg_driver/decimal_renderer/S[0]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.171 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.095    13.266    L_reg/L_6e8b21d4_remainder0[10]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.302    13.568 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.045    14.612    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124    14.736 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.657    15.393    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.402    16.919    L_reg/i__carry_i_16__0_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.152    17.071 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           1.121    18.192    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.354    18.546 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.810    19.355    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.332    19.687 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.687    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.085 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.085    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.199    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.421 f  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.820    21.242    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y19         LUT5 (Prop_lut5_I2_O)        0.299    21.541 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.642    22.183    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.307 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.219    23.525    L_reg/i__carry_i_14_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.152    23.677 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    24.125    L_reg/i__carry_i_25_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.326    24.451 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.700    25.151    L_reg/i__carry_i_14_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124    25.275 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.519    25.794    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.119    25.913 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.732    26.645    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.332    26.977 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.977    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.510 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.510    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.627 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.627    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.942 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    28.800    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.307    29.107 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.701    29.808    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124    29.932 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    30.389    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    30.513 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.990    31.502    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I4_O)        0.124    31.626 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.669    32.295    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.150    32.445 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.752    36.197    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    39.974 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.974    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.779ns  (logic 11.126ns (31.991%)  route 23.653ns (68.009%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.605     7.270    L_reg/M_sm_pac[8]
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.152     7.422 r  L_reg/L_6e8b21d4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.671     8.094    L_reg/L_6e8b21d4_remainder0_carry_i_26_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.348     8.442 f  L_reg/L_6e8b21d4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.889     9.331    L_reg/L_6e8b21d4_remainder0_carry_i_13_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.124     9.455 f  L_reg/L_6e8b21d4_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.678    10.132    L_reg/L_6e8b21d4_remainder0_carry_i_19_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I2_O)        0.150    10.282 r  L_reg/L_6e8b21d4_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.994    11.276    L_reg/L_6e8b21d4_remainder0_carry__0_i_10_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    11.624 r  L_reg/L_6e8b21d4_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.624    aseg_driver/decimal_renderer/S[0]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.171 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.095    13.266    L_reg/L_6e8b21d4_remainder0[10]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.302    13.568 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.045    14.612    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124    14.736 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.657    15.393    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.402    16.919    L_reg/i__carry_i_16__0_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.152    17.071 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           1.121    18.192    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.354    18.546 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.810    19.355    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.332    19.687 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.687    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.085 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.085    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.199    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.421 f  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.820    21.242    L_reg/L_6e8b21d4_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y19         LUT5 (Prop_lut5_I2_O)        0.299    21.541 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.642    22.183    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.307 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.219    23.525    L_reg/i__carry_i_14_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.152    23.677 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    24.125    L_reg/i__carry_i_25_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.326    24.451 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.700    25.151    L_reg/i__carry_i_14_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124    25.275 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.519    25.794    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.119    25.913 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.732    26.645    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.332    26.977 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.977    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.510 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.510    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.627 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.627    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.942 r  aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    28.800    aseg_driver/decimal_renderer/L_6e8b21d4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.307    29.107 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.701    29.808    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124    29.932 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.526    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    30.650 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    31.269    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124    31.393 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.091    32.484    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.124    32.608 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.745    36.353    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.926 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.926    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.360ns (59.598%)  route 0.922ns (40.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.593     1.537    display/clk
    SLICE_X58Y7          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           0.922     2.600    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.819 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.819    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.383ns (59.806%)  route 0.929ns (40.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    display/clk
    SLICE_X63Y7          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.929     2.608    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.850 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.432ns (61.554%)  route 0.894ns (38.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.587     1.531    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.695 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.371     2.066    aseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.111 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.634    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.857 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.857    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.442ns (61.693%)  route 0.895ns (38.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.587     1.531    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.372     2.067    aseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.112 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.635    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.868 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.868    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.509ns (63.545%)  route 0.866ns (36.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.587     1.531    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.371     2.066    aseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.048     2.114 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.608    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.905 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.905    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.505ns (63.308%)  route 0.872ns (36.692%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.587     1.531    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.695 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.372     2.067    aseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.049     2.116 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.616    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     3.908 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.908    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.373ns (57.123%)  route 1.030ns (42.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    display/clk
    SLICE_X62Y7          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          1.030     2.709    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.941 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.423ns (58.612%)  route 1.005ns (41.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.593     1.537    display/clk
    SLICE_X58Y7          FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.128     1.665 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=8, routed)           1.005     2.670    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     3.965 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.965    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.373ns (55.387%)  route 1.106ns (44.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.567     1.511    display/clk
    SLICE_X56Y7          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.106     2.780    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.989 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.989    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.643ns (31.413%)  route 3.587ns (68.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.843    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.263     5.230    reset_cond/M_reset_cond_in
    SLICE_X48Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X48Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.643ns (31.898%)  route 3.507ns (68.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.843    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.184     5.150    reset_cond/M_reset_cond_in
    SLICE_X40Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.643ns (31.898%)  route 3.507ns (68.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.843    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.184     5.150    reset_cond/M_reset_cond_in
    SLICE_X40Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.643ns (34.254%)  route 3.153ns (65.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.843    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.829     4.796    reset_cond/M_reset_cond_in
    SLICE_X42Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446     4.851    reset_cond/clk
    SLICE_X42Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.639ns (39.811%)  route 2.477ns (60.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.477     3.992    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.116 r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.116    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 1.630ns (39.880%)  route 2.458ns (60.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.458     3.964    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.088    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/clk
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 1.641ns (40.700%)  route 2.392ns (59.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.392     3.909    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.033 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.033    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443     4.848    cond_butt_next_play/sync/clk
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.640ns (40.967%)  route 2.363ns (59.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.363     3.879    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.003 r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.003    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X33Y5          FDRE                                         r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y5          FDRE                                         r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.965ns  (logic 1.653ns (41.689%)  route 2.312ns (58.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.312     3.841    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.965 r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.965    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y10         FDRE                                         r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443     4.848    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/clk
    SLICE_X30Y10         FDRE                                         r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.347ns (28.961%)  route 0.850ns (71.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.850     1.152    forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.197    forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/clk
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.313ns (25.485%)  route 0.915ns (74.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.915     1.183    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.228 r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.228    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/clk
    SLICE_X31Y21         FDRE                                         r  forLoop_idx_0_1504539261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.341ns (25.166%)  route 1.015ns (74.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.015     1.312    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.357 r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.357    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y10         FDRE                                         r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/clk
    SLICE_X30Y10         FDRE                                         r  forLoop_idx_0_1504539261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.329ns (24.145%)  route 1.032ns (75.855%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.032     1.316    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.361    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X33Y5          FDRE                                         r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y5          FDRE                                         r  forLoop_idx_0_2022191698[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.319ns (22.981%)  route 1.069ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.069     1.343    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.388 r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.388    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/clk
    SLICE_X33Y8          FDRE                                         r  forLoop_idx_0_1504539261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.330ns (23.759%)  route 1.059ns (76.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.344    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.389    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    cond_butt_next_play/sync/clk
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.327ns (22.961%)  route 1.097ns (77.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.097     1.379    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.424 r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.424    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_2022191698[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.331ns (19.552%)  route 1.363ns (80.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.330    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.375 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.319     1.695    reset_cond/M_reset_cond_in
    SLICE_X42Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X42Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.331ns (18.098%)  route 1.499ns (81.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.330    reset_cond/butt_reset_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.375 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.456     1.831    reset_cond/M_reset_cond_in
    SLICE_X40Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





