$date
	Tue Nov 04 09:04:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bi_shift_reg_tb $end
$var wire 1 ! Sout $end
$var wire 4 " Q [3:0] $end
$var reg 1 # Sin $end
$var reg 1 $ clk $end
$var reg 1 % dir $end
$var reg 1 & reset $end
$scope module SR1 $end
$var wire 1 # Sin $end
$var wire 1 $ clk $end
$var wire 1 % dir $end
$var wire 1 & reset $end
$var wire 4 ' d [3:0] $end
$var wire 1 ! Sout $end
$var wire 4 ( Q [3:0] $end
$scope module df1 $end
$var wire 1 ) D $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 * Q $end
$upscope $end
$scope module df2 $end
$var wire 1 + D $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 , Q $end
$upscope $end
$scope module df3 $end
$var wire 1 - D $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 . Q $end
$upscope $end
$scope module df4 $end
$var wire 1 / D $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
1&
1%
0$
0#
b0 "
0!
$end
#5000
1$
#10000
0$
0&
#15000
1$
#20000
1/
b1000 '
0$
1#
#25000
1-
b1100 '
b1000 "
b1000 (
10
1$
#30000
0/
b100 '
0$
0#
#35000
1+
0-
b10 '
1.
b100 "
b100 (
00
1$
#40000
1/
b1010 '
0$
1#
#45000
1-
0+
1)
b1101 '
10
0.
b1010 "
b1010 (
1,
1$
#50000
0$
#55000
0)
1+
1!
b1110 '
1*
0,
b1101 "
b1101 (
1.
1$
#60000
0/
0-
b10 '
0$
0#
0%
#65000
1-
1/
0+
0!
b1100 '
00
0.
1,
b10 "
b10 (
0*
1$
#70000
0$
#75000
0-
0/
b0 '
1!
0,
1.
b1100 "
b1100 (
10
1$
#80000
0$
#85000
0!
00
b0 "
b0 (
0.
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
0$
