<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1421{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1421{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1421{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1421{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1421{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t6_1421{left:360px;bottom:967px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1421{left:70px;bottom:878px;letter-spacing:0.13px;}
#t8_1421{left:70px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_1421{left:70px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1421{left:70px;bottom:820px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_1421{left:70px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_1421{left:70px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1421{left:70px;bottom:762px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#te_1421{left:70px;bottom:738px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tf_1421{left:70px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1421{left:297px;bottom:721px;letter-spacing:-0.15px;}
#th_1421{left:327px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_1421{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_1421{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_1421{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1421{left:70px;bottom:654px;letter-spacing:-0.15px;}
#tm_1421{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tn_1421{left:70px;bottom:613px;letter-spacing:-0.18px;word-spacing:-0.58px;}
#to_1421{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tp_1421{left:70px;bottom:579px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_1421{left:70px;bottom:562px;letter-spacing:-0.25px;word-spacing:-0.36px;}
#tr_1421{left:70px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#ts_1421{left:70px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_1421{left:70px;bottom:504px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_1421{left:70px;bottom:487px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tv_1421{left:197px;bottom:494px;}
#tw_1421{left:212px;bottom:487px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tx_1421{left:70px;bottom:463px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#ty_1421{left:208px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_1421{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t10_1421{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_1421{left:70px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t12_1421{left:70px;bottom:373px;letter-spacing:0.13px;}
#t13_1421{left:70px;bottom:348px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t14_1421{left:115px;bottom:347px;}
#t15_1421{left:128px;bottom:348px;letter-spacing:-0.12px;}
#t16_1421{left:263px;bottom:347px;}
#t17_1421{left:275px;bottom:348px;letter-spacing:-0.11px;}
#t18_1421{left:403px;bottom:347px;}
#t19_1421{left:415px;bottom:348px;letter-spacing:-0.1px;}
#t1a_1421{left:70px;bottom:331px;letter-spacing:-0.12px;}
#t1b_1421{left:91px;bottom:313px;letter-spacing:-0.14px;}
#t1c_1421{left:70px;bottom:295px;letter-spacing:-0.11px;}
#t1d_1421{left:70px;bottom:270px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1e_1421{left:311px;bottom:270px;letter-spacing:-0.11px;}
#t1f_1421{left:70px;bottom:252px;letter-spacing:-0.12px;}
#t1g_1421{left:70px;bottom:234px;letter-spacing:-0.13px;}
#t1h_1421{left:70px;bottom:215px;letter-spacing:-0.13px;}
#t1i_1421{left:70px;bottom:191px;letter-spacing:-0.12px;}
#t1j_1421{left:339px;bottom:191px;letter-spacing:-0.11px;}
#t1k_1421{left:70px;bottom:173px;letter-spacing:-0.11px;}
#t1l_1421{left:70px;bottom:154px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1m_1421{left:339px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_1421{left:70px;bottom:136px;letter-spacing:-0.11px;}
#t1o_1421{left:339px;bottom:136px;letter-spacing:-0.11px;}
#t1p_1421{left:70px;bottom:118px;letter-spacing:-0.12px;}
#t1q_1421{left:339px;bottom:118px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_1421{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1s_1421{left:203px;bottom:1065px;letter-spacing:-0.12px;}
#t1t_1421{left:349px;bottom:1065px;letter-spacing:-0.08px;}
#t1u_1421{left:349px;bottom:1050px;letter-spacing:-0.18px;}
#t1v_1421{left:387px;bottom:1065px;letter-spacing:-0.11px;}
#t1w_1421{left:387px;bottom:1050px;letter-spacing:-0.18px;}
#t1x_1421{left:460px;bottom:1065px;letter-spacing:-0.14px;}
#t1y_1421{left:460px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1z_1421{left:532px;bottom:1065px;letter-spacing:-0.12px;}
#t20_1421{left:75px;bottom:1027px;letter-spacing:-0.14px;}
#t21_1421{left:203px;bottom:1027px;letter-spacing:-0.15px;}
#t22_1421{left:349px;bottom:1027px;letter-spacing:-0.19px;}
#t23_1421{left:387px;bottom:1027px;letter-spacing:-0.12px;}
#t24_1421{left:460px;bottom:1027px;letter-spacing:-0.1px;}
#t25_1421{left:532px;bottom:1027px;letter-spacing:-0.11px;}
#t26_1421{left:84px;bottom:946px;letter-spacing:-0.14px;}
#t27_1421{left:194px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t28_1421{left:373px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t29_1421{left:551px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2a_1421{left:730px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2b_1421{left:95px;bottom:921px;letter-spacing:-0.19px;}
#t2c_1421{left:215px;bottom:921px;letter-spacing:-0.17px;}
#t2d_1421{left:394px;bottom:921px;letter-spacing:-0.12px;}
#t2e_1421{left:572px;bottom:921px;letter-spacing:-0.12px;}
#t2f_1421{left:751px;bottom:921px;letter-spacing:-0.17px;}

.s1_1421{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1421{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1421{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1421{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1421{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1421{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s7_1421{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_1421{font-size:14px;font-family:Arial-Bold_5kj;color:#000;}
.s9_1421{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_1421{font-size:17px;font-family:Symbol_5kh;color:#000;}
.sb_1421{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1421" type="text/css" >

@font-face {
	font-family: Arial-Bold_5kj;
	src: url("fonts/Arial-Bold_5kj.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1421" style="-webkit-user-select: none;"><object width="935" height="1210" data="1421/1421.svg" type="image/svg+xml" id="pdf1421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1421" class="t s1_1421">SYSCALL—Fast System Call </span>
<span id="t2_1421" class="t s2_1421">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1421" class="t s1_1421">Vol. 2B </span><span id="t4_1421" class="t s1_1421">4-687 </span>
<span id="t5_1421" class="t s3_1421">SYSCALL—Fast System Call </span>
<span id="t6_1421" class="t s4_1421">Instruction Operand Encoding </span>
<span id="t7_1421" class="t s4_1421">Description </span>
<span id="t8_1421" class="t s5_1421">SYSCALL invokes an OS system-call handler at privilege level 0. It does so by loading RIP from the IA32_LSTAR </span>
<span id="t9_1421" class="t s5_1421">MSR (after saving the address of the instruction following SYSCALL into RCX). (The WRMSR instruction ensures </span>
<span id="ta_1421" class="t s5_1421">that the IA32_LSTAR MSR always contain a canonical address.) </span>
<span id="tb_1421" class="t s5_1421">SYSCALL also saves RFLAGS into R11 and then masks RFLAGS using the IA32_FMASK MSR (MSR address </span>
<span id="tc_1421" class="t s5_1421">C0000084H); specifically, the processor clears in RFLAGS every bit corresponding to a bit that is set in the </span>
<span id="td_1421" class="t s5_1421">IA32_FMASK MSR. </span>
<span id="te_1421" class="t s5_1421">SYSCALL loads the CS and SS selectors with values derived from bits 47:32 of the IA32_STAR MSR. However, the </span>
<span id="tf_1421" class="t s5_1421">CS and SS descriptor caches are </span><span id="tg_1421" class="t s6_1421">not </span><span id="th_1421" class="t s5_1421">loaded from the descriptors (in GDT or LDT) referenced by those selectors. </span>
<span id="ti_1421" class="t s5_1421">Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the respon- </span>
<span id="tj_1421" class="t s5_1421">sibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values corre- </span>
<span id="tk_1421" class="t s5_1421">spond to the fixed values loaded into the descriptor caches; the SYSCALL instruction does not ensure this </span>
<span id="tl_1421" class="t s5_1421">correspondence. </span>
<span id="tm_1421" class="t s5_1421">The SYSCALL instruction does not save the stack pointer (RSP). If the OS system-call handler will change the stack </span>
<span id="tn_1421" class="t s5_1421">pointer, it is the responsibility of software to save the previous value of the stack pointer. This might be done prior </span>
<span id="to_1421" class="t s5_1421">to executing SYSCALL, with software restoring the stack pointer with the instruction following SYSCALL (which will </span>
<span id="tp_1421" class="t s5_1421">be executed after SYSRET). Alternatively, the OS system-call handler may save the stack pointer and restore it </span>
<span id="tq_1421" class="t s5_1421">before executing SYSRET. </span>
<span id="tr_1421" class="t s5_1421">When shadow stacks are enabled at a privilege level where the SYSCALL instruction is invoked, the SSP is saved to </span>
<span id="ts_1421" class="t s5_1421">the IA32_PL3_SSP MSR. If shadow stacks are enabled at privilege level 0, the SSP is loaded with 0. Refer to </span>
<span id="tt_1421" class="t s5_1421">Chapter 6, “Procedure Calls, Interrupts, and Exceptions‚” and Chapter 17, “Control-flow Enforcement Technology </span>
<span id="tu_1421" class="t s5_1421">(CET)‚” in the Intel </span>
<span id="tv_1421" class="t s7_1421">® </span>
<span id="tw_1421" class="t s5_1421">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for additional CET details. </span>
<span id="tx_1421" class="t s8_1421">Instruction ordering. </span><span id="ty_1421" class="t s5_1421">Instructions following a SYSCALL may be fetched from memory before earlier instructions </span>
<span id="tz_1421" class="t s5_1421">complete execution, but they will not execute (even speculatively) until all instructions prior to the SYSCALL have </span>
<span id="t10_1421" class="t s5_1421">completed execution (the later instructions may execute before data stored by the earlier instructions have </span>
<span id="t11_1421" class="t s5_1421">become globally visible). </span>
<span id="t12_1421" class="t s4_1421">Operation </span>
<span id="t13_1421" class="t s9_1421">IF (CS.L </span><span id="t14_1421" class="t sa_1421">≠ </span><span id="t15_1421" class="t s9_1421">1 ) or (IA32_EFER.LMA </span><span id="t16_1421" class="t sa_1421">≠ </span><span id="t17_1421" class="t s9_1421">1) or (IA32_EFER.SCE </span><span id="t18_1421" class="t sa_1421">≠ </span><span id="t19_1421" class="t s9_1421">1) </span>
<span id="t1a_1421" class="t s9_1421">(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *) </span>
<span id="t1b_1421" class="t s9_1421">THEN #UD; </span>
<span id="t1c_1421" class="t s9_1421">FI; </span>
<span id="t1d_1421" class="t s9_1421">RCX := RIP; </span><span id="t1e_1421" class="t s9_1421">(* Will contain address of next instruction *) </span>
<span id="t1f_1421" class="t s9_1421">RIP := IA32_LSTAR; </span>
<span id="t1g_1421" class="t s9_1421">R11 := RFLAGS; </span>
<span id="t1h_1421" class="t s9_1421">RFLAGS := RFLAGS AND NOT(IA32_FMASK); </span>
<span id="t1i_1421" class="t s9_1421">CS.Selector := IA32_STAR[47:32] AND FFFCH </span><span id="t1j_1421" class="t s9_1421">(* Operating system provides CS; RPL forced to 0 *) </span>
<span id="t1k_1421" class="t s9_1421">(* Set rest of CS to a fixed value *) </span>
<span id="t1l_1421" class="t s9_1421">CS.Base := 0; </span><span id="t1m_1421" class="t s9_1421">(* Flat segment *) </span>
<span id="t1n_1421" class="t s9_1421">CS.Limit := FFFFFH; </span><span id="t1o_1421" class="t s9_1421">(* With 4-KByte granularity, implies a 4-GByte limit *) </span>
<span id="t1p_1421" class="t s9_1421">CS.Type := 11; </span><span id="t1q_1421" class="t s9_1421">(* Execute/read code, accessed *) </span>
<span id="t1r_1421" class="t sb_1421">Opcode </span><span id="t1s_1421" class="t sb_1421">Instruction </span><span id="t1t_1421" class="t sb_1421">Op/ </span>
<span id="t1u_1421" class="t sb_1421">En </span>
<span id="t1v_1421" class="t sb_1421">64-Bit </span>
<span id="t1w_1421" class="t sb_1421">Mode </span>
<span id="t1x_1421" class="t sb_1421">Compat/ </span>
<span id="t1y_1421" class="t sb_1421">Leg Mode </span>
<span id="t1z_1421" class="t sb_1421">Description </span>
<span id="t20_1421" class="t s9_1421">0F 05 </span><span id="t21_1421" class="t s9_1421">SYSCALL </span><span id="t22_1421" class="t s9_1421">ZO </span><span id="t23_1421" class="t s9_1421">Valid </span><span id="t24_1421" class="t s9_1421">Invalid </span><span id="t25_1421" class="t s9_1421">Fast call to privilege level 0 system procedures. </span>
<span id="t26_1421" class="t sb_1421">Op/En </span><span id="t27_1421" class="t sb_1421">Operand 1 </span><span id="t28_1421" class="t sb_1421">Operand 2 </span><span id="t29_1421" class="t sb_1421">Operand 3 </span><span id="t2a_1421" class="t sb_1421">Operand 4 </span>
<span id="t2b_1421" class="t s9_1421">ZO </span><span id="t2c_1421" class="t s9_1421">N/A </span><span id="t2d_1421" class="t s9_1421">N/A </span><span id="t2e_1421" class="t s9_1421">N/A </span><span id="t2f_1421" class="t s9_1421">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
