0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/sathw/desktop/vlsi/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_1/project_1.srcs/sim_1/new/Gates_tb.v,1677212818,verilog,,,,Gates_tb,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_1/project_1.srcs/sources_1/new/Gates.v,1677213024,verilog,,C:/Users/sathw/desktop/vlsi/project_1/project_1.srcs/sim_1/new/Gates_tb.v,,Gates,,,,,,,,
