<div id="pfde" class="pf w0 h0" data-page-no="de"><div class="pc pcde w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgde.png"/><div class="t m0 x47 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SMC_PMCTRL field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x1 h7 y10b6 ff2 fs4 fc0 sc0 ls0">2–0</div><div class="t m0 x4f h7 yff7 ff2 fs4 fc0 sc0 ls0">STOPM</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Stop Mode Control</div><div class="t m0 x83 h7 y10b7 ff2 fs4 fc0 sc0 ls0 ws0">When written, controls entry into the selected stop mode when Sleep-Now or Sleep-On-Exit mode is</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">entered with SLEEPDEEP=1 . Writes to this field are blocked if the protection level has not been enabled</div><div class="t m0 x83 h7 y13b6 ff2 fs4 fc0 sc0 ls0 ws0">using the PMPROT register. After any system reset, this field is cleared by hardware on any successful</div><div class="t m0 x83 h7 y13b7 ff2 fs4 fc0 sc0 ls0 ws0">write to the PMPROT register.</div><div class="t m0 x83 h10 y13b8 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">When set to VLLSx, the VLLSM bits in the STOPCTRL register is used to further select the</span></div><div class="t m0 x3b h7 y13b9 ff2 fs4 fc0 sc0 ls0 ws0">particular VLLS submode which will be entered.</div><div class="t m0 x83 h10 y13ba ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">When set to STOP, the PSTOPO bits in the STOPCTRL register can be used to select a Partial</span></div><div class="t m0 x3b h7 y13bb ff2 fs4 fc0 sc0 ls0 ws0">Stop mode if desired.</div><div class="t m0 x83 h7 y13bc ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Normal Stop (STOP)</div><div class="t m0 x83 h7 y13bd ff2 fs4 fc0 sc0 ls0 ws27a">001 Reserved</div><div class="t m0 x83 h7 y13be ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>Very-Low-Power Stop (VLPS)</div><div class="t m0 x83 h7 y13bf ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>Low-Leakage Stop (LLS)</div><div class="t m0 x83 h7 y13c0 ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>Very-Low-Leakage Stop (VLLSx)</div><div class="t m0 x83 h7 y13c1 ff2 fs4 fc0 sc0 ls0 ws27a">101 Reserved</div><div class="t m0 x83 h7 y13c2 ff2 fs4 fc0 sc0 ls0 ws27a">110 Reseved</div><div class="t m0 x83 h7 y13c3 ff2 fs4 fc0 sc0 ls0 ws27a">111 Reserved</div><div class="t m0 x9 h1b y13c4 ff1 fsc fc0 sc0 ls0 ws0">13.3.3<span class="_ _b"> </span>Stop Control Register (SMC_STOPCTRL)</div><div class="t m0 x9 hf y13c5 ff3 fs5 fc0 sc0 ls0 ws0">The STOPCTRL register provides various control bits allowing the user to fine tune</div><div class="t m0 x9 hf y13c6 ff3 fs5 fc0 sc0 ls0 ws0">power consumption during the stop mode selected by the STOPM field.</div><div class="t m0 x10e h8 y13c7 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y13c8 ff3 fs5 fc0 sc0 ls0 ws0">This register is reset on Chip POR not VLLS and by reset types</div><div class="t m0 x3e hf y13c9 ff3 fs5 fc0 sc0 ls0 ws0">that trigger Chip POR not VLLS. It is unaffected by reset types</div><div class="t m0 x3e hf y13ca ff3 fs5 fc0 sc0 ls0 ws0">that do not trigger Chip POR not VLLS. See the Reset section</div><div class="t m0 x3e hf y13cb ff3 fs5 fc0 sc0 ls0 ws0">details for more information.</div><div class="t m0 x9 h7 y13cc ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_E000h base + 2h offset = 4007_E002h</div><div class="t m0 x81 h1d y13cd ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y13ce ff2 fs4 fc0 sc0 ls0 ws28e">Read <span class="ws28f ve">PSTOPO<span class="_ _146"> </span>PORPO </span><span class="ws290">0 0<span class="_ _19b"> </span><span class="ve">VLLSM</span></span></div><div class="t m0 x8b h7 y13cf ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y13d0 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">00000011<span class="_ _19a"></span></span></div><div class="t m0 x30 h9 y13d1 ff1 fs2 fc0 sc0 ls0 ws0">SMC_STOPCTRL field descriptions</div><div class="t m0 x12c h10 y13d2 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x1 h7 y13d3 ff2 fs4 fc0 sc0 ls0">7–6</div><div class="t m0 x50 h7 y13d4 ff2 fs4 fc0 sc0 ls0">PSTOPO</div><div class="t m0 x83 h7 y13d3 ff2 fs4 fc0 sc0 ls0 ws0">Partial Stop Option</div><div class="t m0 x83 h7 y13d5 ff2 fs4 fc0 sc0 ls0 ws0">These bits control whether a Partial Stop mode is entered when STOPM=STOP. When entering a Partial</div><div class="t m0 x83 h7 y13d6 ff2 fs4 fc0 sc0 ls0 ws0">Stop mode from RUN mode, the PMC, MCG and flash remain fully powered, allowing the device to</div><div class="t m0 x83 h7 y13d7 ff2 fs4 fc0 sc0 ls0 ws0">wakeup almost instantaneously at the expense of higher power consumption. In PSTOP2, only system</div><div class="t m0 x1b h7 y13d8 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">222<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfde" data-dest-detail='[222,"XYZ",null,129.367,null]'><div class="d m1" style="border-style:none;position:absolute;left:147.244000px;bottom:198.117000px;width:37.512000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdf" data-dest-detail='[223,"XYZ",null,600.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:233.746000px;bottom:198.117000px;width:32.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdf" data-dest-detail='[223,"XYZ",null,532.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.498000px;bottom:202.617000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdf" data-dest-detail='[223,"XYZ",null,505.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.498000px;bottom:202.617000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdf" data-dest-detail='[223,"XYZ",null,479.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:459.245000px;bottom:198.117000px;width:29.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
