--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 113097 paths analyzed, 1241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.544ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X23Y23.F3), 5765 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.544ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.G1       net (fanout=2)        1.015   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X23Y23.F3      net (fanout=3)        0.308   N8
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.544ns (7.432ns logic, 7.112ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.539ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.F1       net (fanout=2)        1.010   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X23Y23.F3      net (fanout=3)        0.308   N8
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.539ns (7.432ns logic, 7.107ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.481ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X17Y13.F3      net (fanout=28)       1.206   graph_unit/rom_addr_ship<3>
    SLICE_X17Y13.X       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00003
                                                       graph_unit/Mrom_rom_data_ship_rom0001521
    SLICE_X15Y8.G1       net (fanout=3)        0.671   graph_unit/Mrom_rom_data_ship_rom00003
    SLICE_X15Y8.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_141
                                                       graph_unit/Mmux_rom_bit_ship_12_f5_0
    SLICE_X15Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f51
    SLICE_X15Y8.FX       Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X23Y23.F3      net (fanout=3)        0.308   N8
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.481ns (7.333ns logic, 7.148ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X23Y23.F4), 8854 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.350ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.G1       net (fanout=2)        1.015   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X23Y24.BX      net (fanout=8)        1.222   graph_unit/rd_ship_on
    SLICE_X23Y24.X       Tbxx                  0.641   N151
                                                       rgb_next<0>381_SW2
    SLICE_X23Y23.G1      net (fanout=1)        0.420   N151
    SLICE_X23Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>63
    SLICE_X23Y23.F4      net (fanout=1)        0.020   rgb_next<0>63/O
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.350ns (7.365ns logic, 6.985ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.345ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.F1       net (fanout=2)        1.010   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X23Y24.BX      net (fanout=8)        1.222   graph_unit/rd_ship_on
    SLICE_X23Y24.X       Tbxx                  0.641   N151
                                                       rgb_next<0>381_SW2
    SLICE_X23Y23.G1      net (fanout=1)        0.420   N151
    SLICE_X23Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>63
    SLICE_X23Y23.F4      net (fanout=1)        0.020   rgb_next<0>63/O
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.345ns (7.365ns logic, 6.980ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.287ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X17Y13.F3      net (fanout=28)       1.206   graph_unit/rom_addr_ship<3>
    SLICE_X17Y13.X       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00003
                                                       graph_unit/Mrom_rom_data_ship_rom0001521
    SLICE_X15Y8.G1       net (fanout=3)        0.671   graph_unit/Mrom_rom_data_ship_rom00003
    SLICE_X15Y8.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_141
                                                       graph_unit/Mmux_rom_bit_ship_12_f5_0
    SLICE_X15Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f51
    SLICE_X15Y8.FX       Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X23Y24.BX      net (fanout=8)        1.222   graph_unit/rd_ship_on
    SLICE_X23Y24.X       Tbxx                  0.641   N151
                                                       rgb_next<0>381_SW2
    SLICE_X23Y23.G1      net (fanout=1)        0.420   N151
    SLICE_X23Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>63
    SLICE_X23Y23.F4      net (fanout=1)        0.020   rgb_next<0>63/O
    SLICE_X23Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.287ns (7.266ns logic, 7.021ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X22Y24.F3), 5765 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.344ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.G1       net (fanout=2)        1.015   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X22Y24.F3      net (fanout=3)        0.060   N8
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>62
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.344ns (7.480ns logic, 6.864ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.339ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X12Y12.F2      net (fanout=28)       0.826   graph_unit/rom_addr_ship<3>
    SLICE_X12Y12.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom000021
    SLICE_X14Y8.F1       net (fanout=2)        1.010   graph_unit/Mrom_rom_data_ship_rom00002
    SLICE_X14Y8.F5       Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X14Y8.FX       Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X22Y24.F3      net (fanout=3)        0.060   N8
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>62
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.339ns (7.480ns logic, 6.859ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.281ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_1
    SLICE_X17Y12.G4      net (fanout=14)       1.938   graph_unit/ship_y_reg<1>
    SLICE_X17Y12.Y       Tilo                  0.612   graph_unit/Msub_rom_addr_ship_xor<2>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y2.G3       net (fanout=11)       1.028   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y2.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X17Y13.F3      net (fanout=28)       1.206   graph_unit/rom_addr_ship<3>
    SLICE_X17Y13.X       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00003
                                                       graph_unit/Mrom_rom_data_ship_rom0001521
    SLICE_X15Y8.G1       net (fanout=3)        0.671   graph_unit/Mrom_rom_data_ship_rom00003
    SLICE_X15Y8.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_141
                                                       graph_unit/Mmux_rom_bit_ship_12_f5_0
    SLICE_X15Y8.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f51
    SLICE_X15Y8.FX       Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_12_f51
                                                       graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f6
    SLICE_X14Y9.Y        Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.G3      net (fanout=1)        0.479   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y11.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.F3      net (fanout=2)        0.037   graph_unit/rd_ship_on_and000099
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X22Y26.F4      net (fanout=8)        1.159   graph_unit/rd_ship_on
    SLICE_X22Y26.X       Tilo                  0.660   N178
                                                       rgb_next<0>317_SW0
    SLICE_X22Y25.G1      net (fanout=1)        0.322   N178
    SLICE_X22Y25.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>379
    SLICE_X22Y24.F3      net (fanout=3)        0.060   N8
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>62
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.281ns (7.381ns logic, 6.900ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X1Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X1Y23.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X1Y23.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X3Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X3Y27.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X3Y27.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X2Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X2Y25.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X2Y25.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/play_alien_hits_counter_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/play_alien_hits_counter_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/play_alien_hits_counter_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.544|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 113097 paths, 0 nets, and 4553 connections

Design statistics:
   Minimum period:  14.544ns{1}   (Maximum frequency:  68.757MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 14:14:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



