// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_Loop_1_proc_HH_
#define _image_filter_Loop_1_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct image_filter_Loop_1_proc : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_out< sc_lv<8> > img_1_data_stream_0_V_din;
    sc_in< sc_logic > img_1_data_stream_0_V_full_n;
    sc_out< sc_logic > img_1_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_1_data_stream_1_V_din;
    sc_in< sc_logic > img_1_data_stream_1_V_full_n;
    sc_out< sc_logic > img_1_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_1_data_stream_2_V_din;
    sc_in< sc_logic > img_1_data_stream_2_V_full_n;
    sc_out< sc_logic > img_1_data_stream_2_V_write;
    sc_in< sc_lv<8> > img_0_data_stream_0_V_dout;
    sc_in< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_0_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_1_V_dout;
    sc_in< sc_logic > img_0_data_stream_1_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_1_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_2_V_dout;
    sc_in< sc_logic > img_0_data_stream_2_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_2_V_read;


    // Module declarations
    image_filter_Loop_1_proc(sc_module_name name);
    SC_HAS_PROCESS(image_filter_Loop_1_proc);

    ~image_filter_Loop_1_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_23;
    sc_signal< sc_lv<11> > col_reg_166;
    sc_signal< sc_lv<12> > tmp_3_fu_177_p1;
    sc_signal< bool > ap_sig_bdd_63;
    sc_signal< sc_lv<12> > tmp_4_fu_181_p1;
    sc_signal< sc_lv<1> > exitcond2_fu_189_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_75;
    sc_signal< sc_lv<11> > row_1_fu_194_p2;
    sc_signal< sc_lv<11> > row_1_reg_537;
    sc_signal< sc_lv<1> > exitcond1_fu_204_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_542;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_bdd_86;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_100;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_542_pp0_it2;
    sc_signal< bool > ap_sig_bdd_116;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_542_pp0_it1;
    sc_signal< sc_lv<11> > col_1_fu_209_p2;
    sc_signal< sc_lv<1> > icmp_fu_225_p2;
    sc_signal< sc_lv<1> > icmp_reg_551;
    sc_signal< sc_lv<1> > ap_reg_ppstg_icmp_reg_551_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_icmp_reg_551_pp0_it2;
    sc_signal< sc_lv<8> > buffer_val_0_1_load_reg_559;
    sc_signal< sc_lv<8> > buffer_val_0_1_1_load_reg_564;
    sc_signal< sc_lv<8> > buffer_val_1_1_load_reg_569;
    sc_signal< sc_lv<8> > buffer_val_1_1_1_load_reg_574;
    sc_signal< sc_lv<8> > scl_val_0_reg_579;
    sc_signal< sc_lv<8> > ap_reg_ppstg_scl_val_0_reg_579_pp0_it2;
    sc_signal< sc_lv<8> > scl_val_1_reg_585;
    sc_signal< sc_lv<8> > ap_reg_ppstg_scl_val_1_reg_585_pp0_it2;
    sc_signal< sc_lv<8> > p_val_2_reg_591;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_val_2_reg_591_pp0_it2;
    sc_signal< sc_lv<1> > c_fu_243_p2;
    sc_signal< sc_lv<1> > c_reg_600;
    sc_signal< sc_lv<1> > ult_fu_249_p2;
    sc_signal< sc_lv<1> > ult_reg_606;
    sc_signal< sc_lv<1> > ult1_fu_255_p2;
    sc_signal< sc_lv<1> > ult1_reg_611;
    sc_signal< sc_lv<1> > c_1_fu_261_p2;
    sc_signal< sc_lv<1> > c_1_reg_616;
    sc_signal< sc_lv<1> > ult2_fu_267_p2;
    sc_signal< sc_lv<1> > ult2_reg_622;
    sc_signal< sc_lv<1> > ult3_fu_273_p2;
    sc_signal< sc_lv<1> > ult3_reg_627;
    sc_signal< sc_lv<8> > buffer_val_2_1_load_reg_632;
    sc_signal< sc_lv<8> > buffer_val_2_1_1_load_reg_637;
    sc_signal< sc_lv<8> > p_val_0_fu_337_p3;
    sc_signal< sc_lv<8> > p_val_0_reg_642;
    sc_signal< sc_lv<8> > p_val_1_fu_376_p3;
    sc_signal< sc_lv<8> > p_val_1_reg_648;
    sc_signal< sc_lv<1> > brmerge_2_fu_406_p2;
    sc_signal< sc_lv<1> > brmerge_2_reg_654;
    sc_signal< sc_lv<1> > brmerge1_2_fu_423_p2;
    sc_signal< sc_lv<1> > brmerge1_2_reg_659;
    sc_signal< sc_lv<11> > row_reg_155;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_3;
    sc_signal< bool > ap_sig_bdd_195;
    sc_signal< sc_lv<8> > buffer_val_0_1_fu_80;
    sc_signal< sc_lv<8> > buffer_val_0_1_1_fu_84;
    sc_signal< sc_lv<8> > buffer_val_1_1_fu_88;
    sc_signal< sc_lv<8> > buffer_val_1_1_1_fu_92;
    sc_signal< sc_lv<8> > buffer_val_2_1_fu_96;
    sc_signal< sc_lv<8> > buffer_val_2_1_1_fu_100;
    sc_signal< sc_lv<12> > row_cast_fu_185_p1;
    sc_signal< sc_lv<12> > col_cast_fu_200_p1;
    sc_signal< sc_lv<10> > tmp_5_fu_215_p4;
    sc_signal< sc_lv<1> > rev_fu_305_p2;
    sc_signal< sc_lv<1> > c_0_not_fu_310_p2;
    sc_signal< sc_lv<1> > rev1_fu_321_p2;
    sc_signal< sc_lv<1> > brmerge1_fu_326_p2;
    sc_signal< sc_lv<1> > brmerge_fu_315_p2;
    sc_signal< sc_lv<8> > buffer_val_0_1_1_scl_val_0_fu_331_p3;
    sc_signal< sc_lv<1> > rev2_fu_344_p2;
    sc_signal< sc_lv<1> > c_0_not_1_fu_349_p2;
    sc_signal< sc_lv<1> > rev3_fu_360_p2;
    sc_signal< sc_lv<1> > brmerge1_1_fu_365_p2;
    sc_signal< sc_lv<1> > brmerge_1_fu_354_p2;
    sc_signal< sc_lv<8> > buffer_val_1_1_1_scl_val_1_fu_370_p3;
    sc_signal< sc_lv<1> > ult4_fu_388_p2;
    sc_signal< sc_lv<1> > c_2_fu_383_p2;
    sc_signal< sc_lv<1> > rev4_fu_394_p2;
    sc_signal< sc_lv<1> > c_0_not_2_fu_400_p2;
    sc_signal< sc_lv<1> > ult5_fu_412_p2;
    sc_signal< sc_lv<1> > rev5_fu_417_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_448_p2;
    sc_signal< sc_lv<8> > p_val_0_2_fu_443_p3;
    sc_signal< sc_lv<8> > p_val_1_2_fu_460_p3;
    sc_signal< sc_lv<8> > buffer_val_2_1_1_p_val_2_fu_438_p3;
    sc_signal< sc_lv<8> > sel_tmp9_fu_473_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st7_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_100();
    void thread_ap_sig_bdd_116();
    void thread_ap_sig_bdd_195();
    void thread_ap_sig_bdd_23();
    void thread_ap_sig_bdd_63();
    void thread_ap_sig_bdd_75();
    void thread_ap_sig_bdd_86();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st7_fsm_3();
    void thread_brmerge1_1_fu_365_p2();
    void thread_brmerge1_2_fu_423_p2();
    void thread_brmerge1_fu_326_p2();
    void thread_brmerge_1_fu_354_p2();
    void thread_brmerge_2_fu_406_p2();
    void thread_brmerge_fu_315_p2();
    void thread_buffer_val_0_1_1_scl_val_0_fu_331_p3();
    void thread_buffer_val_1_1_1_scl_val_1_fu_370_p3();
    void thread_buffer_val_2_1_1_p_val_2_fu_438_p3();
    void thread_c_0_not_1_fu_349_p2();
    void thread_c_0_not_2_fu_400_p2();
    void thread_c_0_not_fu_310_p2();
    void thread_c_1_fu_261_p2();
    void thread_c_2_fu_383_p2();
    void thread_c_fu_243_p2();
    void thread_col_1_fu_209_p2();
    void thread_col_cast_fu_200_p1();
    void thread_exitcond1_fu_204_p2();
    void thread_exitcond2_fu_189_p2();
    void thread_icmp_fu_225_p2();
    void thread_img_0_data_stream_0_V_read();
    void thread_img_0_data_stream_1_V_read();
    void thread_img_0_data_stream_2_V_read();
    void thread_img_1_data_stream_0_V_din();
    void thread_img_1_data_stream_0_V_write();
    void thread_img_1_data_stream_1_V_din();
    void thread_img_1_data_stream_1_V_write();
    void thread_img_1_data_stream_2_V_din();
    void thread_img_1_data_stream_2_V_write();
    void thread_p_val_0_2_fu_443_p3();
    void thread_p_val_0_fu_337_p3();
    void thread_p_val_1_2_fu_460_p3();
    void thread_p_val_1_fu_376_p3();
    void thread_rev1_fu_321_p2();
    void thread_rev2_fu_344_p2();
    void thread_rev3_fu_360_p2();
    void thread_rev4_fu_394_p2();
    void thread_rev5_fu_417_p2();
    void thread_rev_fu_305_p2();
    void thread_row_1_fu_194_p2();
    void thread_row_cast_fu_185_p1();
    void thread_sel_tmp2_fu_448_p2();
    void thread_sel_tmp9_fu_473_p3();
    void thread_tmp_3_fu_177_p1();
    void thread_tmp_4_fu_181_p1();
    void thread_tmp_5_fu_215_p4();
    void thread_ult1_fu_255_p2();
    void thread_ult2_fu_267_p2();
    void thread_ult3_fu_273_p2();
    void thread_ult4_fu_388_p2();
    void thread_ult5_fu_412_p2();
    void thread_ult_fu_249_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
