{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v " "Source file: G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1496209333825 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1496209333825 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v " "Source file: G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1496209333841 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1496209333841 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v " "Source file: G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1496209333855 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1496209333855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496209335093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496209335101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 00:42:14 2017 " "Processing started: Wed May 31 00:42:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496209335101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496209335101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496209335101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1496209335354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.tdf 1 1 " "Using design file top.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 10 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209346390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496209346391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"altpll:pll\"" {  } { { "top.tdf" "pll" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 25 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:pll " "Elaborated megafunction instantiation \"altpll:pll\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 25 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:pll " "Instantiated megafunction \"altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type enhanced " "Parameter \"pll_type\" = \"enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346414 ""}  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 25 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209346414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_ejp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_ejp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_ejp " "Found entity 1: altpll_ejp" {  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209346445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_ejp altpll:pll\|altpll_ejp:auto_generated " "Elaborating entity \"altpll_ejp\" for hierarchy \"altpll:pll\|altpll_ejp:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tim.tdf 1 1 " "Using design file tim.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tim " "Found entity 1: tim" {  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209346452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim tim:clkgen " "Elaborating entity \"tim\" for hierarchy \"tim:clkgen\"" {  } { { "top.tdf" "clkgen" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dig.v 8 8 " "Using design file dig.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cog_ram " "Found entity 1: cog_ram" {  } { { "cog_ram.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ram.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "2 cog_alu " "Found entity 2: cog_alu" {  } { { "cog_alu.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "3 cog_ctr " "Found entity 3: cog_ctr" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "4 cog_vid " "Found entity 4: cog_vid" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "5 cog " "Found entity 5: cog" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "6 hub_mem " "Found entity 6: hub_mem" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "7 hub " "Found entity 7: hub" {  } { { "hub.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""} { "Info" "ISGN_ENTITY_NAME" "8 dig " "Found entity 8: dig" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209346459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209346459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig dig:core " "Elaborating entity \"dig\" for hierarchy \"dig:core\"" {  } { { "top.tdf" "core" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog dig:core\|cog:coggen\[0\].cog_ " "Elaborating entity \"cog\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\"" {  } { { "dig.v" "coggen\[0\].cog_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_ " "Elaborating entity \"cog_ram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\"" {  } { { "cog.v" "cog_ram_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209346505 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred dual-clock RAM node \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1496209347762 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209347765 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209347765 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496209347765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209347927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Instantiated megafunction \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209347928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isd1 " "Found entity 1: altsyncram_isd1" {  } { { "db/altsyncram_isd1.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_isd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209347959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209347959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isd1 dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated " "Elaborating entity \"altsyncram_isd1\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ctr dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra " "Elaborating entity \"cog_ctr\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\"" {  } { { "cog.v" "cog_ctra" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_vid dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_ " "Elaborating entity \"cog_vid\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\"" {  } { { "cog.v" "cog_vid_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209347998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_alu dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_ " "Elaborating entity \"cog_alu\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_\"" {  } { { "cog.v" "cog_alu_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209348017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub dig:core\|hub:hub_ " "Elaborating entity \"hub\" for hierarchy \"dig:core\|hub:hub_\"" {  } { { "dig.v" "hub_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209348323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub_mem dig:core\|hub:hub_\|hub_mem:hub_mem_ " "Elaborating entity \"hub_mem\" for hierarchy \"dig:core\|hub:hub_\|hub_mem:hub_mem_\"" {  } { { "hub.v" "hub_mem_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209348353 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_low hub_mem.v(85) " "Verilog HDL warning at hub_mem.v(85): object rom_low used but never assigned" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1496209348419 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_low_q hub_mem.v(87) " "Verilog HDL or VHDL warning at hub_mem.v(87): object \"rom_low_q\" assigned a value but never read" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496209348419 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_high hub_mem.v(96) " "Verilog HDL warning at hub_mem.v(96): object rom_high used but never assigned" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1496209348430 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WSGN_SEARCH_FILE" "ic_74hc165d.v 1 1 " "Using design file ic_74hc165d.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ic_74HC165D " "Found entity 1: ic_74HC165D" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209348724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209348724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ic_74HC165D ic_74HC165D:sreg " "Elaborating entity \"ic_74HC165D\" for hierarchy \"ic_74HC165D:sreg\"" {  } { { "top.tdf" "sreg" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209348724 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[7].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[6].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[5].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[4].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[3].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[2].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209353042 "|top|dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|Mux6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1496209353042 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tim:clkgen\|clk_pll~2 " "Found clock multiplexer tim:clkgen\|clk_pll~2" {  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209354762 "|top|tim:clkgen|clk_pll~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1496209354762 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209354920 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209354922 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209354923 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209354925 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE hub_rom_high.hex " "Parameter INIT_FILE set to hub_rom_high.hex" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209360631 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496209360631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE hub_rom_high.hex " "Parameter \"INIT_FILE\" = \"hub_rom_high.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360691 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209360691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u51 " "Found entity 1: altsyncram_0u51" {  } { { "db/altsyncram_0u51.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_0u51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209360733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209360733 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "hub_rom_high.hex 512 10 " "Width of data items in \"hub_rom_high.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 hub_rom_high.hex " "Data at line (1) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 hub_rom_high.hex " "Data at line (2) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 hub_rom_high.hex " "Data at line (3) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 hub_rom_high.hex " "Data at line (4) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 hub_rom_high.hex " "Data at line (5) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 hub_rom_high.hex " "Data at line (6) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 hub_rom_high.hex " "Data at line (7) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 hub_rom_high.hex " "Data at line (8) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 hub_rom_high.hex " "Data at line (9) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 hub_rom_high.hex " "Data at line (10) of memory initialization file \"hub_rom_high.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1496209360746 ""}  } { { "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_rom_high.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1496209360746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209360851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209360852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209360852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nii1 " "Found entity 1: altsyncram_nii1" {  } { { "db/altsyncram_nii1.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_nii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209360883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209360883 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "prop_io\[12\] " "Inserted always-enabled tri-state buffer between \"prop_io\[12\]\" and its non-tri-state driver." {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1496209362357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "prop_io\[13\] " "Inserted always-enabled tri-state buffer between \"prop_io\[13\]\" and its non-tri-state driver." {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1496209362357 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1496209362357 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[0\] " "Bidir \"sreg_io\[0\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[1\] " "Bidir \"sreg_io\[1\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[2\] " "Bidir \"sreg_io\[2\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[3\] " "Bidir \"sreg_io\[3\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[4\] " "Bidir \"sreg_io\[4\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[5\] " "Bidir \"sreg_io\[5\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[6\] " "Bidir \"sreg_io\[6\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[7\] " "Bidir \"sreg_io\[7\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[8\] " "Bidir \"sreg_io\[8\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[9\] " "Bidir \"sreg_io\[9\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[10\] " "Bidir \"sreg_io\[10\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[11\] " "Bidir \"sreg_io\[11\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[12\] " "Bidir \"sreg_io\[12\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sreg_io\[13\] " "Bidir \"sreg_io\[13\]\" has no driver" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 2 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1496209362358 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1496209362358 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "prop_io\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"prop_io\[12\]\" is moved to its source" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1496209362397 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "prop_io\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"prop_io\[13\]\" is moved to its source" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1496209362397 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1496209362397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hub.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 214 -1 0 } } { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 213 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1496209362476 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1496209362477 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[7\] ic_74HC165D:sreg\|shift_reg\[7\]~_emulated ic_74HC165D:sreg\|shift_reg\[7\]~1 " "Register \"ic_74HC165D:sreg\|shift_reg\[7\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[7\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[7\]~1\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[6\] ic_74HC165D:sreg\|shift_reg\[6\]~_emulated ic_74HC165D:sreg\|shift_reg\[6\]~5 " "Register \"ic_74HC165D:sreg\|shift_reg\[6\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[6\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[6\]~5\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[5\] ic_74HC165D:sreg\|shift_reg\[5\]~_emulated ic_74HC165D:sreg\|shift_reg\[5\]~9 " "Register \"ic_74HC165D:sreg\|shift_reg\[5\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[5\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[5\]~9\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[4\] ic_74HC165D:sreg\|shift_reg\[4\]~_emulated ic_74HC165D:sreg\|shift_reg\[4\]~13 " "Register \"ic_74HC165D:sreg\|shift_reg\[4\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[4\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[4\]~13\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[3\] ic_74HC165D:sreg\|shift_reg\[3\]~_emulated ic_74HC165D:sreg\|shift_reg\[3\]~17 " "Register \"ic_74HC165D:sreg\|shift_reg\[3\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[3\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[3\]~17\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[2\] ic_74HC165D:sreg\|shift_reg\[2\]~_emulated ic_74HC165D:sreg\|shift_reg\[2\]~21 " "Register \"ic_74HC165D:sreg\|shift_reg\[2\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[2\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[2\]~21\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[1\] ic_74HC165D:sreg\|shift_reg\[1\]~_emulated ic_74HC165D:sreg\|shift_reg\[1\]~25 " "Register \"ic_74HC165D:sreg\|shift_reg\[1\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[1\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[1\]~25\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[0\] ic_74HC165D:sreg\|shift_reg\[0\]~_emulated ic_74HC165D:sreg\|shift_reg\[0\]~29 " "Register \"ic_74HC165D:sreg\|shift_reg\[0\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[0\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[0\]~29\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209362479 "|top|ic_74HC165D:sreg|shift_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1496209362479 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "prop_io\[12\]~synth " "Node \"prop_io\[12\]~synth\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209371284 ""} { "Warning" "WMLS_MLS_NODE_NAME" "prop_io\[13\]~synth " "Node \"prop_io\[13\]~synth\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209371284 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1496209371284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496209371945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.map.smsg " "Generated suppressed messages file G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496209391792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496209392630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209392630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16723 " "Implemented 16723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496209393459 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496209393459 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496209393459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16346 " "Implemented 16346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496209393459 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496209393459 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1496209393459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496209393459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496209393509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 00:43:13 2017 " "Processing ended: Wed May 31 00:43:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496209393509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496209393509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496209393509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496209393509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496209395389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496209395397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 00:43:15 2017 " "Processing started: Wed May 31 00:43:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496209395397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496209395397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496209395397 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496209395473 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1496209395473 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1496209395474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1496209395670 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496209395769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496209395824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496209395824 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll\|altpll_ejp:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll\|altpll_ejp:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1563 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1496209395872 ""}  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1563 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496209395872 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496209396090 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496209396094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209396235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209396235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209396235 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496209396235 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31916 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209396262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31918 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209396262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31920 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209396262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31922 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209396262 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496209396262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496209396271 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496209396614 ""}
{ "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "sreg_io\[0\] A8 " "Cannot place output or bidirectional pin sreg_io\[0\] in input pin location A8" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[0] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[0\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Fitter" 0 -1 1496209397255 ""}
{ "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "sreg_io\[2\] B8 " "Cannot place output or bidirectional pin sreg_io\[2\] in input pin location B8" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[2] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[2\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Fitter" 0 -1 1496209397255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209397257 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1496209403920 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone IV E " "46 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[0\] 3.3-V LVCMOS J14 " "Pin prop_io\[0\] uses I/O standard 3.3-V LVCMOS at J14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[0] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[0\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 77 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[1\] 3.3-V LVCMOS J13 " "Pin prop_io\[1\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[1] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[1\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[2\] 3.3-V LVCMOS K15 " "Pin prop_io\[2\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[2] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[2\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[3\] 3.3-V LVCMOS J16 " "Pin prop_io\[3\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[3] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[3\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[4\] 3.3-V LVCMOS L13 " "Pin prop_io\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[4] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[4\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[5\] 3.3-V LVCMOS M10 " "Pin prop_io\[5\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[5] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[5\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[6\] 3.3-V LVCMOS N14 " "Pin prop_io\[6\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[6] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[6\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[7\] 3.3-V LVCMOS L14 " "Pin prop_io\[7\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[7] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[7\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[8\] 3.3-V LVCMOS P14 " "Pin prop_io\[8\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[8] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[8\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[9\] 3.3-V LVCMOS N15 " "Pin prop_io\[9\] uses I/O standard 3.3-V LVCMOS at N15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[9] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[9\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[10\] 3.3-V LVCMOS N16 " "Pin prop_io\[10\] uses I/O standard 3.3-V LVCMOS at N16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[10] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[10\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[11\] 3.3-V LVCMOS R14 " "Pin prop_io\[11\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[11] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[11\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[12\] 3.3-V LVCMOS P16 " "Pin prop_io\[12\] uses I/O standard 3.3-V LVCMOS at P16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[13\] 3.3-V LVCMOS P15 " "Pin prop_io\[13\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[14\] 3.3-V LVCMOS L15 " "Pin prop_io\[14\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[14] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[14\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[15\] 3.3-V LVCMOS R16 " "Pin prop_io\[15\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[15] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[15\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[16\] 3.3-V LVCMOS K16 " "Pin prop_io\[16\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[16] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[16\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[17\] 3.3-V LVCMOS L16 " "Pin prop_io\[17\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[17] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[17\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[18\] 3.3-V LVCMOS N11 " "Pin prop_io\[18\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[18] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[18\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[19\] 3.3-V LVCMOS N9 " "Pin prop_io\[19\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[19] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[19\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[20\] 3.3-V LVCMOS P9 " "Pin prop_io\[20\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[20] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[20\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[21\] 3.3-V LVCMOS N12 " "Pin prop_io\[21\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[21] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[21\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[22\] 3.3-V LVCMOS R10 " "Pin prop_io\[22\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[22] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[22\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[23\] 3.3-V LVCMOS P11 " "Pin prop_io\[23\] uses I/O standard 3.3-V LVCMOS at P11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[23] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[23\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[24\] 3.3-V LVCMOS R11 " "Pin prop_io\[24\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[24] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[24\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[25\] 3.3-V LVCMOS T10 " "Pin prop_io\[25\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[25] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[25\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[26\] 3.3-V LVCMOS T11 " "Pin prop_io\[26\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[26] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[26\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[27\] 3.3-V LVCMOS R12 " "Pin prop_io\[27\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[27] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[27\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[28\] 3.3-V LVCMOS T12 " "Pin prop_io\[28\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[28] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[28\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[29\] 3.3-V LVCMOS R13 " "Pin prop_io\[29\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[29] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[29\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[30\] 3.3-V LVCMOS B11 " "Pin prop_io\[30\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[30] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[30\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[31\] 3.3-V LVCMOS E10 " "Pin prop_io\[31\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[31] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[31\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[1\] 3.3-V LVCMOS D3 " "Pin sreg_io\[1\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[1] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[1\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[3\] 3.3-V LVCMOS C3 " "Pin sreg_io\[3\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[3] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[3\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[4\] 3.3-V LVCMOS A2 " "Pin sreg_io\[4\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[4] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[4\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[5\] 3.3-V LVCMOS A3 " "Pin sreg_io\[5\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[5] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[5\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[6\] 3.3-V LVCMOS B3 " "Pin sreg_io\[6\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[6] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[6\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[7\] 3.3-V LVCMOS B4 " "Pin sreg_io\[7\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[7] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[7\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[8\] 3.3-V LVCMOS A4 " "Pin sreg_io\[8\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[8] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[8\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[9\] 3.3-V LVCMOS B5 " "Pin sreg_io\[9\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[9] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[9\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[10\] 3.3-V LVCMOS A5 " "Pin sreg_io\[10\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[10] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[10\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[11\] 3.3-V LVCMOS D5 " "Pin sreg_io\[11\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[11] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[11\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[12\] 3.3-V LVCMOS B6 " "Pin sreg_io\[12\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 121 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sreg_io\[13\] 3.3-V LVCMOS A6 " "Pin sreg_io\[13\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 122 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inp_resn 3.3-V LVCMOS D9 " "Pin inp_resn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { inp_resn } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_resn" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 14 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 132 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVCMOS R8 " "Pin clock_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 131 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209403954 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1496209403954 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "prop_io\[12\] a permanently enabled " "Pin prop_io\[12\] has a permanently enabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "prop_io\[13\] a permanently enabled " "Pin prop_io\[13\] has a permanently enabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[0\] a permanently disabled " "Pin sreg_io\[0\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[0] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[0\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[1\] a permanently disabled " "Pin sreg_io\[1\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[1] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[1\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[2\] a permanently disabled " "Pin sreg_io\[2\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[2] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[2\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[3\] a permanently disabled " "Pin sreg_io\[3\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[3] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[3\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[4\] a permanently disabled " "Pin sreg_io\[4\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[4] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[4\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[5\] a permanently disabled " "Pin sreg_io\[5\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[5] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[5\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[6\] a permanently disabled " "Pin sreg_io\[6\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[6] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[6\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[7\] a permanently disabled " "Pin sreg_io\[7\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[7] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[7\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[8\] a permanently disabled " "Pin sreg_io\[8\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[8] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[8\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[9\] a permanently disabled " "Pin sreg_io\[9\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[9] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[9\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[10\] a permanently disabled " "Pin sreg_io\[10\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[10] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[10\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[11\] a permanently disabled " "Pin sreg_io\[11\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[11] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[11\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[12\] a permanently disabled " "Pin sreg_io\[12\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 121 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sreg_io\[13\] a permanently disabled " "Pin sreg_io\[13\] has a permanently disabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 122 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209403956 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1496209403956 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sreg_io\[0\] VCC " "Pin sreg_io\[0\] has VCC driving its datain port" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[0] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[0\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1496209403957 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sreg_io\[2\] VCC " "Pin sreg_io\[2\] has VCC driving its datain port" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { sreg_io[2] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sreg_io\[2\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1496209403957 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1496209403957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.fit.smsg " "Generated suppressed messages file G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496209404478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496209404781 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 31 00:43:24 2017 " "Processing ended: Wed May 31 00:43:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496209404781 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496209404781 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496209404781 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496209404781 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 69 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 69 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496209405456 ""}
