// Seed: 112039563
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri1 id_3
);
  assign module_1.id_15 = 0;
  tri   id_5 = id_5;
  wor   id_6 = 1 ? 1 + id_5 : 1;
  uwire id_7 = id_5;
  wire  id_8;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input wor id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wand id_17,
    inout tri0 id_18,
    input uwire id_19,
    input wand id_20,
    output wand id_21,
    input tri id_22,
    output tri1 id_23,
    input supply0 id_24,
    input tri1 id_25,
    input wor id_26,
    output wire id_27
);
  always id_0 <= #1 1;
  and primCall (
      id_1,
      id_18,
      id_4,
      id_7,
      id_14,
      id_6,
      id_5,
      id_19,
      id_24,
      id_16,
      id_8,
      id_2,
      id_22,
      id_25,
      id_15,
      id_10,
      id_20,
      id_26,
      id_17,
      id_11
  );
  module_0 modCall_1 (
      id_3,
      id_27,
      id_16,
      id_1
  );
endmodule
