#!/usr/bin/env python3
"""Round 5: correction of OpenSTA's clock-network activity for a design whose root clock is switched off most of the time
(front end: oscillator enabled for a few per cent of the time). OpenSTA 2.6.0 gives every pin of the clock network between the
clock port and the first clock-gate cell the activity of the clock definition (2 per period) and ignores the annotation there;
downstream of a clock gate the annotated activity is used (checked per instance on bmi_snn_sp: gated clock buffers 0.41 of the
full-rate power for a measured 0.39 activity ratio). This script walks the root network of one clock port in the routed netlist
(through buffers and inverters, stopping at clock-gate cells and flip-flop clock pins), and scales the clock-driven dynamic power
of those cells by the measured duty of the root clock: P = P_A - (1 - d) * P_dyn,B where A is the annotated run and B a run with
all data activities zero (env GLOBAL_ZERO=1 GLOBAL_ZERO_DUTY=0 in power/power_vcd_sta.tcl; for buffers P_dyn,B = P_dyn,A).
Usage: root_clock_correction.py <netlist.v> <clock_port> <duty> <by_instance_A.rpt> <by_instance_B.rpt> [--icg dlclkp] [-o out.json]
Prints the corrected group totals (Sequential, Combinational, Clock, Macro by cell type; leakage unchanged)."""
import re, sys, json, argparse, collections
ap = argparse.ArgumentParser(); ap.add_argument("netlist"); ap.add_argument("clock_port"); ap.add_argument("duty", type=float); ap.add_argument("rptA"); ap.add_argument("rptB")
ap.add_argument("--icg", default="dlclkp,ICGx,icgt,lgcp,CLKGATE"); ap.add_argument("--buf", default="clkbuf,clkinv,buf,inv,BUF,INV,CKBUF,CKINV"); ap.add_argument("-o", default=None)
a = ap.parse_args()
nl = open(a.netlist, errors="ignore").read()
inst = {}
for m in re.finditer(r"^\s*([A-Za-z_][\w$]*)\s+(\\?\S+)\s*\((.*?)\);", nl, flags=re.S | re.M):
    if m.group(1) in ("module", "wire", "input", "output", "assign", "reg", "endmodule", "supply0", "supply1"): continue
    pins = dict(re.findall(r"\.(\w+)\(\s*([^()]*?)\s*\)", m.group(3)))
    inst[m.group(2).lstrip("\\")] = (m.group(1), pins)
sinks = collections.defaultdict(list)
OUTP = ("X", "Y", "Q", "Q_N", "GCLK", "Z", "ZN", "QN", "ECK")
for n, (t, p) in inst.items():
    for pin, net in p.items():
        if pin not in OUTP: sinks[net].append((n, pin))
icgs = [x for x in a.icg.split(",") if x]; bufs = [x for x in a.buf.split(",") if x]
root = {}                                    # instance -> kind (buf | icg | flop)
todo = [a.clock_port]; seen = set()
while todo:
    net = todo.pop()
    if net in seen: continue
    seen.add(net)
    for n, pin in sinks[net]:
        t = inst[n][0]
        if any(k in t for k in icgs): root[n] = "icg"                                  # clock-gate: its clock pin is root, its output is not
        elif any(k in t for k in bufs) and len([q for q in inst[n][1] if q not in OUTP and q not in ("VGND", "VPWR", "VNB", "VPB")]) == 1:
            root[n] = "buf"; out = next((inst[n][1][q] for q in OUTP if q in inst[n][1]), None)
            if out: todo.append(out)
        else: root[n] = "flop"                                                          # register (or other cell) clocked from the root network
def rpt(path):
    d = {}
    for line in open(path, errors="ignore"):
        f = line.split()
        if len(f) >= 5:
            try: d[f[4].lstrip("\\")] = (float(f[0]), float(f[1]), float(f[2]), float(f[3]))
            except ValueError: pass
    return d
A = rpt(a.rptA); B = rpt(a.rptB)
SEQ = ("dfxtp", "dfrtp", "dfstp", "dfbbn", "dfbbp", "dfxbp", "dfrbp", "dfsbp", "sdf", "dlxtp", "dlxtn", "dlrtp", "dlrbp", "dlxbp", "edfxtp", "edfxbp", "DFF", "DHL", "DLL", "SDF", "dff", "latch", "lat")
CLKC = ("clkbuf", "clkinv", "clkdly", "dlclkp", "sdlclkp", "ICGx", "CKBUF", "CKINV", "icgt", "lgcp", "CLKGATE", "CLKBUF", "CLKINV")
def group(t):
    if any(k in t for k in CLKC): return "Clock"
    if any(k in t for k in SEQ): return "Sequential"
    return "Combinational"
tot = collections.defaultdict(lambda: [0.0, 0.0, 0.0, 0.0]); corr = collections.defaultdict(lambda: [0.0, 0.0, 0.0, 0.0]); nroot = collections.Counter(); removed = 0.0
for n, (i, s, l, t_) in A.items():
    t = inst.get(n, ("?",))[0]; g = group(t)
    for k, v in enumerate((i, s, l, t_)): tot[g][k] += v
    ci, cs = i, s
    if n in root:
        nroot[root[n]] += 1; b = B.get(n)
        if b:
            di, ds = b[0], b[1]                                           # clock-driven dynamic power at the full clock rate
            ci = i - (1 - a.duty) * min(di, i); cs = s - (1 - a.duty) * min(ds, s)
            removed += (1 - a.duty) * (min(di, i) + min(ds, s))
    for k, v in enumerate((ci, cs, l, ci + cs + l)): corr[g][k] += v
res = {"duty": a.duty, "root_cells": dict(nroot), "removed_W": removed, "reported": {g: dict(zip(("internal", "switching", "leakage", "total"), v)) for g, v in tot.items()},
       "corrected": {g: dict(zip(("internal", "switching", "leakage", "total"), v)) for g, v in corr.items()}}
for k in ("reported", "corrected"):
    res[k]["Total"] = {q: sum(res[k][g][q] for g in res[k] if g != "Total") for q in ("internal", "switching", "leakage", "total")}
print(f"root network of {a.clock_port}: {dict(nroot)}; duty {a.duty:.4f}; removed {removed*1e6:.4f} uW")
for g in ("Sequential", "Combinational", "Clock", "Total"):
    r = res["reported"].get(g, {}).get("total", 0); c = res["corrected"].get(g, {}).get("total", 0)
    print(f"  {g:14s} reported {r*1e6:10.4f} uW  corrected {c*1e6:10.4f} uW")
if a.o: json.dump(res, open(a.o, "w"), indent=1)
