Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Sep  1 23:17:07 2016
| Host              : jupiter running 64-bit Ubuntu 14.04.3 LTS
| Command           : report_timing_summary -file ./outputs/post_route_timing_summary.rpt
| Design            : demo_top
| Device            : 7v2000t-flg1925
| Speed File        : -2  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rgbdata_en_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/data/up_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/uart_rxd_inst/rxd_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/uart_rxd_inst/rxd_state_reg[1]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/start/up_clk_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/stop/up_clk_reg/C (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/stopBit_reg/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: uart/uart_txd_inst/a/out_clk_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h1/fpga_h_sync_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 643 pins that are not constrained for maximum delay. (HIGH)

 There are 3 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.732        0.000                      0               560107        0.035        0.000                      0               560107        0.000        0.000                       0                229844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_p        {0.000 50.000}       100.000         10.000          
  clk_out1_dcm0  {0.000 6.250}        12.500          80.000          
  clk_out2_dcm0  {0.000 100.000}      200.000         5.000           
  clk_out3_dcm0  {0.000 20.000}       40.000          25.000          
  clk_out4_dcm0  {0.000 100.000}      200.000         5.000           
  clkfbout_dcm0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                          0.000        0.000                       0                     1  
  clk_out1_dcm0        0.732        0.000                      0               559044        0.035        0.000                      0               559044        5.608        0.000                       0                229148  
  clk_out2_dcm0      186.787        0.000                      0                    8        0.673        0.000                      0                    8       13.360        0.000                       0                   166  
  clk_out3_dcm0       31.597        0.000                      0                  479        0.138        0.000                      0                  479       19.600        0.000                       0                   367  
  clk_out4_dcm0      196.921        0.000                      0                  326        0.108        0.000                      0                  326       13.360        0.000                       0                   159  
  clkfbout_dcm0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_dcm0  clk_out1_dcm0        7.685        0.000                      0                   91        0.093        0.000                      0                   91  
clk_out1_dcm0  clk_out2_dcm0        7.910        0.000                      0                  160        0.094        0.000                      0                  160  
clk_out2_dcm0  clk_out3_dcm0       33.757        0.000                      0                   94        0.109        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform:           { 0 50 }
Period:             100.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual   Slack   Location         Pin                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     100.000  98.929  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 inst0/nnt/nn3/lcal0/tmp_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inst0/nnt/nn3/inst2048/m0/sum_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_dcm0 rise@12.500ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 0.223ns (2.017%)  route 10.832ns (97.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 11.230 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.348ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.693ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.885    -1.608    inst0/nnt/nn3/lcal0/fast_clk
    SLR Crossing[1->2]
    SLICE_X379Y409                                                    r  inst0/nnt/nn3/lcal0/tmp_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X379Y409       FDCE (Prop_fdce_C_Q)         0.223    -1.385 r  inst0/nnt/nn3/lcal0/tmp_reg[31]_rep/Q
                         net (fo=6203, routed)       10.832     9.447    inst0/nnt/nn3/inst2048/m0/I3
    SLICE_X294Y417       FDRE                                         r  inst0/nnt/nn3/inst2048/m0/sum_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                     12.500    12.500 r  
    AE40                                              0.000    12.500 r  sys_clk_p
                         net (fo=0)                   0.000    12.500    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    13.311 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.297    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     7.869 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.629    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083     9.712 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.518    11.230    inst0/nnt/nn3/inst2048/m0/fast_clk
    SLR Crossing[1->2]
    SLICE_X294Y417                                                    r  inst0/nnt/nn3/inst2048/m0/sum_reg_reg[3]/C
                         clock pessimism             -0.525    10.705    
                         clock uncertainty           -0.348    10.356    
    SLICE_X294Y417       FDRE (Setup_fdre_C_CE)      -0.178    10.178    inst0/nnt/nn3/inst2048/m0/sum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst0/nnt/nn1/inst3269/pl2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inst0/nnt/nn1/inst3269/a1/prev_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.494%)  route 0.116ns (47.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.140ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.025    -0.140    inst0/nnt/nn1/inst3269/fast_clk
    SLR Crossing[1->2]
    SLICE_X3Y400                                                      r  inst0/nnt/nn1/inst3269/pl2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y400         FDRE (Prop_fdre_C_Q)         0.100    -0.040 r  inst0/nnt/nn1/inst3269/pl2_reg/Q
                         net (fo=2, routed)           0.116     0.075    inst0/nnt/nn1/inst3269/a0/pl2
    SLICE_X2Y399         LUT5 (Prop_lut5_I0_O)        0.028     0.103 r  inst0/nnt/nn1/inst3269/a0/prev_cout_i_1__2154/O
                         net (fo=1, routed)           0.000     0.103    inst0/nnt/nn1/inst3269/a1/I1
    SLICE_X2Y399         FDCE                                         r  inst0/nnt/nn1/inst3269/a1/prev_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.199    -0.205    inst0/nnt/nn1/inst3269/a1/fast_clk
    SLR Crossing[1->2]
    SLICE_X2Y399                                                      r  inst0/nnt/nn1/inst3269/a1/prev_cout_reg/C
                         clock pessimism              0.187    -0.018    
    SLICE_X2Y399         FDCE (Hold_fdce_C_D)         0.087     0.069    inst0/nnt/nn1/inst3269/a1/prev_cout_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm0
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                      
Min Period        n/a     BUFG/I              n/a            1.408     12.500  11.091   BUFGCTRL_X0Y33   dcm0/inst/clkout1_buf/I                                                                  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   12.500  200.860  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT0                                                          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     6.250   5.608    SLICE_X78Y340    inst0/nnt/nn0/inst1020/tmp_reg[14]_srl15/CLK                                             
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     6.250   5.608    SLICE_X50Y311    inst0/nnt/nn0/inst1/m1/sum_reg_reg[3]_srl2___inst0_nnt_nn0_inst1_m1_sum_reg_reg_r_0/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm0
  To Clock:  clk_out2_dcm0

Setup :            0  Failing Endpoints,  Worst Slack      186.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             186.787ns  (required time - arrival time)
  Source:                 inst0/detect_num5_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/max_10/detectNum_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_dcm0 rise@200.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        12.406ns  (logic 1.790ns (14.429%)  route 10.616ns (85.571%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.178ns = ( 198.822 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.788    -1.705    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X12Y303                                                     r  inst0/detect_num5_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y303        FDRE (Prop_fdre_C_Q)         0.223    -1.482 r  inst0/detect_num5_reg2_reg[6]/Q
                         net (fo=20, routed)          2.417     0.935    inst0/max_10/I6[6]
    SLICE_X6Y309         LUT4 (Prop_lut4_I0_O)        0.043     0.978 r  inst0/max_10/detectNum[3]_i_552/O
                         net (fo=1, routed)           0.000     0.978    inst0/max_10/n_0_detectNum[3]_i_552
    SLICE_X6Y309         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.158 r  inst0/max_10/detectNum_reg[3]_i_457/CO[3]
                         net (fo=1, routed)           0.000     1.158    inst0/max_10/n_0_detectNum_reg[3]_i_457
    SLICE_X6Y310         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.212 r  inst0/max_10/detectNum_reg[3]_i_295/CO[3]
                         net (fo=56, routed)          1.206     2.417    inst0/max_10/imax56/out1
    SLICE_X8Y308         LUT3 (Prop_lut3_I1_O)        0.043     2.460 r  inst0/max_10/detectNum[1]_i_260/O
                         net (fo=4, routed)           0.516     2.976    inst0/max_10/max56[7]
    SLICE_X3Y309         LUT6 (Prop_lut6_I5_O)        0.043     3.019 r  inst0/max_10/detectNum[3]_i_556/O
                         net (fo=1, routed)           0.385     3.404    inst0/max_10/n_0_detectNum[3]_i_556
    SLICE_X4Y309         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     3.597 r  inst0/max_10/detectNum_reg[3]_i_466/CO[3]
                         net (fo=1, routed)           0.000     3.597    inst0/max_10/n_0_detectNum_reg[3]_i_466
    SLICE_X4Y310         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.651 r  inst0/max_10/detectNum_reg[3]_i_296/CO[3]
                         net (fo=16, routed)          1.386     5.037    inst0/max_10/imax567/out1
    SLICE_X8Y308         LUT5 (Prop_lut5_I3_O)        0.051     5.088 r  inst0/max_10/detectNum[3]_i_287/O
                         net (fo=7, routed)           0.631     5.718    inst0/max_10/max567[7]
    SLICE_X13Y308        LUT6 (Prop_lut6_I5_O)        0.136     5.854 r  inst0/max_10/detectNum[3]_i_572/O
                         net (fo=1, routed)           0.288     6.142    inst0/max_10/n_0_detectNum[3]_i_572
    SLICE_X13Y309        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.332 r  inst0/max_10/detectNum_reg[3]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.332    inst0/max_10/n_0_detectNum_reg[3]_i_504
    SLICE_X13Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.385 r  inst0/max_10/detectNum_reg[3]_i_384/CO[3]
                         net (fo=16, routed)          0.839     7.224    inst0/max_10/imaxhh/out1
    SLICE_X14Y312        LUT5 (Prop_lut5_I1_O)        0.043     7.267 r  inst0/max_10/detectNum[3]_i_383/O
                         net (fo=10, routed)          0.698     7.965    inst0/max_10/highHalf[0]
    SLICE_X12Y317        LUT4 (Prop_lut4_I3_O)        0.043     8.008 r  inst0/max_10/detectNum[3]_i_324/O
                         net (fo=1, routed)           0.000     8.008    inst0/max_10/n_0_detectNum[3]_i_324
    SLICE_X12Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.267 r  inst0/max_10/detectNum_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.267    inst0/max_10/n_0_detectNum_reg[3]_i_143
    SLICE_X12Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.320 r  inst0/max_10/detectNum_reg[3]_i_44/CO[3]
                         net (fo=3, routed)           0.682     9.003    inst0/max_10/out330_in
    SLICE_X15Y316        LUT3 (Prop_lut3_I0_O)        0.043     9.046 r  inst0/max_10/detectNum[3]_i_9/O
                         net (fo=4, routed)           0.724     9.770    inst0/max_10/n_0_detectNum[3]_i_9
    SLICE_X16Y313        LUT5 (Prop_lut5_I4_O)        0.043     9.813 r  inst0/max_10/detectNum[3]_i_3/O
                         net (fo=1, routed)           0.448    10.261    inst0/max_10/n_0_detectNum[3]_i_3
    SLICE_X13Y313        LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  inst0/max_10/detectNum[3]_i_1/O
                         net (fo=4, routed)           0.397    10.701    inst0/max_10/n_0_detectNum[3]_i_1
    SLICE_X16Y313        FDRE                                         r  inst0/max_10/detectNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                    200.000   200.000 r  
    AE40                                              0.000   200.000 r  sys_clk_p
                         net (fo=0)                   0.000   200.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   200.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.428   195.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   197.129    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083   197.212 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.610   198.822    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X16Y313                                                     r  inst0/max_10/detectNum_reg[2]/C
                         clock pessimism             -0.586   198.236    
                         clock uncertainty           -0.547   197.689    
    SLICE_X16Y313        FDRE (Setup_fdre_C_CE)      -0.201   197.488    inst0/max_10/detectNum_reg[2]
  -------------------------------------------------------------------
                         required time                        197.488    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                186.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 inst0/detect_num1_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/max_10/detectNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm0 rise@0.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.253ns (33.650%)  route 0.499ns (66.350%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         0.867    -0.298    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X18Y321                                                     r  inst0/detect_num1_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y321        FDRE (Prop_fdre_C_Q)         0.118    -0.180 r  inst0/detect_num1_reg2_reg[12]/Q
                         net (fo=21, routed)          0.187     0.007    inst0/max_10/I10[12]
    SLICE_X18Y319        LUT5 (Prop_lut5_I1_O)        0.028     0.035 r  inst0/max_10/detectNum[3]_i_62/O
                         net (fo=1, routed)           0.000     0.035    inst0/max_10/n_0_detectNum[3]_i_62
    SLICE_X18Y319        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     0.114 f  inst0/max_10/detectNum_reg[3]_i_11/CO[3]
                         net (fo=5, routed)           0.311     0.425    inst0/max_10/out332_in
    SLICE_X16Y313        LUT6 (Prop_lut6_I3_O)        0.028     0.453 r  inst0/max_10/detectNum[3]_i_2/O
                         net (fo=1, routed)           0.000     0.453    inst0/max_10/n_0_detectNum[3]_i_2
    SLICE_X16Y313        FDRE                                         r  inst0/max_10/detectNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.101    -0.303    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X16Y313                                                     r  inst0/max_10/detectNum_reg[3]/C
                         clock pessimism              0.024    -0.279    
    SLICE_X16Y313        FDRE (Hold_fdre_C_D)         0.060    -0.219    inst0/max_10/detectNum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.673    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dcm0
Waveform:           { 0 100 }
Period:             200.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                               
Min Period        n/a     BUFG/I              n/a            1.408     200.000  198.591  BUFGCTRL_X0Y34   dcm0/inst/clkout2_buf/I           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   200.000  13.360   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT1   
Low Pulse Width   Fast    FDRE/C              n/a            0.400     100.000  99.600   SLICE_X18Y321    inst0/detect_num1_reg2_reg[13]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.350     100.000  99.650   SLICE_X18Y321    inst0/detect_num0_reg2_reg[11]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dcm0
  To Clock:  clk_out3_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       31.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 DN/col_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DN/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_dcm0 rise@40.000ns - clk_out3_dcm0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 1.531ns (19.195%)  route 6.445ns (80.805%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.188ns = ( 38.812 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.823ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.767    -1.726    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X42Y318                                                     r  DN/col_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y318        FDRE (Prop_fdre_C_Q)         0.259    -1.467 f  DN/col_reg[18]/Q
                         net (fo=23, routed)          0.533    -0.934    DN/col_reg[18]
    SLICE_X47Y312        LUT1 (Prop_lut1_I0_O)        0.043    -0.891 r  DN/col[7]_i_44/O
                         net (fo=21, routed)          1.972     1.080    DN/n_0_col[7]_i_44
    SLICE_X38Y304        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     1.306 r  DN/data_out_reg[11]_i_901/CO[3]
                         net (fo=1, routed)           0.000     1.306    DN/n_0_data_out_reg[11]_i_901
    SLICE_X38Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  DN/data_out_reg[11]_i_900/CO[3]
                         net (fo=1, routed)           0.000     1.360    DN/n_0_data_out_reg[11]_i_900
    SLICE_X38Y306        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.525 f  DN/data_out_reg[11]_i_576/O[1]
                         net (fo=2, routed)           0.681     2.206    DN/n_6_data_out_reg[11]_i_576
    SLICE_X39Y311        LUT2 (Prop_lut2_I1_O)        0.125     2.331 r  DN/data_out[11]_i_300/O
                         net (fo=1, routed)           0.000     2.331    DN/n_0_data_out[11]_i_300
    SLICE_X39Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.590 f  DN/data_out_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.578     3.168    DN/data_out219_in
    SLICE_X43Y311        LUT2 (Prop_lut2_I1_O)        0.043     3.211 f  DN/data_out[11]_i_52/O
                         net (fo=5, routed)           0.526     3.737    DN/data_out121_out
    SLICE_X46Y308        LUT3 (Prop_lut3_I2_O)        0.051     3.788 r  DN/data_out[10]_i_60/O
                         net (fo=1, routed)           0.191     3.979    DN/n_0_data_out[10]_i_60
    SLICE_X46Y309        LUT6 (Prop_lut6_I4_O)        0.134     4.113 f  DN/xlnx_opt_LUT_data_out[10]_i_7_2/O
                         net (fo=1, routed)           0.524     4.638    DN/xlnx_opt_n_0_data_out[10]_i_7
    SLICE_X44Y309        LUT6 (Prop_lut6_I5_O)        0.043     4.681 r  DN/xlnx_opt_LUT_data_out[10]_i_7_3/O
                         net (fo=2, routed)           0.326     5.007    DN/g9/I9
    SLICE_X44Y308        LUT6 (Prop_lut6_I1_O)        0.043     5.050 r  DN/g9/xlnx_opt_LUT_data_out[6]_i_2_1/O
                         net (fo=1, routed)           0.512     5.563    DN/g9/xlnx_opt_n_0_data_out[6]_i_2
    SLICE_X46Y308        LUT6 (Prop_lut6_I5_O)        0.043     5.606 r  DN/g9/xlnx_opt_LUT_data_out[6]_i_2_2/O
                         net (fo=3, routed)           0.601     6.207    DN/g9/n_0_data_out[6]_i_2
    SLICE_X47Y310        LUT4 (Prop_lut4_I0_O)        0.043     6.250 r  DN/g9/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.250    DN/n_2_g9
    SLICE_X47Y310        FDCE                                         r  DN/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                     40.000    40.000 r  
    AE40                                              0.000    40.000 r  sys_clk_p
                         net (fo=0)                   0.000    40.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    40.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.428    35.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    37.129    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083    37.212 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.600    38.812    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X47Y310                                                     r  DN/data_out_reg[4]/C
                         clock pessimism             -0.586    38.226    
                         clock uncertainty           -0.413    37.813    
    SLICE_X47Y310        FDCE (Setup_fdce_C_D)        0.034    37.847    DN/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         37.847    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                 31.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dcm0 rise@0.000ns - clk_out3_dcm0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.384%)  route 0.081ns (38.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         0.828    -0.337    lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X60Y303                                                     r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y303        FDCE (Prop_fdce_C_Q)         0.100    -0.237 r  Y_reg[7]/Q
                         net (fo=5, routed)           0.081    -0.157    n_0_Y_reg[7]
    SLICE_X61Y303        LUT5 (Prop_lut5_I2_O)        0.028    -0.129 r  Y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    n_0_Y[9]_i_2
    SLICE_X61Y303        FDCE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.056    -0.348    lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X61Y303                                                     r  Y_reg[9]/C
                         clock pessimism              0.022    -0.326    
    SLICE_X61Y303        FDCE (Hold_fdce_C_D)         0.060    -0.266    Y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_dcm0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                        
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     40.000  38.161   RAMB18_X0Y126    DN/string_ram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT2                                                                                                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     20.000  19.600   SLICE_X22Y315    DN/detect_num0_reg[4]/C                                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.350     20.000  19.650   SLICE_X17Y315    DN/detect_num0_reg[7]/C                                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_dcm0
  To Clock:  clk_out4_dcm0

Setup :            0  Failing Endpoints,  Worst Slack      196.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.921ns  (required time - arrival time)
  Source:                 bs0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bs0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_dcm0 rise@200.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.266ns (10.371%)  route 2.299ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 198.741 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.699    -1.794    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X57Y313                                                     r  bs0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y313        FDCE (Prop_fdce_C_Q)         0.223    -1.571 r  bs0/counter_reg[0]/Q
                         net (fo=4, routed)           2.299     0.728    bs0/counter[0]
    SLICE_X57Y313        LUT3 (Prop_lut3_I2_O)        0.043     0.771 r  bs0/counter[2]_i_1__2023/O
                         net (fo=1, routed)           0.000     0.771    bs0/n_0_counter[2]_i_1__2023
    SLICE_X57Y313        FDCE                                         r  bs0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_dcm0 rise edge)
                                                    200.000   200.000 r  
    AE40                                              0.000   200.000 r  sys_clk_p
                         net (fo=0)                   0.000   200.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   200.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.428   195.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760   197.129    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083   197.212 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.529   198.741    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X57Y313                                                     r  bs0/counter_reg[2]/C
                         clock pessimism             -0.535   198.206    
                         clock uncertainty           -0.547   197.659    
    SLICE_X57Y313        FDCE (Setup_fdce_C_D)        0.033   197.692    bs0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        197.692    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                196.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bs1/data_buf_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bs1/data_out_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_dcm0 rise@0.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.886%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         0.826    -0.339    bs1/clk10
    SLR Crossing[1->2]
    SLICE_X56Y310                                                     r  bs1/data_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y310        FDCE (Prop_fdce_C_Q)         0.100    -0.239 r  bs1/data_buf_reg[6]/Q
                         net (fo=1, routed)           0.052    -0.188    bs1/p_0_in[22]
    SLICE_X57Y310        FDRE                                         r  bs1/data_out_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.054    -0.350    bs1/clk10
    SLR Crossing[1->2]
    SLICE_X57Y310                                                     r  bs1/data_out_reg_reg[22]/C
                         clock pessimism              0.022    -0.328    
    SLICE_X57Y310        FDRE (Hold_fdre_C_D)         0.033    -0.295    bs1/data_out_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_dcm0
Waveform:           { 0 100 }
Period:             200.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                                                             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     200.000  198.161  RAMB18_X1Y122    ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   200.000  13.360   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT3                                                                                                                                 
Low Pulse Width   Slow    FDPE/C              n/a            0.400     100.000  99.600   SLICE_X57Y309    blk_x_reg[3]/C                                                                                                                                                  
High Pulse Width  Slow    FDPE/C              n/a            0.350     100.000  99.650   SLICE_X57Y309    blk_x_reg[2]/C                                                                                                                                                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm0
  To Clock:  clkfbout_dcm0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack   Location         Pin                              
Min Period  n/a     BUFG/I              n/a            1.408     100.000  98.591  BUFGCTRL_X0Y36   dcm0/inst/clkf_buf/I             
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKFBIN  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        7.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 bs0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/nnt/p2s0/data_in_valid_save_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_dcm0 rise@12.500ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.277ns (7.420%)  route 3.456ns (92.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 11.241 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.699    -1.794    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X57Y313                                                     r  bs0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y313        FDCE (Prop_fdce_C_Q)         0.223    -1.571 r  bs0/counter_reg[0]/Q
                         net (fo=4, routed)           2.299     0.728    bs0/counter[0]
    SLICE_X57Y313        LUT5 (Prop_lut5_I2_O)        0.054     0.782 r  bs0/data_in_valid_save_i_1__531/O
                         net (fo=1, routed)           1.157     1.939    inst0/nnt/p2s0/I3
    SLICE_X56Y313        FDCE                                         r  inst0/nnt/p2s0/data_in_valid_save_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                     12.500    12.500 r  
    AE40                                              0.000    12.500 r  sys_clk_p
                         net (fo=0)                   0.000    12.500    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    13.311 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.297    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     7.869 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.629    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083     9.712 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.529    11.241    inst0/nnt/p2s0/fast_clk
    SLR Crossing[1->2]
    SLICE_X56Y313                                                     r  inst0/nnt/p2s0/data_in_valid_save_reg/C
                         clock pessimism             -0.837    10.404    
                         clock uncertainty           -0.667     9.737    
    SLICE_X56Y313        FDCE (Setup_fdce_C_D)       -0.113     9.624    inst0/nnt/p2s0/data_in_valid_save_reg
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  7.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bs1/data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/nnt/p2s3/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.156ns (13.716%)  route 0.981ns (86.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         0.826    -0.339    bs1/clk10
    SLR Crossing[1->2]
    SLICE_X57Y310                                                     r  bs1/data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y310        FDRE (Prop_fdre_C_Q)         0.091    -0.248 r  bs1/data_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.981     0.733    inst0/nnt/p2s3/I5[5]
    SLICE_X59Y309        LUT3 (Prop_lut3_I2_O)        0.065     0.798 r  inst0/nnt/p2s3/tmp[6]_i_1__249/O
                         net (fo=1, routed)           0.000     0.798    inst0/nnt/p2s3/tmp[6]
    SLICE_X59Y309        FDRE                                         r  inst0/nnt/p2s3/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.055    -0.349    inst0/nnt/p2s3/fast_clk
    SLR Crossing[1->2]
    SLICE_X59Y309                                                     r  inst0/nnt/p2s3/tmp_reg[6]/C
                         clock pessimism              0.312    -0.037    
                         clock uncertainty            0.667     0.629    
    SLICE_X59Y309        FDRE (Hold_fdre_C_D)         0.075     0.704    inst0/nnt/p2s3/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out2_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        7.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 inst0/detect_num8_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inst0/detect_num8_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_dcm0 rise@200.000ns - clk_out1_dcm0 rise@187.500ns)
  Data Path Delay:        3.599ns  (logic 0.223ns (6.197%)  route 3.376ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 198.825 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.706ns = ( 185.794 - 187.500 ) 
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                    187.500   187.500 r  
    AE40                                              0.000   187.500 r  sys_clk_p
                         net (fo=0)                   0.000   187.500    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913   188.413 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   189.494    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462   182.032 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882   183.914    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093   184.007 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      1.787   185.794    inst0/fast_clk
    SLR Crossing[1->2]
    SLICE_X7Y309                                                      r  inst0/detect_num8_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y309         FDRE (Prop_fdre_C_Q)         0.223   186.017 r  inst0/detect_num8_reg_reg[7]/Q
                         net (fo=1, routed)           3.376   189.392    inst0/detect_num8_reg[7]
    SLICE_X9Y308         FDRE                                         r  inst0/detect_num8_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                    200.000   200.000 r  
    AE40                                              0.000   200.000 r  sys_clk_p
                         net (fo=0)                   0.000   200.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   200.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.428   195.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   197.129    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083   197.212 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.613   198.825    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X9Y308                                                      r  inst0/detect_num8_reg2_reg[7]/C
                         clock pessimism             -0.837   197.988    
                         clock uncertainty           -0.667   197.321    
    SLICE_X9Y308         FDRE (Setup_fdre_C_D)       -0.019   197.302    inst0/detect_num8_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                        197.302    
                         arrival time                        -189.392    
  -------------------------------------------------------------------
                         slack                                  7.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inst0/detect_num3_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inst0/detect_num3_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.100ns (8.868%)  route 1.028ns (91.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=229146, routed)      0.870    -0.295    inst0/fast_clk
    SLR Crossing[1->2]
    SLICE_X7Y320                                                      r  inst0/detect_num3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y320         FDRE (Prop_fdre_C_Q)         0.100    -0.195 r  inst0/detect_num3_reg_reg[2]/Q
                         net (fo=1, routed)           1.028     0.832    inst0/detect_num3_reg[2]
    SLICE_X6Y320         FDRE                                         r  inst0/detect_num3_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.097    -0.307    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X6Y320                                                      r  inst0/detect_num3_reg2_reg[2]/C
                         clock pessimism              0.312     0.005    
                         clock uncertainty            0.667     0.671    
    SLICE_X6Y320         FDRE (Hold_fdre_C_D)         0.067     0.738    inst0/detect_num3_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm0
  To Clock:  clk_out3_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       33.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.757ns  (required time - arrival time)
  Source:                 inst0/max_10/detectNum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DN/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_dcm0 rise@40.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.438ns (8.270%)  route 4.858ns (91.730%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.188ns = ( 38.812 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.782    -1.711    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X16Y313                                                     r  inst0/max_10/detectNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y313        FDRE (Prop_fdre_C_Q)         0.223    -1.488 r  inst0/max_10/detectNum_reg[2]/Q
                         net (fo=13, routed)          2.101     0.613    inst0/max_10/led_wire[2]
    SLICE_X41Y309        LUT4 (Prop_lut4_I0_O)        0.043     0.656 f  inst0/max_10/V_led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.114     1.770    DN/g3/led[0]
    SLICE_X29Y309        LUT6 (Prop_lut6_I0_O)        0.043     1.813 r  DN/g3/data_out[7]_i_7/O
                         net (fo=1, routed)           0.440     2.253    DN/g4/I28
    SLICE_X33Y308        LUT6 (Prop_lut6_I2_O)        0.043     2.296 f  DN/g4/data_out[7]_i_2/O
                         net (fo=2, routed)           0.601     2.897    DN/g9/I6
    SLICE_X46Y308        LUT6 (Prop_lut6_I4_O)        0.043     2.940 r  DN/g9/xlnx_opt_LUT_data_out[6]_i_2_2/O
                         net (fo=3, routed)           0.601     3.542    DN/g9/n_0_data_out[6]_i_2
    SLICE_X47Y310        LUT4 (Prop_lut4_I0_O)        0.043     3.585 r  DN/g9/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.585    DN/n_2_g9
    SLICE_X47Y310        FDCE                                         r  DN/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                     40.000    40.000 r  
    AE40                                              0.000    40.000 r  sys_clk_p
                         net (fo=0)                   0.000    40.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    40.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.428    35.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    37.129    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083    37.212 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.600    38.812    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X47Y310                                                     r  DN/data_out_reg[4]/C
                         clock pessimism             -0.837    37.975    
                         clock uncertainty           -0.667    37.308    
    SLICE_X47Y310        FDCE (Setup_fdce_C_D)        0.034    37.342    DN/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         37.342    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 33.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst0/detect_num4_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DN/detect_num4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dcm0 rise@0.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.133ns (11.542%)  route 1.019ns (88.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.299    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X5Y324                                                      r  inst0/detect_num4_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y324         FDRE (Prop_fdre_C_Q)         0.100    -0.199 r  inst0/detect_num4_reg2_reg[9]/Q
                         net (fo=13, routed)          1.019     0.820    bc4/detect_num4[7]
    SLICE_X19Y321        LUT3 (Prop_lut3_I1_O)        0.033     0.853 r  bc4/detect_num4[8]_i_1/O
                         net (fo=1, routed)           0.000     0.853    DN/I45[7]
    SLICE_X19Y321        FDRE                                         r  DN/detect_num4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.094    -0.310    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X19Y321                                                     r  DN/detect_num4_reg[8]/C
                         clock pessimism              0.312     0.002    
                         clock uncertainty            0.667     0.668    
    SLICE_X19Y321        FDRE (Hold_fdre_C_D)         0.075     0.743    DN/detect_num4_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.109    





