// Seed: 3669544578
module module_0 #(
    parameter id_1 = 32'd40
) ();
  wire _id_1 = !id_1;
  wire [1 'b0 : id_1  &  id_1] id_2;
  assign module_1.id_5 = 0;
  wand [1  -  1 : ~  id_1] id_3;
  assign id_3 = 1'b0 ? -1 : id_2;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input tri1 _id_0,
    output tri id_1,
    output supply0 id_2,
    input tri1 id_3
);
  logic [-1 : "" /  id_0  *  1 'b0 +  (  -1  )] id_5 = -1;
  parameter id_6 = 1;
  wire id_7;
  ;
  module_0 modCall_1 ();
endmodule
