Analysis & Synthesis report for v2
Fri Jun 23 01:03:49 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 23 01:03:49 2017        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; v2                                           ;
; Top-level Entity Name              ; acorn_coprocesor                             ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 0                                            ;
;     Total combinational functions  ; 0                                            ;
;     Dedicated logic registers      ; 0                                            ;
; Total registers                    ; 0                                            ;
; Total pins                         ; 100                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; acorn_coprocesor   ; v2                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; ACORN/token_checker.vhd          ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/token_checker.vhd      ;
; ACORN/status_multiplexer.vhd     ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/status_multiplexer.vhd ;
; ACORN/state.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/state.vhd              ;
; ACORN/memory.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/memory.vhd             ;
; ACORN/m.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/m.vhd                  ;
; ACORN/KSG128.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/KSG128.vhd             ;
; ACORN/FBK128.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/FBK128.vhd             ;
; ACORN/controller.vhd             ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd         ;
; ACORN/add_one.vhd                ; yes             ; User VHDL File                     ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/add_one.vhd            ;
; ACORN/acorn_coprocesor.bdf       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
;                                             ;                ;
; Total combinational functions               ; 0              ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 0              ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 0              ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 0              ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 0              ;
;     -- Dedicated logic registers            ; 0              ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 100            ;
; Maximum fan-out node                        ; DOUT[0]~output ;
; Maximum fan-out                             ; 1              ;
; Total fan-out                               ; 100            ;
; Average fan-out                             ; 0.50           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |acorn_coprocesor          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 100  ; 0            ; |acorn_coprocesor   ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; memory:inst3|DOUT[0..31]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 23 01:03:47 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2
Info: Found 2 design units, including 1 entities, in source file acorn/token_checker.vhd
    Info: Found design unit 1: token_checker-A1
    Info: Found entity 1: token_checker
Info: Found 2 design units, including 1 entities, in source file acorn/tag.vhd
    Info: Found design unit 1: tag-A1
    Info: Found entity 1: tag
Info: Found 2 design units, including 1 entities, in source file acorn/status_multiplexer.vhd
    Info: Found design unit 1: status_multiplexer-A1
    Info: Found entity 1: status_multiplexer
Info: Found 2 design units, including 1 entities, in source file acorn/state.vhd
    Info: Found design unit 1: state-A1
    Info: Found entity 1: state
Info: Found 2 design units, including 1 entities, in source file acorn/memory.vhd
    Info: Found design unit 1: memory-A1
    Info: Found entity 1: memory
Info: Found 2 design units, including 1 entities, in source file acorn/m.vhd
    Info: Found design unit 1: m-A1
    Info: Found entity 1: m
Info: Found 2 design units, including 1 entities, in source file acorn/ksg128.vhd
    Info: Found design unit 1: KSG128-A1
    Info: Found entity 1: KSG128
Info: Found 2 design units, including 1 entities, in source file acorn/key.vhd
    Info: Found design unit 1: key-A1
    Info: Found entity 1: key
Info: Found 2 design units, including 1 entities, in source file acorn/fbk128.vhd
    Info: Found design unit 1: FBK128-A1
    Info: Found entity 1: FBK128
Info: Found 2 design units, including 1 entities, in source file acorn/controller.vhd
    Info: Found design unit 1: controller-A1
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file acorn/add_one.vhd
    Info: Found design unit 1: add_one-A1
    Info: Found entity 1: add_one
Info: Found 1 design units, including 1 entities, in source file acorn/acorn_coprocesor.bdf
    Info: Found entity 1: acorn_coprocesor
Info: Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd
    Info: Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER
    Info: Found entity 1: RS232_TRANSMITTER
Info: Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd
    Info: Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH
    Info: Found entity 1: RS232_STANDARD_INTERFACE
Info: Found 2 design units, including 1 entities, in source file rs232_receiver.vhd
    Info: Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH
    Info: Found entity 1: RS232_RECEIVER
Info: Found 2 design units, including 1 entities, in source file rs232_memory.vhd
    Info: Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH
    Info: Found entity 1: RS232_MEMORY
Info: Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd
    Info: Found design unit 1: RS232_INTERFACE_PKG
Info: Found 2 design units, including 1 entities, in source file rs232_interface.vhd
    Info: Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH
    Info: Found entity 1: RS232_INTERFACE
Info: Found 2 design units, including 1 entities, in source file fpga.vhd
    Info: Found design unit 1: FPGA-FPGA_ARCH
    Info: Found entity 1: FPGA
Info: Found 2 design units, including 1 entities, in source file example.vhd
    Info: Found design unit 1: EXAMPLE-EXAMPLE_ARCH
    Info: Found entity 1: EXAMPLE
Info: Found 2 design units, including 1 entities, in source file command_control.vhd
    Info: Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH
    Info: Found entity 1: COMMAND_CONTROL
Info: Found 2 design units, including 1 entities, in source file bintoascii.vhd
    Info: Found design unit 1: BINTOASCII-BINTOASCII_ARCH
    Info: Found entity 1: BINTOASCII
Info: Found 2 design units, including 1 entities, in source file asciitobin.vhd
    Info: Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH
    Info: Found entity 1: ASCIITOBIN
Info: Elaborating entity "acorn_coprocesor" for the top level hierarchy
Warning: Pin "INIT" not connected
Warning: Primitive "GND" of instance "inst9" not used
Info: Elaborating entity "memory" for hierarchy "memory:inst3"
Info: Elaborating entity "controller" for hierarchy "controller:inst7"
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "ADR1_RD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "MEM1_RD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "MEM1_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal "ADD_ONE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(22): used implicit default value for signal "STATE_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(23): used implicit default value for signal "STATE_RESET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(24): used implicit default value for signal "CA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(25): used implicit default value for signal "CB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal "DATA_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(28): used implicit default value for signal "STATUS_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(30): used implicit default value for signal "MEM2_RD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(32): used implicit default value for signal "ADR2_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(33): used implicit default value for signal "MEM2_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "token_checker" for hierarchy "token_checker:inst11"
Info: Elaborating entity "m" for hierarchy "m:inst10"
Info: Elaborating entity "KSG128" for hierarchy "KSG128:inst2"
Info: Elaborating entity "state" for hierarchy "state:inst"
Info: Elaborating entity "FBK128" for hierarchy "FBK128:inst1"
Info: Elaborating entity "add_one" for hierarchy "add_one:inst12"
Info: Elaborating entity "status_multiplexer" for hierarchy "status_multiplexer:inst8"
Warning (10541): VHDL Signal Declaration warning at status_multiplexer.vhd(12): used implicit default value for signal "DATA_OPT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DOUT[0]" is stuck at GND
    Warning (13410): Pin "DOUT[1]" is stuck at GND
    Warning (13410): Pin "DOUT[2]" is stuck at GND
    Warning (13410): Pin "DOUT[3]" is stuck at GND
    Warning (13410): Pin "DOUT[4]" is stuck at GND
    Warning (13410): Pin "DOUT[5]" is stuck at GND
    Warning (13410): Pin "DOUT[6]" is stuck at GND
    Warning (13410): Pin "DOUT[7]" is stuck at GND
    Warning (13410): Pin "DOUT[8]" is stuck at GND
    Warning (13410): Pin "DOUT[9]" is stuck at GND
    Warning (13410): Pin "DOUT[10]" is stuck at GND
    Warning (13410): Pin "DOUT[11]" is stuck at GND
    Warning (13410): Pin "DOUT[12]" is stuck at GND
    Warning (13410): Pin "DOUT[13]" is stuck at GND
    Warning (13410): Pin "DOUT[14]" is stuck at GND
    Warning (13410): Pin "DOUT[15]" is stuck at GND
    Warning (13410): Pin "DOUT[16]" is stuck at GND
    Warning (13410): Pin "DOUT[17]" is stuck at GND
    Warning (13410): Pin "DOUT[18]" is stuck at GND
    Warning (13410): Pin "DOUT[19]" is stuck at GND
    Warning (13410): Pin "DOUT[20]" is stuck at GND
    Warning (13410): Pin "DOUT[21]" is stuck at GND
    Warning (13410): Pin "DOUT[22]" is stuck at GND
    Warning (13410): Pin "DOUT[23]" is stuck at GND
    Warning (13410): Pin "DOUT[24]" is stuck at GND
    Warning (13410): Pin "DOUT[25]" is stuck at GND
    Warning (13410): Pin "DOUT[26]" is stuck at GND
    Warning (13410): Pin "DOUT[27]" is stuck at GND
    Warning (13410): Pin "DOUT[28]" is stuck at GND
    Warning (13410): Pin "DOUT[29]" is stuck at GND
    Warning (13410): Pin "DOUT[30]" is stuck at GND
    Warning (13410): Pin "DOUT[31]" is stuck at GND
Warning: Design contains 68 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK"
    Warning (15610): No output dependent on input pin "RD"
    Warning (15610): No output dependent on input pin "WR"
    Warning (15610): No output dependent on input pin "ADDR[0]"
    Warning (15610): No output dependent on input pin "ADDR[1]"
    Warning (15610): No output dependent on input pin "ADDR[2]"
    Warning (15610): No output dependent on input pin "ADDR[3]"
    Warning (15610): No output dependent on input pin "ADDR[4]"
    Warning (15610): No output dependent on input pin "ADDR[5]"
    Warning (15610): No output dependent on input pin "ADDR[6]"
    Warning (15610): No output dependent on input pin "ADDR[7]"
    Warning (15610): No output dependent on input pin "ADDR[8]"
    Warning (15610): No output dependent on input pin "ADDR[9]"
    Warning (15610): No output dependent on input pin "ADDR[10]"
    Warning (15610): No output dependent on input pin "ADDR[11]"
    Warning (15610): No output dependent on input pin "ADDR[12]"
    Warning (15610): No output dependent on input pin "ADDR[13]"
    Warning (15610): No output dependent on input pin "ADDR[14]"
    Warning (15610): No output dependent on input pin "ADDR[15]"
    Warning (15610): No output dependent on input pin "ADDR[16]"
    Warning (15610): No output dependent on input pin "ADDR[17]"
    Warning (15610): No output dependent on input pin "ADDR[18]"
    Warning (15610): No output dependent on input pin "ADDR[19]"
    Warning (15610): No output dependent on input pin "ADDR[20]"
    Warning (15610): No output dependent on input pin "ADDR[21]"
    Warning (15610): No output dependent on input pin "ADDR[22]"
    Warning (15610): No output dependent on input pin "ADDR[23]"
    Warning (15610): No output dependent on input pin "ADDR[24]"
    Warning (15610): No output dependent on input pin "ADDR[25]"
    Warning (15610): No output dependent on input pin "ADDR[26]"
    Warning (15610): No output dependent on input pin "ADDR[27]"
    Warning (15610): No output dependent on input pin "ADDR[28]"
    Warning (15610): No output dependent on input pin "ADDR[29]"
    Warning (15610): No output dependent on input pin "ADDR[30]"
    Warning (15610): No output dependent on input pin "ADDR[31]"
    Warning (15610): No output dependent on input pin "DIN[0]"
    Warning (15610): No output dependent on input pin "DIN[1]"
    Warning (15610): No output dependent on input pin "DIN[2]"
    Warning (15610): No output dependent on input pin "DIN[3]"
    Warning (15610): No output dependent on input pin "DIN[4]"
    Warning (15610): No output dependent on input pin "DIN[5]"
    Warning (15610): No output dependent on input pin "DIN[6]"
    Warning (15610): No output dependent on input pin "DIN[7]"
    Warning (15610): No output dependent on input pin "DIN[8]"
    Warning (15610): No output dependent on input pin "DIN[9]"
    Warning (15610): No output dependent on input pin "DIN[10]"
    Warning (15610): No output dependent on input pin "DIN[11]"
    Warning (15610): No output dependent on input pin "DIN[12]"
    Warning (15610): No output dependent on input pin "DIN[13]"
    Warning (15610): No output dependent on input pin "DIN[14]"
    Warning (15610): No output dependent on input pin "DIN[15]"
    Warning (15610): No output dependent on input pin "DIN[16]"
    Warning (15610): No output dependent on input pin "DIN[17]"
    Warning (15610): No output dependent on input pin "DIN[18]"
    Warning (15610): No output dependent on input pin "DIN[19]"
    Warning (15610): No output dependent on input pin "DIN[20]"
    Warning (15610): No output dependent on input pin "DIN[21]"
    Warning (15610): No output dependent on input pin "DIN[22]"
    Warning (15610): No output dependent on input pin "DIN[23]"
    Warning (15610): No output dependent on input pin "DIN[24]"
    Warning (15610): No output dependent on input pin "DIN[25]"
    Warning (15610): No output dependent on input pin "DIN[26]"
    Warning (15610): No output dependent on input pin "DIN[27]"
    Warning (15610): No output dependent on input pin "DIN[28]"
    Warning (15610): No output dependent on input pin "DIN[29]"
    Warning (15610): No output dependent on input pin "DIN[30]"
    Warning (15610): No output dependent on input pin "DIN[31]"
    Warning (15610): No output dependent on input pin "INIT"
Info: Implemented 100 device resources after synthesis - the final resource count might be different
    Info: Implemented 68 input pins
    Info: Implemented 32 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Fri Jun 23 01:03:49 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


