set a(0-1389) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-1388 XREFS 102245 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1390) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-1388 XREFS 102246 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1391) {NAME asn(acc#12(0))#1 TYPE ASSIGN PAR 0-1388 XREFS 102247 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1392) {NAME asn(acc#12(1))#1 TYPE ASSIGN PAR 0-1388 XREFS 102248 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1393) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-1388 XREFS 102249 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1394) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-1388 XREFS 102250 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1395) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1388 XREFS 102251 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1396) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1388 XREFS 102252 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{258 0 0-1398 {}}} CYCLES {}}
set a(0-1397) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-1388 XREFS 102253 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-1398 {}}} SUCCS {{259 0 0-1398 {}}} CYCLES {}}
set a(0-1399) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102254 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-2032 {}}} CYCLES {}}
set a(0-1400) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102255 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-2008 {}}} CYCLES {}}
set a(0-1401) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102256 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1984 {}}} CYCLES {}}
set a(0-1402) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102257 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1960 {}}} CYCLES {}}
set a(0-1403) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102258 LOC {0 1.0 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {} SUCCS {{258 0 0-1921 {}}} CYCLES {}}
set a(0-1404) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102259 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-1823 {}}} CYCLES {}}
set a(0-1405) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102260 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-1804 {}}} CYCLES {}}
set a(0-1406) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102261 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-1793 {}}} CYCLES {}}
set a(0-1407) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102262 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-1774 {}}} CYCLES {}}
set a(0-1408) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102263 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-1749 {}}} CYCLES {}}
set a(0-1409) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102264 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-1747 {}}} CYCLES {}}
set a(0-1410) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102265 LOC {0 1.0 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {} SUCCS {{258 0 0-1714 {}}} CYCLES {}}
set a(0-1411) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102266 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-1712 {}}} CYCLES {}}
set a(0-1412) {NAME acc:asn(acc#12(1).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102267 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-1679 {}}} CYCLES {}}
set a(0-1413) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102268 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-1676 {}}} CYCLES {}}
set a(0-1414) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102269 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-1664 {}}} CYCLES {}}
set a(0-1415) {NAME acc:asn(acc#12(0).sva#2) TYPE ASSIGN PAR 0-1398 XREFS 102270 LOC {0 1.0 1 0.6176208999999999 1 0.6176208999999999 2 0.23087405} PREDS {} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1416) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102271 LOC {0 1.0 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {} SUCCS {{258 0 0-1649 {}}} CYCLES {}}
set a(0-1417) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102272 LOC {0 1.0 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1418) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1398 XREFS 102273 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{258 0 0-1615 {}}} CYCLES {}}
set a(0-1419) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-1398 XREFS 102274 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{262 0 0-2055 {}}} SUCCS {{256 0 0-2055 {}} {258 0 0-2056 {}}} CYCLES {}}
set a(0-1420) {NAME MAC1:asn TYPE ASSIGN PAR 0-1398 XREFS 102275 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1421 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1421) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-1398 XREFS 102276 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-1420 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1422) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-1398 XREFS 102277 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1423 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1423) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-1398 XREFS 102278 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-1422 {}}} SUCCS {{259 0 0-1424 {}}} CYCLES {}}
set a(0-1424) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102279 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-1421 {}} {259 0 0-1423 {}}} SUCCS {{258 0 0-1430 {}}} CYCLES {}}
set a(0-1425) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102280 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-1398 XREFS 102281 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-1425 {}}} SUCCS {{258 0 0-1429 {}}} CYCLES {}}
set a(0-1427) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102282 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-1428 {}}} CYCLES {}}
set a(0-1428) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-1398 XREFS 102283 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-1427 {}}} SUCCS {{259 0 0-1429 {}}} CYCLES {}}
set a(0-1429) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102284 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-1426 {}} {259 0 0-1428 {}}} SUCCS {{259 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102285 LOC {1 0.081339275 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-1424 {}} {259 0 0-1429 {}}} SUCCS {{258 0 0-1438 {}}} CYCLES {}}
set a(0-1431) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-1398 XREFS 102286 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1432 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1432) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-1398 XREFS 102287 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{259 0 0-1431 {}}} SUCCS {{259 0 0-1433 {}}} CYCLES {}}
set a(0-1433) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-1398 XREFS 102288 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1432 {}}} SUCCS {{258 0 0-1437 {}}} CYCLES {}}
set a(0-1434) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-1398 XREFS 102289 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1435 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1435) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-1398 XREFS 102290 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1434 {}}} SUCCS {{259 0 0-1436 {}}} CYCLES {}}
set a(0-1436) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-1398 XREFS 102291 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1435 {}}} SUCCS {{259 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102292 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-1433 {}} {259 0 0-1436 {}}} SUCCS {{259 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102293 LOC {1 0.1668652 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-1430 {}} {259 0 0-1437 {}}} SUCCS {{258 0 0-1450 {}}} CYCLES {}}
set a(0-1439) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-1398 XREFS 102294 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1440 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1440) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-1398 XREFS 102295 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1439 {}}} SUCCS {{259 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-1398 XREFS 102296 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1440 {}}} SUCCS {{258 0 0-1445 {}}} CYCLES {}}
set a(0-1442) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102297 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {} SUCCS {{259 0 0-1443 {}}} CYCLES {}}
set a(0-1443) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-1398 XREFS 102298 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1442 {}}} SUCCS {{259 0 0-1444 {}}} CYCLES {}}
set a(0-1444) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-1398 XREFS 102299 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-1443 {}}} SUCCS {{259 0 0-1445 {}}} CYCLES {}}
set a(0-1445) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102300 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-1441 {}} {259 0 0-1444 {}}} SUCCS {{258 0 0-1449 {}}} CYCLES {}}
set a(0-1446) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-1398 XREFS 102301 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1447 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1447) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-1398 XREFS 102302 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{259 0 0-1446 {}}} SUCCS {{259 0 0-1448 {}}} CYCLES {}}
set a(0-1448) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-1398 XREFS 102303 LOC {0 1.0 1 0.18396227499999998 1 0.18396227499999998 1 0.76330685} PREDS {{259 0 0-1447 {}}} SUCCS {{259 0 0-1449 {}}} CYCLES {}}
set a(0-1449) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102304 LOC {1 0.085525925 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-1445 {}} {259 0 0-1448 {}}} SUCCS {{259 0 0-1450 {}}} CYCLES {}}
set a(0-1450) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1398 XREFS 102305 LOC {1 0.25650857499999996 1 0.27360565 1 0.27360565 1 0.3673083120503581 1 0.9466528870503581} PREDS {{258 0 0-1438 {}} {259 0 0-1449 {}}} SUCCS {{259 0 0-1451 {}}} CYCLES {}}
set a(0-1451) {NAME MAC1:slc TYPE READSLICE PAR 0-1398 XREFS 102306 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{259 0 0-1450 {}}} SUCCS {{258 0 0-1632 {}} {258 0 0-1636 {}} {258 0 0-1653 {}} {258 0 0-2034 {}}} CYCLES {}}
set a(0-1452) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-1398 XREFS 102307 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1453 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1453) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-1398 XREFS 102308 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1452 {}}} SUCCS {{258 0 0-1456 {}}} CYCLES {}}
set a(0-1454) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-1398 XREFS 102309 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1455 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1455) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-1398 XREFS 102310 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1454 {}}} SUCCS {{259 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102311 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-1453 {}} {259 0 0-1455 {}}} SUCCS {{258 0 0-1462 {}}} CYCLES {}}
set a(0-1457) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102312 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-1398 XREFS 102313 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-1457 {}}} SUCCS {{258 0 0-1461 {}}} CYCLES {}}
set a(0-1459) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102314 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-1460 {}}} CYCLES {}}
set a(0-1460) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-1398 XREFS 102315 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-1459 {}}} SUCCS {{259 0 0-1461 {}}} CYCLES {}}
set a(0-1461) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102316 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-1458 {}} {259 0 0-1460 {}}} SUCCS {{259 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102317 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-1456 {}} {259 0 0-1461 {}}} SUCCS {{258 0 0-1470 {}}} CYCLES {}}
set a(0-1463) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-1398 XREFS 102318 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1464 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1464) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-1398 XREFS 102319 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-1463 {}}} SUCCS {{259 0 0-1465 {}}} CYCLES {}}
set a(0-1465) {NAME MAC1:conc TYPE CONCATENATE PAR 0-1398 XREFS 102320 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-1464 {}}} SUCCS {{258 0 0-1469 {}}} CYCLES {}}
set a(0-1466) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-1398 XREFS 102321 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1467 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1467) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-1398 XREFS 102322 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-1466 {}}} SUCCS {{259 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-1398 XREFS 102323 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-1467 {}}} SUCCS {{259 0 0-1469 {}}} CYCLES {}}
set a(0-1469) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102324 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-1465 {}} {259 0 0-1468 {}}} SUCCS {{259 0 0-1470 {}}} CYCLES {}}
set a(0-1470) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102325 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-1462 {}} {259 0 0-1469 {}}} SUCCS {{258 0 0-1482 {}}} CYCLES {}}
set a(0-1471) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-1398 XREFS 102326 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1472 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1472) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-1398 XREFS 102327 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-1471 {}}} SUCCS {{259 0 0-1473 {}}} CYCLES {}}
set a(0-1473) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-1398 XREFS 102328 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-1472 {}}} SUCCS {{258 0 0-1477 {}}} CYCLES {}}
set a(0-1474) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102329 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-1475 {}}} CYCLES {}}
set a(0-1475) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-1398 XREFS 102330 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-1474 {}}} SUCCS {{259 0 0-1476 {}}} CYCLES {}}
set a(0-1476) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-1398 XREFS 102331 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-1475 {}}} SUCCS {{259 0 0-1477 {}}} CYCLES {}}
set a(0-1477) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102332 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-1473 {}} {259 0 0-1476 {}}} SUCCS {{258 0 0-1481 {}}} CYCLES {}}
set a(0-1478) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-1398 XREFS 102333 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1479 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1479) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-1398 XREFS 102334 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{259 0 0-1478 {}}} SUCCS {{259 0 0-1480 {}}} CYCLES {}}
set a(0-1480) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-1398 XREFS 102335 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.9103566249999999} PREDS {{259 0 0-1479 {}}} SUCCS {{259 0 0-1481 {}}} CYCLES {}}
set a(0-1481) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102336 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-1477 {}} {259 0 0-1480 {}}} SUCCS {{259 0 0-1482 {}}} CYCLES {}}
set a(0-1482) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1398 XREFS 102337 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.10165338705035813} PREDS {{258 0 0-1470 {}} {259 0 0-1481 {}}} SUCCS {{259 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-1398 XREFS 102338 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.10165342499999999} PREDS {{259 0 0-1482 {}}} SUCCS {{258 0 0-1644 {}} {258 0 0-1658 {}} {258 0 0-2044 {}}} CYCLES {}}
set a(0-1484) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-1398 XREFS 102339 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1485 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1485) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-1398 XREFS 102340 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1484 {}}} SUCCS {{258 0 0-1488 {}}} CYCLES {}}
set a(0-1486) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-1398 XREFS 102341 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1487 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1487) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-1398 XREFS 102342 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1486 {}}} SUCCS {{259 0 0-1488 {}}} CYCLES {}}
set a(0-1488) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102343 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-1485 {}} {259 0 0-1487 {}}} SUCCS {{258 0 0-1494 {}}} CYCLES {}}
set a(0-1489) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102344 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-1490 {}}} CYCLES {}}
set a(0-1490) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-1398 XREFS 102345 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-1489 {}}} SUCCS {{258 0 0-1493 {}}} CYCLES {}}
set a(0-1491) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102346 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-1398 XREFS 102347 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-1491 {}}} SUCCS {{259 0 0-1493 {}}} CYCLES {}}
set a(0-1493) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-1398 XREFS 102348 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-1490 {}} {259 0 0-1492 {}}} SUCCS {{259 0 0-1494 {}}} CYCLES {}}
set a(0-1494) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102349 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-1488 {}} {259 0 0-1493 {}}} SUCCS {{258 0 0-1502 {}}} CYCLES {}}
set a(0-1495) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-1398 XREFS 102350 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-2056 {}}} SUCCS {{259 0 0-1496 {}} {256 0 0-2056 {}}} CYCLES {}}
set a(0-1496) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-1398 XREFS 102351 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-1495 {}}} SUCCS {{259 0 0-1497 {}}} CYCLES {}}
set a(0-1497) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-1398 XREFS 102352 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-1496 {}}} SUCCS {{258 0 0-1501 {}}} CYCLES {}}
set a(0-1498) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-1398 XREFS 102353 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1499 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1499) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-1398 XREFS 102354 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-1498 {}}} SUCCS {{259 0 0-1500 {}}} CYCLES {}}
set a(0-1500) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-1398 XREFS 102355 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-1499 {}}} SUCCS {{259 0 0-1501 {}}} CYCLES {}}
set a(0-1501) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102356 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-1497 {}} {259 0 0-1500 {}}} SUCCS {{259 0 0-1502 {}}} CYCLES {}}
set a(0-1502) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102357 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-1494 {}} {259 0 0-1501 {}}} SUCCS {{258 0 0-1514 {}}} CYCLES {}}
set a(0-1503) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-1398 XREFS 102358 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1504 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1504) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-1398 XREFS 102359 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-1503 {}}} SUCCS {{259 0 0-1505 {}}} CYCLES {}}
set a(0-1505) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-1398 XREFS 102360 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-1504 {}}} SUCCS {{258 0 0-1509 {}}} CYCLES {}}
set a(0-1506) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102361 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-1398 XREFS 102362 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-1506 {}}} SUCCS {{259 0 0-1508 {}}} CYCLES {}}
set a(0-1508) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-1398 XREFS 102363 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-1507 {}}} SUCCS {{259 0 0-1509 {}}} CYCLES {}}
set a(0-1509) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102364 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-1505 {}} {259 0 0-1508 {}}} SUCCS {{258 0 0-1513 {}}} CYCLES {}}
set a(0-1510) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-1398 XREFS 102365 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{262 0 0-2055 {}}} SUCCS {{259 0 0-1511 {}} {256 0 0-2055 {}}} CYCLES {}}
set a(0-1511) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-1398 XREFS 102366 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{259 0 0-1510 {}}} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-1398 XREFS 102367 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-1511 {}}} SUCCS {{259 0 0-1513 {}}} CYCLES {}}
set a(0-1513) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102368 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-1509 {}} {259 0 0-1512 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-1398 XREFS 102369 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-1502 {}} {259 0 0-1513 {}}} SUCCS {{259 0 0-1515 {}}} CYCLES {}}
set a(0-1515) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-1398 XREFS 102370 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-1514 {}}} SUCCS {{258 0 0-1666 {}} {258 0 0-1670 {}} {258 0 0-2047 {}}} CYCLES {}}
set a(0-1516) {NAME asn#276 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102371 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {} SUCCS {{259 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1398 XREFS 102372 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-1398 XREFS 102373 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-1517 {}}} SUCCS {{258 0 0-1529 {}}} CYCLES {}}
set a(0-1519) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102374 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-1520 {}}} CYCLES {}}
set a(0-1520) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1398 XREFS 102375 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-1519 {}}} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-1398 XREFS 102376 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-1520 {}}} SUCCS {{258 0 0-1527 {}}} CYCLES {}}
set a(0-1522) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102377 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1398 XREFS 102378 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-1522 {}}} SUCCS {{258 0 0-1526 {}}} CYCLES {}}
set a(0-1524) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102379 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1398 XREFS 102380 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-1524 {}}} SUCCS {{259 0 0-1526 {}}} CYCLES {}}
set a(0-1526) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-1398 XREFS 102381 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{258 0 0-1523 {}} {259 0 0-1525 {}}} SUCCS {{259 0 0-1527 {}}} CYCLES {}}
set a(0-1527) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1398 XREFS 102382 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.3153567701789505 1 0.9031106951789505} PREDS {{258 0 0-1521 {}} {259 0 0-1526 {}}} SUCCS {{259 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {NAME if#3:slc TYPE READSLICE PAR 0-1398 XREFS 102383 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-1527 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102384 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.36380140949693607 1 0.9515553344969361} PREDS {{258 0 0-1518 {}} {259 0 0-1528 {}}} SUCCS {{258 0 0-1544 {}}} CYCLES {}}
set a(0-1530) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102385 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1398 XREFS 102386 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1530 {}}} SUCCS {{259 0 0-1532 {}}} CYCLES {}}
set a(0-1532) {NAME if#3:not#1 TYPE NOT PAR 0-1398 XREFS 102387 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1531 {}}} SUCCS {{259 0 0-1533 {}}} CYCLES {}}
set a(0-1533) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-1398 XREFS 102388 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1532 {}}} SUCCS {{259 0 0-1534 {}}} CYCLES {}}
set a(0-1534) {NAME if#3:conc TYPE CONCATENATE PAR 0-1398 XREFS 102389 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1533 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1535) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102390 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-1536 {}}} CYCLES {}}
set a(0-1536) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102391 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1535 {}}} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {NAME if#3:not#2 TYPE NOT PAR 0-1398 XREFS 102392 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1536 {}}} SUCCS {{259 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-1398 XREFS 102393 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1537 {}}} SUCCS {{258 0 0-1541 {}}} CYCLES {}}
set a(0-1539) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102394 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-1540 {}}} CYCLES {}}
set a(0-1540) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1398 XREFS 102395 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-1539 {}}} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-1398 XREFS 102396 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{258 0 0-1538 {}} {259 0 0-1540 {}}} SUCCS {{259 0 0-1542 {}}} CYCLES {}}
set a(0-1542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1398 XREFS 102397 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.363801409496936 1 0.951555334496936} PREDS {{258 0 0-1534 {}} {259 0 0-1541 {}}} SUCCS {{259 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {NAME if#3:slc#1 TYPE READSLICE PAR 0-1398 XREFS 102398 LOC {1 0.05859975 1 0.36380144999999997 1 0.36380144999999997 1 0.951555375} PREDS {{259 0 0-1542 {}}} SUCCS {{259 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#13 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102399 LOC {1 0.1017917 1 0.36380144999999997 1 0.36380144999999997 1 0.41224603449693603 1 0.999999959496936} PREDS {{258 0 0-1529 {}} {259 0 0-1543 {}}} SUCCS {{259 0 0-1545 {}} {258 0 0-1549 {}} {258 0 0-1550 {}} {258 0 0-1554 {}}} CYCLES {}}
set a(0-1545) {NAME if#3:slc(acc.imod)#3 TYPE READSLICE PAR 0-1398 XREFS 102400 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-1544 {}}} SUCCS {{259 0 0-1546 {}}} CYCLES {}}
set a(0-1546) {NAME if#3:not#3 TYPE NOT PAR 0-1398 XREFS 102401 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-1545 {}}} SUCCS {{259 0 0-1547 {}}} CYCLES {}}
set a(0-1547) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102402 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-1546 {}}} SUCCS {{259 0 0-1548 {}}} CYCLES {}}
set a(0-1548) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-1398 XREFS 102403 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-1547 {}}} SUCCS {{258 0 0-1552 {}}} CYCLES {}}
set a(0-1549) {NAME if#3:slc(acc.imod)#1 TYPE READSLICE PAR 0-1398 XREFS 102404 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-1544 {}}} SUCCS {{258 0 0-1551 {}}} CYCLES {}}
set a(0-1550) {NAME if#3:slc(acc.imod) TYPE READSLICE PAR 0-1398 XREFS 102405 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-1544 {}}} SUCCS {{259 0 0-1551 {}}} CYCLES {}}
set a(0-1551) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-1398 XREFS 102406 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-1549 {}} {259 0 0-1550 {}}} SUCCS {{259 0 0-1552 {}}} CYCLES {}}
set a(0-1552) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102407 LOC {1 0.150236325 1 0.412246075 1 0.412246075 1 0.46069065949693605 2 0.07394380949693606} PREDS {{258 0 0-1548 {}} {259 0 0-1551 {}}} SUCCS {{259 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {NAME if#3:slc#2 TYPE READSLICE PAR 0-1398 XREFS 102408 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-1552 {}}} SUCCS {{258 0 0-1556 {}}} CYCLES {}}
set a(0-1554) {NAME if#3:slc(acc.imod)#2 TYPE READSLICE PAR 0-1398 XREFS 102409 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.07394384999999999} PREDS {{258 0 0-1544 {}}} SUCCS {{259 0 0-1555 {}}} CYCLES {}}
set a(0-1555) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-1398 XREFS 102410 LOC {1 0.150236325 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-1554 {}}} SUCCS {{259 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1398 XREFS 102411 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 1 0.5140377201789504 2 0.12729087017895047} PREDS {{258 0 0-1553 {}} {259 0 0-1555 {}}} SUCCS {{259 0 0-1557 {}} {258 0 0-1560 {}}} CYCLES {}}
set a(0-1557) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1398 XREFS 102412 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-1556 {}}} SUCCS {{259 0 0-1558 {}}} CYCLES {}}
set a(0-1558) {NAME if#3:not TYPE NOT PAR 0-1398 XREFS 102413 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-1557 {}}} SUCCS {{259 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {NAME if#3:xor TYPE XOR PAR 0-1398 XREFS 102414 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-1558 {}}} SUCCS {{259 0 0-1560 {}}} CYCLES {}}
set a(0-1560) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1398 XREFS 102415 LOC {1 0.252028025 1 0.514037775 1 0.514037775 1 0.5576258898622739 2 0.17087903986227387} PREDS {{258 0 0-1556 {}} {259 0 0-1559 {}}} SUCCS {{259 0 0-1561 {}} {258 0 0-1562 {}} {258 0 0-1563 {}} {258 0 0-1564 {}}} CYCLES {}}
set a(0-1561) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-1398 XREFS 102416 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{259 0 0-1560 {}}} SUCCS {{258 0 0-1565 {}}} CYCLES {}}
set a(0-1562) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-1398 XREFS 102417 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-1560 {}}} SUCCS {{258 0 0-1565 {}}} CYCLES {}}
set a(0-1563) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-1398 XREFS 102418 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-1560 {}}} SUCCS {{258 0 0-1565 {}}} CYCLES {}}
set a(0-1564) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-1398 XREFS 102419 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-1560 {}}} SUCCS {{259 0 0-1565 {}}} CYCLES {}}
set a(0-1565) {NAME or TYPE OR PAR 0-1398 XREFS 102420 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-1563 {}} {258 0 0-1562 {}} {258 0 0-1561 {}} {259 0 0-1564 {}}} SUCCS {{258 0 0-1567 {}} {258 0 0-1570 {}}} CYCLES {}}
set a(0-1566) {NAME asn#283 TYPE ASSIGN PAR 0-1398 XREFS 102421 LOC {0 1.0 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{262 0 0-2057 {}}} SUCCS {{258 0 0-1568 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-1567) {NAME exs TYPE SIGNEXTEND PAR 0-1398 XREFS 102422 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-1565 {}}} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102423 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 1 0.5740326812638539 2 0.18728583126385392} PREDS {{258 0 0-1566 {}} {259 0 0-1567 {}}} SUCCS {{258 0 0-1651 {}} {258 0 0-1652 {}}} CYCLES {}}
set a(0-1569) {NAME asn#284 TYPE ASSIGN PAR 0-1398 XREFS 102424 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-2058 {}}} SUCCS {{258 0 0-1571 {}} {256 0 0-2058 {}}} CYCLES {}}
set a(0-1570) {NAME exs#3 TYPE SIGNEXTEND PAR 0-1398 XREFS 102425 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-1565 {}}} SUCCS {{259 0 0-1571 {}}} CYCLES {}}
set a(0-1571) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102426 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-1569 {}} {259 0 0-1570 {}}} SUCCS {{258 0 0-1678 {}} {258 0 0-1679 {}}} CYCLES {}}
set a(0-1572) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102427 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1573 {}}} CYCLES {}}
set a(0-1573) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102428 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1572 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1574) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102429 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1575 {}}} CYCLES {}}
set a(0-1575) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1398 XREFS 102430 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1574 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1576) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102431 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1577 {}}} CYCLES {}}
set a(0-1577) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102432 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1576 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1578) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102433 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1579 {}}} CYCLES {}}
set a(0-1579) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1398 XREFS 102434 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1578 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1580) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102435 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1581 {}}} CYCLES {}}
set a(0-1581) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1398 XREFS 102436 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1580 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1582) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102437 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1583 {}}} CYCLES {}}
set a(0-1583) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102438 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1582 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1584) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102439 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1585 {}}} CYCLES {}}
set a(0-1585) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102440 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1584 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1586) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102441 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1587 {}}} CYCLES {}}
set a(0-1587) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102442 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1586 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1588) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102443 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1589 {}}} CYCLES {}}
set a(0-1589) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102444 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1588 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1590) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102445 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-1591 {}}} CYCLES {}}
set a(0-1591) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102446 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1590 {}}} SUCCS {{259 0 0-1592 {}}} CYCLES {}}
set a(0-1592) {NAME if#4:nor TYPE NOR PAR 0-1398 XREFS 102447 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-1589 {}} {258 0 0-1587 {}} {258 0 0-1585 {}} {258 0 0-1583 {}} {258 0 0-1581 {}} {258 0 0-1579 {}} {258 0 0-1577 {}} {258 0 0-1575 {}} {258 0 0-1573 {}} {259 0 0-1591 {}}} SUCCS {{259 0 0-1593 {}} {258 0 0-1615 {}} {258 0 0-1937 {}} {258 0 0-1960 {}}} CYCLES {}}
set a(0-1593) {NAME asel TYPE SELECT PAR 0-1398 XREFS 102448 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1592 {}}} SUCCS {{146 0 0-1594 {}} {146 0 0-1595 {}} {146 0 0-1596 {}} {146 0 0-1597 {}} {146 0 0-1598 {}} {146 0 0-1599 {}} {146 0 0-1600 {}} {146 0 0-1601 {}} {146 0 0-1602 {}} {146 0 0-1603 {}} {146 0 0-1604 {}} {146 0 0-1605 {}} {146 0 0-1606 {}} {146 0 0-1607 {}} {146 0 0-1608 {}} {146 0 0-1609 {}} {146 0 0-1610 {}} {146 0 0-1611 {}} {146 0 0-1612 {}} {146 0 0-1613 {}} {146 0 0-1614 {}}} CYCLES {}}
set a(0-1594) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102449 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1595 {}}} CYCLES {}}
set a(0-1595) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1398 XREFS 102450 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1594 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1596) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102451 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1597 {}}} CYCLES {}}
set a(0-1597) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1398 XREFS 102452 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1596 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1598) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102453 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1599 {}}} CYCLES {}}
set a(0-1599) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1398 XREFS 102454 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1598 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1600) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102455 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1601 {}}} CYCLES {}}
set a(0-1601) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1398 XREFS 102456 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1600 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1602) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102457 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1603 {}}} CYCLES {}}
set a(0-1603) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1398 XREFS 102458 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1602 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1604) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102459 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1605 {}}} CYCLES {}}
set a(0-1605) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1398 XREFS 102460 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1604 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1606) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102461 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1607 {}}} CYCLES {}}
set a(0-1607) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1398 XREFS 102462 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1606 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1608) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102463 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1398 XREFS 102464 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1608 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1610) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102465 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1611 {}}} CYCLES {}}
set a(0-1611) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1398 XREFS 102466 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1610 {}}} SUCCS {{258 0 0-1614 {}}} CYCLES {}}
set a(0-1612) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102467 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}}} SUCCS {{259 0 0-1613 {}}} CYCLES {}}
set a(0-1613) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1398 XREFS 102468 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {259 0 0-1612 {}}} SUCCS {{259 0 0-1614 {}}} CYCLES {}}
set a(0-1614) {NAME aif:nor TYPE NOR PAR 0-1398 XREFS 102469 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-1593 {}} {258 0 0-1611 {}} {258 0 0-1609 {}} {258 0 0-1607 {}} {258 0 0-1605 {}} {258 0 0-1603 {}} {258 0 0-1601 {}} {258 0 0-1599 {}} {258 0 0-1597 {}} {258 0 0-1595 {}} {259 0 0-1613 {}}} SUCCS {{259 0 0-1615 {}}} CYCLES {}}
set a(0-1615) {NAME if#4:and TYPE AND PAR 0-1398 XREFS 102470 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-1592 {}} {258 0 0-1418 {}} {259 0 0-1614 {}}} SUCCS {{258 0 0-1617 {}} {258 0 0-1621 {}} {258 0 0-1625 {}} {258 0 0-1629 {}}} CYCLES {}}
set a(0-1616) {NAME asn#285 TYPE ASSIGN PAR 0-1398 XREFS 102471 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-2059 {}}} SUCCS {{258 0 0-1619 {}} {256 0 0-2059 {}}} CYCLES {}}
set a(0-1617) {NAME not#33 TYPE NOT PAR 0-1398 XREFS 102472 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-1615 {}}} SUCCS {{259 0 0-1618 {}}} CYCLES {}}
set a(0-1618) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1398 XREFS 102473 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1617 {}}} SUCCS {{259 0 0-1619 {}}} CYCLES {}}
set a(0-1619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102474 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-1616 {}} {259 0 0-1618 {}}} SUCCS {{258 0 0-1695 {}} {258 0 0-1696 {}} {258 0 0-1697 {}} {258 0 0-1698 {}} {258 0 0-1699 {}} {258 0 0-1700 {}} {258 0 0-1701 {}} {258 0 0-1702 {}} {258 0 0-1703 {}} {258 0 0-1704 {}} {258 0 0-1712 {}}} CYCLES {}}
set a(0-1620) {NAME asn#286 TYPE ASSIGN PAR 0-1398 XREFS 102475 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-2060 {}}} SUCCS {{258 0 0-1623 {}} {256 0 0-2060 {}}} CYCLES {}}
set a(0-1621) {NAME not#34 TYPE NOT PAR 0-1398 XREFS 102476 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-1615 {}}} SUCCS {{259 0 0-1622 {}}} CYCLES {}}
set a(0-1622) {NAME exs#5 TYPE SIGNEXTEND PAR 0-1398 XREFS 102477 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-1621 {}}} SUCCS {{259 0 0-1623 {}}} CYCLES {}}
set a(0-1623) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102478 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-1620 {}} {259 0 0-1622 {}}} SUCCS {{258 0 0-1685 {}} {258 0 0-1686 {}} {258 0 0-1687 {}} {258 0 0-1688 {}} {258 0 0-1689 {}} {258 0 0-1690 {}} {258 0 0-1691 {}} {258 0 0-1692 {}} {258 0 0-1693 {}} {258 0 0-1694 {}} {258 0 0-1714 {}}} CYCLES {}}
set a(0-1624) {NAME asn#287 TYPE ASSIGN PAR 0-1398 XREFS 102479 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-2061 {}}} SUCCS {{258 0 0-1627 {}} {256 0 0-2061 {}}} CYCLES {}}
set a(0-1625) {NAME not#35 TYPE NOT PAR 0-1398 XREFS 102480 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-1615 {}}} SUCCS {{259 0 0-1626 {}}} CYCLES {}}
set a(0-1626) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1398 XREFS 102481 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-1625 {}}} SUCCS {{259 0 0-1627 {}}} CYCLES {}}
set a(0-1627) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102482 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-1624 {}} {259 0 0-1626 {}}} SUCCS {{258 0 0-1730 {}} {258 0 0-1731 {}} {258 0 0-1732 {}} {258 0 0-1733 {}} {258 0 0-1734 {}} {258 0 0-1735 {}} {258 0 0-1736 {}} {258 0 0-1737 {}} {258 0 0-1738 {}} {258 0 0-1739 {}} {258 0 0-1747 {}}} CYCLES {}}
set a(0-1628) {NAME asn#288 TYPE ASSIGN PAR 0-1398 XREFS 102483 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-2062 {}}} SUCCS {{258 0 0-1631 {}} {256 0 0-2062 {}}} CYCLES {}}
set a(0-1629) {NAME not#10 TYPE NOT PAR 0-1398 XREFS 102484 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-1615 {}}} SUCCS {{259 0 0-1630 {}}} CYCLES {}}
set a(0-1630) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1398 XREFS 102485 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-1629 {}}} SUCCS {{259 0 0-1631 {}}} CYCLES {}}
set a(0-1631) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102486 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-1628 {}} {259 0 0-1630 {}}} SUCCS {{258 0 0-1720 {}} {258 0 0-1721 {}} {258 0 0-1722 {}} {258 0 0-1723 {}} {258 0 0-1724 {}} {258 0 0-1725 {}} {258 0 0-1726 {}} {258 0 0-1727 {}} {258 0 0-1728 {}} {258 0 0-1729 {}} {258 0 0-1749 {}}} CYCLES {}}
set a(0-1632) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-1398 XREFS 102487 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{258 0 0-1451 {}}} SUCCS {{259 0 0-1633 {}}} CYCLES {}}
set a(0-1633) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1398 XREFS 102488 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.4206553701789505 1 0.9999999451789505} PREDS {{259 0 0-1632 {}}} SUCCS {{259 0 0-1634 {}}} CYCLES {}}
set a(0-1634) {NAME slc TYPE READSLICE PAR 0-1398 XREFS 102489 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-1633 {}}} SUCCS {{259 0 0-1635 {}} {258 0 0-1641 {}}} CYCLES {}}
set a(0-1635) {NAME asel#1 TYPE SELECT PAR 0-1398 XREFS 102490 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-1634 {}}} SUCCS {{146 0 0-1636 {}} {146 0 0-1637 {}} {146 0 0-1638 {}} {146 0 0-1639 {}} {146 0 0-1640 {}}} CYCLES {}}
set a(0-1636) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-1398 XREFS 102491 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-1635 {}} {258 0 0-1451 {}}} SUCCS {{259 0 0-1637 {}}} CYCLES {}}
set a(0-1637) {NAME aif#1:not#1 TYPE NOT PAR 0-1398 XREFS 102492 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-1635 {}} {259 0 0-1636 {}}} SUCCS {{259 0 0-1638 {}}} CYCLES {}}
set a(0-1638) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-1398 XREFS 102493 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 1 0.4884002237783222 2 0.10165337377832225} PREDS {{146 0 0-1635 {}} {259 0 0-1637 {}}} SUCCS {{259 0 0-1639 {}}} CYCLES {}}
set a(0-1639) {NAME aif#1:slc TYPE READSLICE PAR 0-1398 XREFS 102494 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-1635 {}} {259 0 0-1638 {}}} SUCCS {{259 0 0-1640 {}}} CYCLES {}}
set a(0-1640) {NAME if#5:not TYPE NOT PAR 0-1398 XREFS 102495 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-1635 {}} {259 0 0-1639 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1641) {NAME if#5:not#3 TYPE NOT PAR 0-1398 XREFS 102496 LOC {1 0.40355834999999995 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-1634 {}}} SUCCS {{259 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {NAME if#5:and TYPE AND PAR 0-1398 XREFS 102497 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-1640 {}} {258 0 0-1417 {}} {259 0 0-1641 {}}} SUCCS {{259 0 0-1643 {}} {258 0 0-1649 {}}} CYCLES {}}
set a(0-1643) {NAME asel#3 TYPE SELECT PAR 0-1398 XREFS 102498 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{259 0 0-1642 {}}} SUCCS {{146 0 0-1644 {}} {146 0 0-1645 {}} {146 0 0-1646 {}} {146 0 0-1647 {}} {146 0 0-1648 {}}} CYCLES {}}
set a(0-1644) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-1398 XREFS 102499 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-1643 {}} {258 0 0-1483 {}}} SUCCS {{259 0 0-1645 {}}} CYCLES {}}
set a(0-1645) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-1398 XREFS 102500 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-1643 {}} {259 0 0-1644 {}}} SUCCS {{259 0 0-1646 {}}} CYCLES {}}
set a(0-1646) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102501 LOC {1 0.4713032 1 0.488400275 1 0.488400275 1 0.5740326843138832 2 0.18728583431388318} PREDS {{146 0 0-1643 {}} {259 0 0-1645 {}}} SUCCS {{259 0 0-1647 {}}} CYCLES {}}
set a(0-1647) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-1398 XREFS 102502 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-1643 {}} {259 0 0-1646 {}}} SUCCS {{259 0 0-1648 {}}} CYCLES {}}
set a(0-1648) {NAME if#5:not#1 TYPE NOT PAR 0-1398 XREFS 102503 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-1643 {}} {259 0 0-1647 {}}} SUCCS {{259 0 0-1649 {}}} CYCLES {}}
set a(0-1649) {NAME if#5:and#1 TYPE AND PAR 0-1398 XREFS 102504 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{258 0 0-1642 {}} {258 0 0-1416 {}} {259 0 0-1648 {}}} SUCCS {{259 0 0-1650 {}} {258 0 0-1652 {}}} CYCLES {}}
set a(0-1650) {NAME asel#7 TYPE SELECT PAR 0-1398 XREFS 102505 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{259 0 0-1649 {}}} SUCCS {{146 0 0-1651 {}}} CYCLES {}}
set a(0-1651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1398 XREFS 102506 LOC {1 0.55693565 1 0.574032725 1 0.574032725 1 0.6176208398622739 2 0.23087398986227387} PREDS {{146 0 0-1650 {}} {258 0 0-1568 {}}} SUCCS {{259 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102507 LOC {1 0.600523825 1 0.6176208999999999 1 0.6176208999999999 1 0.6406814624999999 2 0.2539346125} PREDS {{258 0 0-1649 {}} {258 0 0-1568 {}} {258 0 0-1415 {}} {259 0 0-1651 {}}} SUCCS {{258 0 0-1680 {}} {258 0 0-2057 {}}} CYCLES {}}
set a(0-1653) {NAME aif#11:not#1 TYPE NOT PAR 0-1398 XREFS 102508 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-1451 {}}} SUCCS {{259 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1398 XREFS 102509 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-1653 {}}} SUCCS {{259 0 0-1655 {}}} CYCLES {}}
set a(0-1655) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102510 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-1654 {}}} SUCCS {{259 0 0-1656 {}}} CYCLES {}}
set a(0-1656) {NAME aif#11:slc TYPE READSLICE PAR 0-1398 XREFS 102511 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-1655 {}}} SUCCS {{259 0 0-1657 {}} {258 0 0-1663 {}}} CYCLES {}}
set a(0-1657) {NAME asel#13 TYPE SELECT PAR 0-1398 XREFS 102512 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-1656 {}}} SUCCS {{146 0 0-1658 {}} {146 0 0-1659 {}} {146 0 0-1660 {}} {146 0 0-1661 {}} {146 0 0-1662 {}}} CYCLES {}}
set a(0-1658) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1398 XREFS 102513 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-1657 {}} {258 0 0-1483 {}}} SUCCS {{259 0 0-1659 {}}} CYCLES {}}
set a(0-1659) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1398 XREFS 102514 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-1657 {}} {259 0 0-1658 {}}} SUCCS {{259 0 0-1660 {}}} CYCLES {}}
set a(0-1660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102515 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-1657 {}} {259 0 0-1659 {}}} SUCCS {{259 0 0-1661 {}}} CYCLES {}}
set a(0-1661) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1398 XREFS 102516 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-1657 {}} {259 0 0-1660 {}}} SUCCS {{259 0 0-1662 {}}} CYCLES {}}
set a(0-1662) {NAME if#6:not#1 TYPE NOT PAR 0-1398 XREFS 102517 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-1657 {}} {259 0 0-1661 {}}} SUCCS {{258 0 0-1664 {}}} CYCLES {}}
set a(0-1663) {NAME if#6:not TYPE NOT PAR 0-1398 XREFS 102518 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-1656 {}}} SUCCS {{259 0 0-1664 {}}} CYCLES {}}
set a(0-1664) {NAME if#6:and TYPE AND PAR 0-1398 XREFS 102519 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-1662 {}} {258 0 0-1414 {}} {259 0 0-1663 {}}} SUCCS {{259 0 0-1665 {}} {258 0 0-1676 {}}} CYCLES {}}
set a(0-1665) {NAME asel#17 TYPE SELECT PAR 0-1398 XREFS 102520 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-1664 {}}} SUCCS {{146 0 0-1666 {}} {146 0 0-1667 {}} {130 0 0-1668 {}} {130 0 0-1669 {}}} CYCLES {}}
set a(0-1666) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-1398 XREFS 102521 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-1665 {}} {258 0 0-1515 {}}} SUCCS {{259 0 0-1667 {}}} CYCLES {}}
set a(0-1667) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1398 XREFS 102522 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-1665 {}} {259 0 0-1666 {}}} SUCCS {{259 0 0-1668 {}}} CYCLES {}}
set a(0-1668) {NAME aif#17:slc TYPE READSLICE PAR 0-1398 XREFS 102523 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-1665 {}} {259 0 0-1667 {}}} SUCCS {{259 0 0-1669 {}} {258 0 0-1675 {}}} CYCLES {}}
set a(0-1669) {NAME aif#17:asel TYPE SELECT PAR 0-1398 XREFS 102524 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-1665 {}} {259 0 0-1668 {}}} SUCCS {{146 0 0-1670 {}} {146 0 0-1671 {}} {146 0 0-1672 {}} {146 0 0-1673 {}} {146 0 0-1674 {}}} CYCLES {}}
set a(0-1670) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1398 XREFS 102525 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-1669 {}} {258 0 0-1515 {}}} SUCCS {{259 0 0-1671 {}}} CYCLES {}}
set a(0-1671) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1398 XREFS 102526 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-1669 {}} {259 0 0-1670 {}}} SUCCS {{259 0 0-1672 {}}} CYCLES {}}
set a(0-1672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102527 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-1669 {}} {259 0 0-1671 {}}} SUCCS {{259 0 0-1673 {}}} CYCLES {}}
set a(0-1673) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1398 XREFS 102528 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-1669 {}} {259 0 0-1672 {}}} SUCCS {{259 0 0-1674 {}}} CYCLES {}}
set a(0-1674) {NAME if#6:not#2 TYPE NOT PAR 0-1398 XREFS 102529 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-1669 {}} {259 0 0-1673 {}}} SUCCS {{258 0 0-1676 {}}} CYCLES {}}
set a(0-1675) {NAME if#6:not#4 TYPE NOT PAR 0-1398 XREFS 102530 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-1668 {}}} SUCCS {{259 0 0-1676 {}}} CYCLES {}}
set a(0-1676) {NAME if#6:and#2 TYPE AND PAR 0-1398 XREFS 102531 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-1664 {}} {258 0 0-1674 {}} {258 0 0-1413 {}} {259 0 0-1675 {}}} SUCCS {{259 0 0-1677 {}} {258 0 0-1679 {}}} CYCLES {}}
set a(0-1677) {NAME sel#6 TYPE SELECT PAR 0-1398 XREFS 102532 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-1676 {}}} SUCCS {{146 0 0-1678 {}}} CYCLES {}}
set a(0-1678) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1398 XREFS 102533 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-1677 {}} {258 0 0-1571 {}}} SUCCS {{259 0 0-1679 {}}} CYCLES {}}
set a(0-1679) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102534 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-1676 {}} {258 0 0-1571 {}} {258 0 0-1412 {}} {259 0 0-1678 {}}} SUCCS {{258 0 0-1715 {}} {258 0 0-2058 {}}} CYCLES {}}
set a(0-1680) {NAME not#2 TYPE NOT PAR 0-1398 XREFS 102535 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{258 0 0-1652 {}}} SUCCS {{259 0 0-1681 {}}} CYCLES {}}
set a(0-1681) {NAME conc TYPE CONCATENATE PAR 0-1398 XREFS 102536 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{259 0 0-1680 {}}} SUCCS {{259 0 0-1682 {}}} CYCLES {}}
set a(0-1682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102537 LOC {1 0.623584425 1 0.6406815 1 0.6406815 1 0.689126084496936 2 0.30237923449693604} PREDS {{259 0 0-1681 {}}} SUCCS {{259 0 0-1683 {}}} CYCLES {}}
set a(0-1683) {NAME slc#2 TYPE READSLICE PAR 0-1398 XREFS 102538 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-1682 {}}} SUCCS {{259 0 0-1684 {}} {258 0 0-1711 {}} {258 0 0-1713 {}}} CYCLES {}}
set a(0-1684) {NAME sel#7 TYPE SELECT PAR 0-1398 XREFS 102539 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-1683 {}}} SUCCS {{146 0 0-1685 {}} {146 0 0-1686 {}} {146 0 0-1687 {}} {146 0 0-1688 {}} {146 0 0-1689 {}} {146 0 0-1690 {}} {146 0 0-1691 {}} {146 0 0-1692 {}} {146 0 0-1693 {}} {146 0 0-1694 {}} {146 0 0-1695 {}} {146 0 0-1696 {}} {146 0 0-1697 {}} {146 0 0-1698 {}} {146 0 0-1699 {}} {146 0 0-1700 {}} {146 0 0-1701 {}} {146 0 0-1702 {}} {146 0 0-1703 {}} {146 0 0-1704 {}} {130 0 0-1705 {}} {130 0 0-1706 {}}} CYCLES {}}
set a(0-1685) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-1398 XREFS 102540 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1686) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-1398 XREFS 102541 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1687) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-1398 XREFS 102542 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1688) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-1398 XREFS 102543 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1689) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-1398 XREFS 102544 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1690) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-1398 XREFS 102545 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1691) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-1398 XREFS 102546 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1692) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-1398 XREFS 102547 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1693) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-1398 XREFS 102548 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1694) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-1398 XREFS 102549 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1623 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1695) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1398 XREFS 102550 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1696) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1398 XREFS 102551 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1697) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1398 XREFS 102552 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1698) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1398 XREFS 102553 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1699) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1398 XREFS 102554 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1700) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1398 XREFS 102555 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1701) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1398 XREFS 102556 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1702) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1398 XREFS 102557 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1703) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1398 XREFS 102558 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{258 0 0-1705 {}}} CYCLES {}}
set a(0-1704) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1398 XREFS 102559 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1684 {}} {258 0 0-1619 {}}} SUCCS {{259 0 0-1705 {}}} CYCLES {}}
set a(0-1705) {NAME if#7:if:nor TYPE NOR PAR 0-1398 XREFS 102560 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-1684 {}} {258 0 0-1703 {}} {258 0 0-1702 {}} {258 0 0-1701 {}} {258 0 0-1700 {}} {258 0 0-1699 {}} {258 0 0-1698 {}} {258 0 0-1697 {}} {258 0 0-1696 {}} {258 0 0-1695 {}} {258 0 0-1694 {}} {258 0 0-1693 {}} {258 0 0-1692 {}} {258 0 0-1691 {}} {258 0 0-1690 {}} {258 0 0-1689 {}} {258 0 0-1688 {}} {258 0 0-1687 {}} {258 0 0-1686 {}} {258 0 0-1685 {}} {259 0 0-1704 {}}} SUCCS {{259 0 0-1706 {}} {258 0 0-1711 {}} {258 0 0-1713 {}}} CYCLES {}}
set a(0-1706) {NAME if#7:sel TYPE SELECT PAR 0-1398 XREFS 102561 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-1684 {}} {259 0 0-1705 {}}} SUCCS {{146 0 0-1707 {}} {146 0 0-1708 {}} {146 0 0-1709 {}} {146 0 0-1710 {}}} CYCLES {}}
set a(0-1707) {NAME asn#289 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102562 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-1706 {}}} SUCCS {{259 0 0-1708 {}}} CYCLES {}}
set a(0-1708) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102563 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-1706 {}} {259 0 0-1707 {}}} SUCCS {{258 0 0-1712 {}}} CYCLES {}}
set a(0-1709) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102564 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1706 {}}} SUCCS {{259 0 0-1710 {}}} CYCLES {}}
set a(0-1710) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102565 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-1706 {}} {259 0 0-1709 {}}} SUCCS {{258 0 0-1714 {}}} CYCLES {}}
set a(0-1711) {NAME and#7 TYPE AND PAR 0-1398 XREFS 102566 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.577167425} PREDS {{258 0 0-1683 {}} {258 0 0-1705 {}}} SUCCS {{259 0 0-1712 {}}} CYCLES {}}
set a(0-1712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102567 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-1619 {}} {258 0 0-1708 {}} {258 0 0-1411 {}} {259 0 0-1711 {}}} SUCCS {{258 0 0-1753 {}} {258 0 0-2059 {}}} CYCLES {}}
set a(0-1713) {NAME and#8 TYPE AND PAR 0-1398 XREFS 102568 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{258 0 0-1683 {}} {258 0 0-1705 {}}} SUCCS {{259 0 0-1714 {}}} CYCLES {}}
set a(0-1714) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102569 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 1 0.7121866874999999 2 0.3254398375} PREDS {{258 0 0-1623 {}} {258 0 0-1710 {}} {258 0 0-1410 {}} {259 0 0-1713 {}}} SUCCS {{258 0 0-1779 {}} {258 0 0-1824 {}} {258 0 0-1923 {}} {258 0 0-1924 {}} {258 0 0-1925 {}} {258 0 0-1926 {}} {258 0 0-1927 {}} {258 0 0-1928 {}} {258 0 0-1929 {}} {258 0 0-1930 {}} {258 0 0-1931 {}} {258 0 0-1932 {}} {258 0 0-2060 {}}} CYCLES {}}
set a(0-1715) {NAME not#3 TYPE NOT PAR 0-1398 XREFS 102570 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-1679 {}}} SUCCS {{259 0 0-1716 {}}} CYCLES {}}
set a(0-1716) {NAME conc#1 TYPE CONCATENATE PAR 0-1398 XREFS 102571 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-1715 {}}} SUCCS {{259 0 0-1717 {}}} CYCLES {}}
set a(0-1717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102572 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-1716 {}}} SUCCS {{259 0 0-1718 {}}} CYCLES {}}
set a(0-1718) {NAME slc#3 TYPE READSLICE PAR 0-1398 XREFS 102573 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-1717 {}}} SUCCS {{259 0 0-1719 {}} {258 0 0-1746 {}} {258 0 0-1748 {}}} CYCLES {}}
set a(0-1719) {NAME sel#9 TYPE SELECT PAR 0-1398 XREFS 102574 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-1718 {}}} SUCCS {{146 0 0-1720 {}} {146 0 0-1721 {}} {146 0 0-1722 {}} {146 0 0-1723 {}} {146 0 0-1724 {}} {146 0 0-1725 {}} {146 0 0-1726 {}} {146 0 0-1727 {}} {146 0 0-1728 {}} {146 0 0-1729 {}} {146 0 0-1730 {}} {146 0 0-1731 {}} {146 0 0-1732 {}} {146 0 0-1733 {}} {146 0 0-1734 {}} {146 0 0-1735 {}} {146 0 0-1736 {}} {146 0 0-1737 {}} {146 0 0-1738 {}} {146 0 0-1739 {}} {130 0 0-1740 {}} {130 0 0-1741 {}}} CYCLES {}}
set a(0-1720) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1398 XREFS 102575 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1721) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1398 XREFS 102576 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1722) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1398 XREFS 102577 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1723) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1398 XREFS 102578 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1724) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1398 XREFS 102579 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1725) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1398 XREFS 102580 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1726) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1398 XREFS 102581 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1727) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1398 XREFS 102582 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1728) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1398 XREFS 102583 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1729) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1398 XREFS 102584 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1631 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1730) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1398 XREFS 102585 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1731) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1398 XREFS 102586 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1732) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1398 XREFS 102587 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1733) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1398 XREFS 102588 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1734) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1398 XREFS 102589 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1735) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1398 XREFS 102590 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1736) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1398 XREFS 102591 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1737) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1398 XREFS 102592 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1738) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1398 XREFS 102593 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{258 0 0-1740 {}}} CYCLES {}}
set a(0-1739) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1398 XREFS 102594 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1719 {}} {258 0 0-1627 {}}} SUCCS {{259 0 0-1740 {}}} CYCLES {}}
set a(0-1740) {NAME if#9:if:nor TYPE NOR PAR 0-1398 XREFS 102595 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-1719 {}} {258 0 0-1738 {}} {258 0 0-1737 {}} {258 0 0-1736 {}} {258 0 0-1735 {}} {258 0 0-1734 {}} {258 0 0-1733 {}} {258 0 0-1732 {}} {258 0 0-1731 {}} {258 0 0-1730 {}} {258 0 0-1729 {}} {258 0 0-1728 {}} {258 0 0-1727 {}} {258 0 0-1726 {}} {258 0 0-1725 {}} {258 0 0-1724 {}} {258 0 0-1723 {}} {258 0 0-1722 {}} {258 0 0-1721 {}} {258 0 0-1720 {}} {259 0 0-1739 {}}} SUCCS {{259 0 0-1741 {}} {258 0 0-1746 {}} {258 0 0-1748 {}}} CYCLES {}}
set a(0-1741) {NAME if#9:sel TYPE SELECT PAR 0-1398 XREFS 102596 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-1719 {}} {259 0 0-1740 {}}} SUCCS {{146 0 0-1742 {}} {146 0 0-1743 {}} {146 0 0-1744 {}} {146 0 0-1745 {}}} CYCLES {}}
set a(0-1742) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102597 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1741 {}}} SUCCS {{259 0 0-1743 {}}} CYCLES {}}
set a(0-1743) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102598 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-1741 {}} {259 0 0-1742 {}}} SUCCS {{258 0 0-1747 {}}} CYCLES {}}
set a(0-1744) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102599 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-1741 {}}} SUCCS {{259 0 0-1745 {}}} CYCLES {}}
set a(0-1745) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102600 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-1741 {}} {259 0 0-1744 {}}} SUCCS {{258 0 0-1749 {}}} CYCLES {}}
set a(0-1746) {NAME and#9 TYPE AND PAR 0-1398 XREFS 102601 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-1718 {}} {258 0 0-1740 {}}} SUCCS {{259 0 0-1747 {}}} CYCLES {}}
set a(0-1747) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102602 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-1627 {}} {258 0 0-1743 {}} {258 0 0-1409 {}} {259 0 0-1746 {}}} SUCCS {{258 0 0-1760 {}} {258 0 0-2061 {}}} CYCLES {}}
set a(0-1748) {NAME and#10 TYPE AND PAR 0-1398 XREFS 102603 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-1718 {}} {258 0 0-1740 {}}} SUCCS {{259 0 0-1749 {}}} CYCLES {}}
set a(0-1749) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102604 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-1631 {}} {258 0 0-1745 {}} {258 0 0-1408 {}} {259 0 0-1748 {}}} SUCCS {{258 0 0-1809 {}} {258 0 0-2062 {}}} CYCLES {}}
set a(0-1750) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102605 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-1751 {}}} CYCLES {}}
set a(0-1751) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102606 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1750 {}}} SUCCS {{259 0 0-1752 {}}} CYCLES {}}
set a(0-1752) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-1398 XREFS 102607 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1751 {}}} SUCCS {{258 0 0-1755 {}}} CYCLES {}}
set a(0-1753) {NAME deltax_square_red:not TYPE NOT PAR 0-1398 XREFS 102608 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-1712 {}}} SUCCS {{259 0 0-1754 {}}} CYCLES {}}
set a(0-1754) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102609 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-1753 {}}} SUCCS {{259 0 0-1755 {}}} CYCLES {}}
set a(0-1755) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102610 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-1752 {}} {259 0 0-1754 {}}} SUCCS {{259 0 0-1756 {}}} CYCLES {}}
set a(0-1756) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-1398 XREFS 102611 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-1755 {}}} SUCCS {{258 0 0-1764 {}} {258 0 0-1766 {}} {258 0 0-1772 {}}} CYCLES {}}
set a(0-1757) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102612 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-1758 {}}} CYCLES {}}
set a(0-1758) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102613 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1757 {}}} SUCCS {{259 0 0-1759 {}}} CYCLES {}}
set a(0-1759) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1398 XREFS 102614 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1758 {}}} SUCCS {{258 0 0-1762 {}}} CYCLES {}}
set a(0-1760) {NAME deltax_square_blue:not TYPE NOT PAR 0-1398 XREFS 102615 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-1747 {}}} SUCCS {{259 0 0-1761 {}}} CYCLES {}}
set a(0-1761) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102616 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-1760 {}}} SUCCS {{259 0 0-1762 {}}} CYCLES {}}
set a(0-1762) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102617 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-1759 {}} {259 0 0-1761 {}}} SUCCS {{259 0 0-1763 {}}} CYCLES {}}
set a(0-1763) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1398 XREFS 102618 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-1762 {}}} SUCCS {{258 0 0-1794 {}} {258 0 0-1796 {}} {258 0 0-1802 {}}} CYCLES {}}
set a(0-1764) {NAME slc#10 TYPE READSLICE PAR 0-1398 XREFS 102619 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-1756 {}}} SUCCS {{259 0 0-1765 {}}} CYCLES {}}
set a(0-1765) {NAME asel#39 TYPE SELECT PAR 0-1398 XREFS 102620 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-1764 {}}} SUCCS {{146 0 0-1766 {}} {146 0 0-1767 {}} {146 0 0-1768 {}} {146 0 0-1769 {}} {146 0 0-1770 {}} {146 0 0-1771 {}}} CYCLES {}}
set a(0-1766) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-1398 XREFS 102621 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1765 {}} {258 0 0-1756 {}}} SUCCS {{259 0 0-1767 {}}} CYCLES {}}
set a(0-1767) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1398 XREFS 102622 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1765 {}} {259 0 0-1766 {}}} SUCCS {{259 0 0-1768 {}}} CYCLES {}}
set a(0-1768) {NAME if#15:conc TYPE CONCATENATE PAR 0-1398 XREFS 102623 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-1765 {}} {259 0 0-1767 {}}} SUCCS {{259 0 0-1769 {}}} CYCLES {}}
set a(0-1769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102624 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-1765 {}} {259 0 0-1768 {}}} SUCCS {{259 0 0-1770 {}}} CYCLES {}}
set a(0-1770) {NAME aif#39:slc TYPE READSLICE PAR 0-1398 XREFS 102625 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1765 {}} {259 0 0-1769 {}}} SUCCS {{259 0 0-1771 {}}} CYCLES {}}
set a(0-1771) {NAME if#15:not TYPE NOT PAR 0-1398 XREFS 102626 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1765 {}} {259 0 0-1770 {}}} SUCCS {{258 0 0-1774 {}}} CYCLES {}}
set a(0-1772) {NAME slc#6 TYPE READSLICE PAR 0-1398 XREFS 102627 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-1756 {}}} SUCCS {{259 0 0-1773 {}}} CYCLES {}}
set a(0-1773) {NAME if#15:not#2 TYPE NOT PAR 0-1398 XREFS 102628 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-1772 {}}} SUCCS {{259 0 0-1774 {}}} CYCLES {}}
set a(0-1774) {NAME if#15:and TYPE AND PAR 0-1398 XREFS 102629 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-1771 {}} {258 0 0-1407 {}} {259 0 0-1773 {}}} SUCCS {{259 0 0-1775 {}} {258 0 0-1793 {}}} CYCLES {}}
set a(0-1775) {NAME asel#41 TYPE SELECT PAR 0-1398 XREFS 102630 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-1774 {}}} SUCCS {{146 0 0-1776 {}} {146 0 0-1777 {}} {146 0 0-1778 {}} {146 0 0-1779 {}} {146 0 0-1780 {}} {146 0 0-1781 {}} {130 0 0-1782 {}} {146 0 0-1783 {}} {130 0 0-1784 {}}} CYCLES {}}
set a(0-1776) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102631 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1775 {}}} SUCCS {{259 0 0-1777 {}}} CYCLES {}}
set a(0-1777) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1398 XREFS 102632 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1775 {}} {259 0 0-1776 {}}} SUCCS {{259 0 0-1778 {}}} CYCLES {}}
set a(0-1778) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-1398 XREFS 102633 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1775 {}} {259 0 0-1777 {}}} SUCCS {{258 0 0-1781 {}}} CYCLES {}}
set a(0-1779) {NAME deltay_square_red:not TYPE NOT PAR 0-1398 XREFS 102634 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1775 {}} {258 0 0-1714 {}}} SUCCS {{259 0 0-1780 {}}} CYCLES {}}
set a(0-1780) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102635 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-1775 {}} {259 0 0-1779 {}}} SUCCS {{259 0 0-1781 {}}} CYCLES {}}
set a(0-1781) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102636 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-1775 {}} {258 0 0-1778 {}} {259 0 0-1780 {}}} SUCCS {{259 0 0-1782 {}}} CYCLES {}}
set a(0-1782) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-1398 XREFS 102637 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-1775 {}} {259 0 0-1781 {}}} SUCCS {{259 0 0-1783 {}} {258 0 0-1785 {}} {258 0 0-1791 {}}} CYCLES {}}
set a(0-1783) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-1398 XREFS 102638 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-1775 {}} {259 0 0-1782 {}}} SUCCS {{259 0 0-1784 {}}} CYCLES {}}
set a(0-1784) {NAME aif#41:asel TYPE SELECT PAR 0-1398 XREFS 102639 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-1775 {}} {259 0 0-1783 {}}} SUCCS {{146 0 0-1785 {}} {146 0 0-1786 {}} {146 0 0-1787 {}} {146 0 0-1788 {}} {146 0 0-1789 {}} {146 0 0-1790 {}}} CYCLES {}}
set a(0-1785) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-1398 XREFS 102640 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-1784 {}} {258 0 0-1782 {}}} SUCCS {{259 0 0-1786 {}}} CYCLES {}}
set a(0-1786) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1398 XREFS 102641 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-1784 {}} {259 0 0-1785 {}}} SUCCS {{259 0 0-1787 {}}} CYCLES {}}
set a(0-1787) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-1398 XREFS 102642 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-1784 {}} {259 0 0-1786 {}}} SUCCS {{259 0 0-1788 {}}} CYCLES {}}
set a(0-1788) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102643 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-1784 {}} {259 0 0-1787 {}}} SUCCS {{259 0 0-1789 {}}} CYCLES {}}
set a(0-1789) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1398 XREFS 102644 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-1784 {}} {259 0 0-1788 {}}} SUCCS {{259 0 0-1790 {}}} CYCLES {}}
set a(0-1790) {NAME if#15:not#1 TYPE NOT PAR 0-1398 XREFS 102645 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-1784 {}} {259 0 0-1789 {}}} SUCCS {{258 0 0-1793 {}}} CYCLES {}}
set a(0-1791) {NAME aif#41:slc TYPE READSLICE PAR 0-1398 XREFS 102646 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-1782 {}}} SUCCS {{259 0 0-1792 {}}} CYCLES {}}
set a(0-1792) {NAME if#15:not#3 TYPE NOT PAR 0-1398 XREFS 102647 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-1791 {}}} SUCCS {{259 0 0-1793 {}}} CYCLES {}}
set a(0-1793) {NAME if#15:and#2 TYPE AND PAR 0-1398 XREFS 102648 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-1774 {}} {258 0 0-1790 {}} {258 0 0-1406 {}} {259 0 0-1792 {}}} SUCCS {{258 0 0-2033 {}} {258 0 0-2038 {}} {258 0 0-2045 {}}} CYCLES {}}
set a(0-1794) {NAME slc#11 TYPE READSLICE PAR 0-1398 XREFS 102649 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-1763 {}}} SUCCS {{259 0 0-1795 {}}} CYCLES {}}
set a(0-1795) {NAME asel#45 TYPE SELECT PAR 0-1398 XREFS 102650 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-1794 {}}} SUCCS {{146 0 0-1796 {}} {146 0 0-1797 {}} {146 0 0-1798 {}} {146 0 0-1799 {}} {146 0 0-1800 {}} {146 0 0-1801 {}}} CYCLES {}}
set a(0-1796) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1398 XREFS 102651 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1795 {}} {258 0 0-1763 {}}} SUCCS {{259 0 0-1797 {}}} CYCLES {}}
set a(0-1797) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1398 XREFS 102652 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1795 {}} {259 0 0-1796 {}}} SUCCS {{259 0 0-1798 {}}} CYCLES {}}
set a(0-1798) {NAME if#16:conc TYPE CONCATENATE PAR 0-1398 XREFS 102653 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-1795 {}} {259 0 0-1797 {}}} SUCCS {{259 0 0-1799 {}}} CYCLES {}}
set a(0-1799) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102654 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-1795 {}} {259 0 0-1798 {}}} SUCCS {{259 0 0-1800 {}}} CYCLES {}}
set a(0-1800) {NAME aif#45:slc TYPE READSLICE PAR 0-1398 XREFS 102655 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-1795 {}} {259 0 0-1799 {}}} SUCCS {{259 0 0-1801 {}}} CYCLES {}}
set a(0-1801) {NAME if#16:not TYPE NOT PAR 0-1398 XREFS 102656 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-1795 {}} {259 0 0-1800 {}}} SUCCS {{258 0 0-1804 {}}} CYCLES {}}
set a(0-1802) {NAME slc#7 TYPE READSLICE PAR 0-1398 XREFS 102657 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-1763 {}}} SUCCS {{259 0 0-1803 {}}} CYCLES {}}
set a(0-1803) {NAME if#16:not#2 TYPE NOT PAR 0-1398 XREFS 102658 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-1802 {}}} SUCCS {{259 0 0-1804 {}}} CYCLES {}}
set a(0-1804) {NAME if#16:and TYPE AND PAR 0-1398 XREFS 102659 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-1801 {}} {258 0 0-1405 {}} {259 0 0-1803 {}}} SUCCS {{259 0 0-1805 {}} {258 0 0-1823 {}}} CYCLES {}}
set a(0-1805) {NAME asel#47 TYPE SELECT PAR 0-1398 XREFS 102660 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-1804 {}}} SUCCS {{146 0 0-1806 {}} {146 0 0-1807 {}} {146 0 0-1808 {}} {146 0 0-1809 {}} {146 0 0-1810 {}} {146 0 0-1811 {}} {130 0 0-1812 {}} {146 0 0-1813 {}} {130 0 0-1814 {}}} CYCLES {}}
set a(0-1806) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102661 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1805 {}}} SUCCS {{259 0 0-1807 {}}} CYCLES {}}
set a(0-1807) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1398 XREFS 102662 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1805 {}} {259 0 0-1806 {}}} SUCCS {{259 0 0-1808 {}}} CYCLES {}}
set a(0-1808) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1398 XREFS 102663 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1805 {}} {259 0 0-1807 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1809) {NAME deltay_square_blue:not TYPE NOT PAR 0-1398 XREFS 102664 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1805 {}} {258 0 0-1749 {}}} SUCCS {{259 0 0-1810 {}}} CYCLES {}}
set a(0-1810) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102665 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-1805 {}} {259 0 0-1809 {}}} SUCCS {{259 0 0-1811 {}}} CYCLES {}}
set a(0-1811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-1398 XREFS 102666 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-1805 {}} {258 0 0-1808 {}} {259 0 0-1810 {}}} SUCCS {{259 0 0-1812 {}}} CYCLES {}}
set a(0-1812) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1398 XREFS 102667 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-1805 {}} {259 0 0-1811 {}}} SUCCS {{259 0 0-1813 {}} {258 0 0-1815 {}} {258 0 0-1821 {}}} CYCLES {}}
set a(0-1813) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1398 XREFS 102668 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1805 {}} {259 0 0-1812 {}}} SUCCS {{259 0 0-1814 {}}} CYCLES {}}
set a(0-1814) {NAME aif#47:asel TYPE SELECT PAR 0-1398 XREFS 102669 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-1805 {}} {259 0 0-1813 {}}} SUCCS {{146 0 0-1815 {}} {146 0 0-1816 {}} {146 0 0-1817 {}} {146 0 0-1818 {}} {146 0 0-1819 {}} {146 0 0-1820 {}}} CYCLES {}}
set a(0-1815) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1398 XREFS 102670 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1814 {}} {258 0 0-1812 {}}} SUCCS {{259 0 0-1816 {}}} CYCLES {}}
set a(0-1816) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1398 XREFS 102671 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1814 {}} {259 0 0-1815 {}}} SUCCS {{259 0 0-1817 {}}} CYCLES {}}
set a(0-1817) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-1398 XREFS 102672 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-1814 {}} {259 0 0-1816 {}}} SUCCS {{259 0 0-1818 {}}} CYCLES {}}
set a(0-1818) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102673 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-1814 {}} {259 0 0-1817 {}}} SUCCS {{259 0 0-1819 {}}} CYCLES {}}
set a(0-1819) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1398 XREFS 102674 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1814 {}} {259 0 0-1818 {}}} SUCCS {{259 0 0-1820 {}}} CYCLES {}}
set a(0-1820) {NAME if#16:not#1 TYPE NOT PAR 0-1398 XREFS 102675 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1814 {}} {259 0 0-1819 {}}} SUCCS {{258 0 0-1823 {}}} CYCLES {}}
set a(0-1821) {NAME aif#47:slc TYPE READSLICE PAR 0-1398 XREFS 102676 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-1812 {}}} SUCCS {{259 0 0-1822 {}}} CYCLES {}}
set a(0-1822) {NAME if#16:not#3 TYPE NOT PAR 0-1398 XREFS 102677 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1821 {}}} SUCCS {{259 0 0-1823 {}}} CYCLES {}}
set a(0-1823) {NAME if#16:and#2 TYPE AND PAR 0-1398 XREFS 102678 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1804 {}} {258 0 0-1820 {}} {258 0 0-1404 {}} {259 0 0-1822 {}}} SUCCS {{258 0 0-2035 {}} {258 0 0-2040 {}} {258 0 0-2048 {}}} CYCLES {}}
set a(0-1824) {NAME volume_current:not TYPE NOT PAR 0-1398 XREFS 102679 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.325439875} PREDS {{258 0 0-1714 {}}} SUCCS {{259 0 0-1825 {}}} CYCLES {}}
set a(0-1825) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1398 XREFS 102680 LOC {1 0.69508965 1 0.712186725 1 0.712186725 1 0.7977126063734283 2 0.41096575637342836} PREDS {{259 0 0-1824 {}}} SUCCS {{259 0 0-1826 {}} {258 0 0-1828 {}} {258 0 0-1829 {}} {258 0 0-1832 {}} {258 0 0-1835 {}} {258 0 0-1839 {}} {258 0 0-1841 {}} {258 0 0-1847 {}} {258 0 0-1848 {}} {258 0 0-1865 {}} {258 0 0-1866 {}} {258 0 0-1869 {}} {258 0 0-1870 {}} {258 0 0-1872 {}} {258 0 0-1880 {}} {258 0 0-1886 {}} {258 0 0-1896 {}} {258 0 0-1898 {}}} CYCLES {}}
set a(0-1826) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-1398 XREFS 102681 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.469938725} PREDS {{259 0 0-1825 {}}} SUCCS {{259 0 0-1827 {}}} CYCLES {}}
set a(0-1827) {NAME volume_current:conc TYPE CONCATENATE PAR 0-1398 XREFS 102682 LOC {1 0.780615575 1 0.856685575 1 0.856685575 2 0.469938725} PREDS {{259 0 0-1826 {}}} SUCCS {{258 0 0-1834 {}}} CYCLES {}}
set a(0-1828) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-1398 XREFS 102683 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1831 {}}} CYCLES {}}
set a(0-1829) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-1398 XREFS 102684 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1830 {}}} CYCLES {}}
set a(0-1830) {NAME volume_current:exs#1 TYPE SIGNEXTEND PAR 0-1398 XREFS 102685 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{259 0 0-1829 {}}} SUCCS {{259 0 0-1831 {}}} CYCLES {}}
set a(0-1831) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102686 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{258 0 0-1828 {}} {259 0 0-1830 {}}} SUCCS {{258 0 0-1833 {}}} CYCLES {}}
set a(0-1832) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-1398 XREFS 102687 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1833 {}}} CYCLES {}}
set a(0-1833) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME volume_current:acc#4 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1398 XREFS 102688 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 1 0.856685534496936 2 0.46993868449693604} PREDS {{258 0 0-1831 {}} {259 0 0-1832 {}}} SUCCS {{259 0 0-1834 {}}} CYCLES {}}
set a(0-1834) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#6 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1398 XREFS 102689 LOC {1 0.839215325 1 0.856685575 1 0.856685575 1 0.9147197629329679 2 0.5279729129329679} PREDS {{258 0 0-1827 {}} {259 0 0-1833 {}}} SUCCS {{258 0 0-1852 {}}} CYCLES {}}
set a(0-1835) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-1398 XREFS 102690 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1836 {}}} CYCLES {}}
set a(0-1836) {NAME volume_current:not#1 TYPE NOT PAR 0-1398 XREFS 102691 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1835 {}}} SUCCS {{259 0 0-1837 {}}} CYCLES {}}
set a(0-1837) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-1398 XREFS 102692 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1836 {}}} SUCCS {{259 0 0-1838 {}}} CYCLES {}}
set a(0-1838) {NAME volume_current:conc#9 TYPE CONCATENATE PAR 0-1398 XREFS 102693 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1837 {}}} SUCCS {{258 0 0-1845 {}}} CYCLES {}}
set a(0-1839) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-1398 XREFS 102694 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1840 {}}} CYCLES {}}
set a(0-1840) {NAME volume_current:not#2 TYPE NOT PAR 0-1398 XREFS 102695 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1839 {}}} SUCCS {{258 0 0-1843 {}}} CYCLES {}}
set a(0-1841) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-1398 XREFS 102696 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1842 {}}} CYCLES {}}
set a(0-1842) {NAME volume_current:not#3 TYPE NOT PAR 0-1398 XREFS 102697 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1841 {}}} SUCCS {{259 0 0-1843 {}}} CYCLES {}}
set a(0-1843) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-1398 XREFS 102698 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-1840 {}} {259 0 0-1842 {}}} SUCCS {{259 0 0-1844 {}}} CYCLES {}}
set a(0-1844) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-1398 XREFS 102699 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-1843 {}}} SUCCS {{259 0 0-1845 {}}} CYCLES {}}
set a(0-1845) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#5 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-1398 XREFS 102700 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 1 0.8612246234103024 2 0.4744777734103024} PREDS {{258 0 0-1838 {}} {259 0 0-1844 {}}} SUCCS {{259 0 0-1846 {}}} CYCLES {}}
set a(0-1846) {NAME volume_current:slc TYPE READSLICE PAR 0-1398 XREFS 102701 LOC {1 0.8441276 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-1845 {}}} SUCCS {{258 0 0-1851 {}}} CYCLES {}}
set a(0-1847) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-1398 XREFS 102702 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1850 {}}} CYCLES {}}
set a(0-1848) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-1398 XREFS 102703 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1849 {}}} CYCLES {}}
set a(0-1849) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-1398 XREFS 102704 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-1848 {}}} SUCCS {{259 0 0-1850 {}}} CYCLES {}}
set a(0-1850) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-1398 XREFS 102705 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{258 0 0-1847 {}} {259 0 0-1849 {}}} SUCCS {{259 0 0-1851 {}}} CYCLES {}}
set a(0-1851) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1398 XREFS 102706 LOC {1 0.8441276 1 0.861224675 1 0.861224675 1 0.9147197657468814 2 0.5279729157468814} PREDS {{258 0 0-1846 {}} {259 0 0-1850 {}}} SUCCS {{259 0 0-1852 {}}} CYCLES {}}
set a(0-1852) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1398 XREFS 102707 LOC {1 0.8976227499999999 1 0.9147198249999999 1 0.9147198249999999 1 0.9727540129329678 2 0.5860071629329678} PREDS {{258 0 0-1834 {}} {259 0 0-1851 {}}} SUCCS {{259 0 0-1853 {}} {258 0 0-1854 {}} {258 0 0-1857 {}} {258 0 0-1859 {}} {258 0 0-1860 {}} {258 0 0-1862 {}} {258 0 0-1889 {}} {258 0 0-1890 {}}} CYCLES {}}
set a(0-1853) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-1398 XREFS 102708 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{259 0 0-1852 {}}} SUCCS {{258 0 0-1856 {}}} CYCLES {}}
set a(0-1854) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-1398 XREFS 102709 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-1852 {}}} SUCCS {{259 0 0-1855 {}}} CYCLES {}}
set a(0-1855) {NAME volume_current:exs#2 TYPE SIGNEXTEND PAR 0-1398 XREFS 102710 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{259 0 0-1854 {}}} SUCCS {{259 0 0-1856 {}}} CYCLES {}}
set a(0-1856) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-1398 XREFS 102711 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{258 0 0-1853 {}} {259 0 0-1855 {}}} SUCCS {{258 0 0-1858 {}}} CYCLES {}}
set a(0-1857) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-1398 XREFS 102712 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-1852 {}}} SUCCS {{259 0 0-1858 {}}} CYCLES {}}
set a(0-1858) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME volume_current:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102713 LOC {2 0.0 2 0.586007225 2 0.586007225 2 0.634451809496936 2 0.634451809496936} PREDS {{258 0 0-1856 {}} {259 0 0-1857 {}}} SUCCS {{258 0 0-1864 {}}} CYCLES {}}
set a(0-1859) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-1398 XREFS 102714 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-1852 {}}} SUCCS {{258 0 0-1863 {}}} CYCLES {}}
set a(0-1860) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-1398 XREFS 102715 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-1852 {}}} SUCCS {{259 0 0-1861 {}}} CYCLES {}}
set a(0-1861) {NAME volume_current:exs#3 TYPE SIGNEXTEND PAR 0-1398 XREFS 102716 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{259 0 0-1860 {}}} SUCCS {{258 0 0-1863 {}}} CYCLES {}}
set a(0-1862) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-1398 XREFS 102717 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-1852 {}}} SUCCS {{259 0 0-1863 {}}} CYCLES {}}
set a(0-1863) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-1398 XREFS 102718 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{258 0 0-1861 {}} {258 0 0-1859 {}} {259 0 0-1862 {}}} SUCCS {{259 0 0-1864 {}}} CYCLES {}}
set a(0-1864) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-1398 XREFS 102719 LOC {2 0.048444625 2 0.6344518499999999 2 0.6344518499999999 2 0.6979638234103024 2 0.6979638234103024} PREDS {{258 0 0-1858 {}} {259 0 0-1863 {}}} SUCCS {{258 0 0-1873 {}} {258 0 0-1875 {}} {258 0 0-1876 {}} {258 0 0-1877 {}} {258 0 0-1878 {}} {258 0 0-1879 {}} {258 0 0-1897 {}}} CYCLES {}}
set a(0-1865) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-1398 XREFS 102720 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1867 {}}} CYCLES {}}
set a(0-1866) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-1398 XREFS 102721 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1867 {}}} CYCLES {}}
set a(0-1867) {NAME volume_current:conc#7 TYPE CONCATENATE PAR 0-1398 XREFS 102722 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1865 {}} {259 0 0-1866 {}}} SUCCS {{259 0 0-1868 {}}} CYCLES {}}
set a(0-1868) {NAME volume_current:conc#16 TYPE CONCATENATE PAR 0-1398 XREFS 102723 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-1867 {}}} SUCCS {{258 0 0-1884 {}}} CYCLES {}}
set a(0-1869) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-1398 XREFS 102724 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1871 {}}} CYCLES {}}
set a(0-1870) {NAME volume_current:slc(acc.idiv)#11 TYPE READSLICE PAR 0-1398 XREFS 102725 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1871 {}}} CYCLES {}}
set a(0-1871) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-1398 XREFS 102726 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1869 {}} {259 0 0-1870 {}}} SUCCS {{258 0 0-1883 {}}} CYCLES {}}
set a(0-1872) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-1398 XREFS 102727 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1882 {}}} CYCLES {}}
set a(0-1873) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-1398 XREFS 102728 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{259 0 0-1874 {}}} CYCLES {}}
set a(0-1874) {NAME volume_current:not#5 TYPE NOT PAR 0-1398 XREFS 102729 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-1873 {}}} SUCCS {{258 0 0-1882 {}}} CYCLES {}}
set a(0-1875) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-1398 XREFS 102730 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1881 {}}} CYCLES {}}
set a(0-1876) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-1398 XREFS 102731 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1881 {}}} CYCLES {}}
set a(0-1877) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-1398 XREFS 102732 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1881 {}}} CYCLES {}}
set a(0-1878) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-1398 XREFS 102733 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1881 {}}} CYCLES {}}
set a(0-1879) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-1398 XREFS 102734 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1881 {}}} CYCLES {}}
set a(0-1880) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-1398 XREFS 102735 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1881 {}}} CYCLES {}}
set a(0-1881) {NAME volume_current:or TYPE OR PAR 0-1398 XREFS 102736 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1879 {}} {258 0 0-1878 {}} {258 0 0-1877 {}} {258 0 0-1876 {}} {258 0 0-1875 {}} {259 0 0-1880 {}}} SUCCS {{259 0 0-1882 {}}} CYCLES {}}
set a(0-1882) {NAME and#1 TYPE AND PAR 0-1398 XREFS 102737 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1874 {}} {258 0 0-1872 {}} {259 0 0-1881 {}}} SUCCS {{259 0 0-1883 {}}} CYCLES {}}
set a(0-1883) {NAME volume_current:conc#17 TYPE CONCATENATE PAR 0-1398 XREFS 102738 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-1871 {}} {259 0 0-1882 {}}} SUCCS {{259 0 0-1884 {}}} CYCLES {}}
set a(0-1884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#10 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1398 XREFS 102739 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7513108951789504 2 0.7513108951789504} PREDS {{258 0 0-1868 {}} {259 0 0-1883 {}}} SUCCS {{259 0 0-1885 {}}} CYCLES {}}
set a(0-1885) {NAME volume_current:slc#3 TYPE READSLICE PAR 0-1398 XREFS 102740 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-1884 {}}} SUCCS {{258 0 0-1904 {}}} CYCLES {}}
set a(0-1886) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-1398 XREFS 102741 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.6968190999999999} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1887 {}}} CYCLES {}}
set a(0-1887) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-1398 XREFS 102742 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-1886 {}}} SUCCS {{259 0 0-1888 {}}} CYCLES {}}
set a(0-1888) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-1398 XREFS 102743 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-1887 {}}} SUCCS {{258 0 0-1893 {}}} CYCLES {}}
set a(0-1889) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-1398 XREFS 102744 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-1852 {}}} SUCCS {{258 0 0-1892 {}}} CYCLES {}}
set a(0-1890) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-1398 XREFS 102745 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-1852 {}}} SUCCS {{259 0 0-1891 {}}} CYCLES {}}
set a(0-1891) {NAME volume_current:not#6 TYPE NOT PAR 0-1398 XREFS 102746 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-1890 {}}} SUCCS {{259 0 0-1892 {}}} CYCLES {}}
set a(0-1892) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-1398 XREFS 102747 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-1889 {}} {259 0 0-1891 {}}} SUCCS {{259 0 0-1893 {}}} CYCLES {}}
set a(0-1893) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-1398 XREFS 102748 LOC {1 0.955657 1 0.972754075 1 0.972754075 1 0.9999999520708271 2 0.7240649770708271} PREDS {{258 0 0-1888 {}} {259 0 0-1892 {}}} SUCCS {{259 0 0-1894 {}}} CYCLES {}}
set a(0-1894) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-1398 XREFS 102749 LOC {1 0.982902925 1 1.0 1 1.0 2 0.7240650249999999} PREDS {{259 0 0-1893 {}}} SUCCS {{259 0 0-1895 {}}} CYCLES {}}
set a(0-1895) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-1398 XREFS 102750 LOC {1 0.982902925 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{259 0 0-1894 {}}} SUCCS {{258 0 0-1902 {}}} CYCLES {}}
set a(0-1896) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-1398 XREFS 102751 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-1825 {}}} SUCCS {{258 0 0-1901 {}}} CYCLES {}}
set a(0-1897) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-1398 XREFS 102752 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-1864 {}}} SUCCS {{258 0 0-1900 {}}} CYCLES {}}
set a(0-1898) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-1398 XREFS 102753 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-1825 {}}} SUCCS {{259 0 0-1899 {}}} CYCLES {}}
set a(0-1899) {NAME volume_current:not#4 TYPE NOT PAR 0-1398 XREFS 102754 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{259 0 0-1898 {}}} SUCCS {{259 0 0-1900 {}}} CYCLES {}}
set a(0-1900) {NAME volume_current:nand TYPE NAND PAR 0-1398 XREFS 102755 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-1897 {}} {259 0 0-1899 {}}} SUCCS {{259 0 0-1901 {}}} CYCLES {}}
set a(0-1901) {NAME volume_current:conc#15 TYPE CONCATENATE PAR 0-1398 XREFS 102756 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{258 0 0-1896 {}} {259 0 0-1900 {}}} SUCCS {{259 0 0-1902 {}}} CYCLES {}}
set a(0-1902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-1398 XREFS 102757 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7513109020708271 2 0.7513109020708271} PREDS {{258 0 0-1895 {}} {259 0 0-1901 {}}} SUCCS {{259 0 0-1903 {}}} CYCLES {}}
set a(0-1903) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-1398 XREFS 102758 LOC {2 0.139202575 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-1902 {}}} SUCCS {{259 0 0-1904 {}}} CYCLES {}}
set a(0-1904) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1398 XREFS 102759 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.8046579701789505 2 0.8046579701789505} PREDS {{258 0 0-1885 {}} {259 0 0-1903 {}}} SUCCS {{259 0 0-1905 {}} {258 0 0-1922 {}}} CYCLES {}}
set a(0-1905) {NAME if#17:conc TYPE CONCATENATE PAR 0-1398 XREFS 102760 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-1904 {}}} SUCCS {{258 0 0-1909 {}}} CYCLES {}}
set a(0-1906) {NAME if#17:asn TYPE ASSIGN PAR 0-1398 XREFS 102761 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{262 0 0-2063 {}}} SUCCS {{259 0 0-1907 {}} {256 0 0-2063 {}}} CYCLES {}}
set a(0-1907) {NAME not#9 TYPE NOT PAR 0-1398 XREFS 102762 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-1906 {}}} SUCCS {{259 0 0-1908 {}}} CYCLES {}}
set a(0-1908) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-1398 XREFS 102763 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-1907 {}}} SUCCS {{259 0 0-1909 {}}} CYCLES {}}
set a(0-1909) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-1398 XREFS 102764 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8681699984103024 2 0.8681699984103024} PREDS {{258 0 0-1905 {}} {259 0 0-1908 {}}} SUCCS {{259 0 0-1910 {}}} CYCLES {}}
set a(0-1910) {NAME if#17:slc TYPE READSLICE PAR 0-1398 XREFS 102765 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-1909 {}}} SUCCS {{259 0 0-1911 {}} {258 0 0-1915 {}}} CYCLES {}}
set a(0-1911) {NAME if#17:slc(acc#10.cse) TYPE READSLICE PAR 0-1398 XREFS 102766 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-1910 {}}} SUCCS {{259 0 0-1912 {}}} CYCLES {}}
set a(0-1912) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-1398 XREFS 102767 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.9117581648622738 2 0.9117581648622738} PREDS {{259 0 0-1911 {}}} SUCCS {{259 0 0-1913 {}}} CYCLES {}}
set a(0-1913) {NAME slc#8 TYPE READSLICE PAR 0-1398 XREFS 102768 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-1912 {}}} SUCCS {{259 0 0-1914 {}} {258 0 0-1920 {}}} CYCLES {}}
set a(0-1914) {NAME asel#51 TYPE SELECT PAR 0-1398 XREFS 102769 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-1913 {}}} SUCCS {{146 0 0-1915 {}} {146 0 0-1916 {}} {146 0 0-1917 {}} {146 0 0-1918 {}}} CYCLES {}}
set a(0-1915) {NAME aif#51:not#1 TYPE NOT PAR 0-1398 XREFS 102770 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{146 0 0-1914 {}} {258 0 0-1910 {}}} SUCCS {{259 0 0-1916 {}}} CYCLES {}}
set a(0-1916) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1398 XREFS 102771 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9605325755936803 2 0.9605325755936803} PREDS {{146 0 0-1914 {}} {259 0 0-1915 {}}} SUCCS {{259 0 0-1917 {}}} CYCLES {}}
set a(0-1917) {NAME aif#51:slc TYPE READSLICE PAR 0-1398 XREFS 102772 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-1914 {}} {259 0 0-1916 {}}} SUCCS {{259 0 0-1918 {}}} CYCLES {}}
set a(0-1918) {NAME if#17:not TYPE NOT PAR 0-1398 XREFS 102773 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-1914 {}} {259 0 0-1917 {}}} SUCCS {{258 0 0-1921 {}}} CYCLES {}}
set a(0-1919) {NAME asn#297 TYPE ASSIGN PAR 0-1398 XREFS 102774 LOC {1 0.397586 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{262 0 0-2063 {}}} SUCCS {{258 0 0-1922 {}} {256 0 0-2063 {}}} CYCLES {}}
set a(0-1920) {NAME if#17:not#1 TYPE NOT PAR 0-1398 XREFS 102775 LOC {2 0.325751 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-1913 {}}} SUCCS {{259 0 0-1921 {}}} CYCLES {}}
set a(0-1921) {NAME if#17:and TYPE AND PAR 0-1398 XREFS 102776 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-1918 {}} {258 0 0-1403 {}} {259 0 0-1920 {}}} SUCCS {{259 0 0-1922 {}}} CYCLES {}}
set a(0-1922) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1398 XREFS 102777 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9835931874999999 2 0.9835931874999999} PREDS {{258 0 0-1919 {}} {258 0 0-1904 {}} {259 0 0-1921 {}}} SUCCS {{258 0 0-1935 {}} {258 0 0-2063 {}}} CYCLES {}}
set a(0-1923) {NAME slc(red_xy(1).sva.dfm#2.svs) TYPE READSLICE PAR 0-1398 XREFS 102778 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1924) {NAME slc(red_xy(1).sva.dfm#2.svs)#1 TYPE READSLICE PAR 0-1398 XREFS 102779 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1925) {NAME slc(red_xy(1).sva.dfm#2.svs)#2 TYPE READSLICE PAR 0-1398 XREFS 102780 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1926) {NAME slc(red_xy(1).sva.dfm#2.svs)#3 TYPE READSLICE PAR 0-1398 XREFS 102781 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1927) {NAME slc(red_xy(1).sva.dfm#2.svs)#4 TYPE READSLICE PAR 0-1398 XREFS 102782 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1928) {NAME slc(red_xy(1).sva.dfm#2.svs)#5 TYPE READSLICE PAR 0-1398 XREFS 102783 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1929) {NAME slc(red_xy(1).sva.dfm#2.svs)#6 TYPE READSLICE PAR 0-1398 XREFS 102784 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1930) {NAME slc(red_xy(1).sva.dfm#2.svs)#7 TYPE READSLICE PAR 0-1398 XREFS 102785 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1931) {NAME slc(red_xy(1).sva.dfm#2.svs)#8 TYPE READSLICE PAR 0-1398 XREFS 102786 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{258 0 0-1933 {}}} CYCLES {}}
set a(0-1932) {NAME slc(red_xy(1).sva.dfm#2.svs)#9 TYPE READSLICE PAR 0-1398 XREFS 102787 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1714 {}}} SUCCS {{259 0 0-1933 {}}} CYCLES {}}
set a(0-1933) {NAME or#3 TYPE OR PAR 0-1398 XREFS 102788 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-1931 {}} {258 0 0-1930 {}} {258 0 0-1929 {}} {258 0 0-1928 {}} {258 0 0-1927 {}} {258 0 0-1926 {}} {258 0 0-1925 {}} {258 0 0-1924 {}} {258 0 0-1923 {}} {259 0 0-1932 {}}} SUCCS {{259 0 0-1934 {}}} CYCLES {}}
set a(0-1934) {NAME exs#14 TYPE SIGNEXTEND PAR 0-1398 XREFS 102789 LOC {1 0.69508965 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{259 0 0-1933 {}}} SUCCS {{259 0 0-1935 {}}} CYCLES {}}
set a(0-1935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#15 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102790 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-1922 {}} {259 0 0-1934 {}}} SUCCS {{259 0 0-1936 {}}} CYCLES {}}
set a(0-1936) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME if#18:io_write(volume:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1398 XREFS 102791 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1936 {}} {80 0 0-2053 {}} {259 0 0-1935 {}}} SUCCS {{260 0 0-1936 {}} {80 0 0-2053 {}}} CYCLES {}}
set a(0-1937) {NAME osel#2 TYPE SELECT PAR 0-1398 XREFS 102792 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1592 {}}} SUCCS {{146 0 0-1938 {}} {146 0 0-1939 {}} {146 0 0-1940 {}} {146 0 0-1941 {}} {146 0 0-1942 {}} {146 0 0-1943 {}} {146 0 0-1944 {}} {146 0 0-1945 {}} {146 0 0-1946 {}} {146 0 0-1947 {}} {146 0 0-1948 {}} {146 0 0-1949 {}} {146 0 0-1950 {}} {146 0 0-1951 {}} {146 0 0-1952 {}} {146 0 0-1953 {}} {146 0 0-1954 {}} {146 0 0-1955 {}} {146 0 0-1956 {}} {146 0 0-1957 {}} {146 0 0-1958 {}} {146 0 0-1959 {}}} CYCLES {}}
set a(0-1938) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102793 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1939 {}}} CYCLES {}}
set a(0-1939) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102794 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1938 {}}} SUCCS {{258 0 0-1959 {}}} CYCLES {}}
set a(0-1940) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102795 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1941 {}}} CYCLES {}}
set a(0-1941) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1398 XREFS 102796 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1940 {}}} SUCCS {{258 0 0-1959 {}}} CYCLES {}}
set a(0-1942) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102797 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1943 {}}} CYCLES {}}
set a(0-1943) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102798 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1942 {}}} SUCCS {{258 0 0-1959 {}}} CYCLES {}}
set a(0-1944) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102799 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1945 {}}} CYCLES {}}
set a(0-1945) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1398 XREFS 102800 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1944 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1946) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102801 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1947 {}}} CYCLES {}}
set a(0-1947) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1398 XREFS 102802 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1946 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1948) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102803 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1949 {}}} CYCLES {}}
set a(0-1949) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102804 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1948 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1950) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102805 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1951 {}}} CYCLES {}}
set a(0-1951) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102806 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1950 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1952) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102807 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1953 {}}} CYCLES {}}
set a(0-1953) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102808 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1952 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1954) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102809 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1955 {}}} CYCLES {}}
set a(0-1955) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102810 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1954 {}}} SUCCS {{258 0 0-1958 {}}} CYCLES {}}
set a(0-1956) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102811 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}}} SUCCS {{259 0 0-1957 {}}} CYCLES {}}
set a(0-1957) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102812 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {259 0 0-1956 {}}} SUCCS {{259 0 0-1958 {}}} CYCLES {}}
set a(0-1958) {NAME oelse#2:nor TYPE NOR PAR 0-1398 XREFS 102813 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {258 0 0-1955 {}} {258 0 0-1953 {}} {258 0 0-1951 {}} {258 0 0-1949 {}} {258 0 0-1947 {}} {258 0 0-1945 {}} {259 0 0-1957 {}}} SUCCS {{259 0 0-1959 {}}} CYCLES {}}
set a(0-1959) {NAME oelse#2:and TYPE AND PAR 0-1398 XREFS 102814 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1937 {}} {258 0 0-1943 {}} {258 0 0-1941 {}} {258 0 0-1939 {}} {259 0 0-1958 {}}} SUCCS {{259 0 0-1960 {}}} CYCLES {}}
set a(0-1960) {NAME if#19:or TYPE OR PAR 0-1398 XREFS 102815 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1592 {}} {258 0 0-1402 {}} {259 0 0-1959 {}}} SUCCS {{259 0 0-1961 {}} {258 0 0-1984 {}}} CYCLES {}}
set a(0-1961) {NAME osel#3 TYPE SELECT PAR 0-1398 XREFS 102816 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1960 {}}} SUCCS {{146 0 0-1962 {}} {146 0 0-1963 {}} {146 0 0-1964 {}} {146 0 0-1965 {}} {146 0 0-1966 {}} {146 0 0-1967 {}} {146 0 0-1968 {}} {146 0 0-1969 {}} {146 0 0-1970 {}} {146 0 0-1971 {}} {146 0 0-1972 {}} {146 0 0-1973 {}} {146 0 0-1974 {}} {146 0 0-1975 {}} {146 0 0-1976 {}} {146 0 0-1977 {}} {146 0 0-1978 {}} {146 0 0-1979 {}} {146 0 0-1980 {}} {146 0 0-1981 {}} {146 0 0-1982 {}} {146 0 0-1983 {}}} CYCLES {}}
set a(0-1962) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102817 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1963 {}}} CYCLES {}}
set a(0-1963) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102818 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1962 {}}} SUCCS {{258 0 0-1983 {}}} CYCLES {}}
set a(0-1964) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102819 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1398 XREFS 102820 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1964 {}}} SUCCS {{258 0 0-1983 {}}} CYCLES {}}
set a(0-1966) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102821 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1967 {}}} CYCLES {}}
set a(0-1967) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102822 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1966 {}}} SUCCS {{258 0 0-1983 {}}} CYCLES {}}
set a(0-1968) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102823 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1969 {}}} CYCLES {}}
set a(0-1969) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1398 XREFS 102824 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1968 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1970) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102825 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1971 {}}} CYCLES {}}
set a(0-1971) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1398 XREFS 102826 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1970 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1972) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102827 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1973 {}}} CYCLES {}}
set a(0-1973) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102828 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1972 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1974) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102829 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1975 {}}} CYCLES {}}
set a(0-1975) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102830 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1974 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1976) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102831 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1977 {}}} CYCLES {}}
set a(0-1977) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102832 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1976 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1978) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102833 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1979 {}}} CYCLES {}}
set a(0-1979) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102834 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1978 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1980) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102835 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1981 {}}} CYCLES {}}
set a(0-1981) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102836 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {259 0 0-1980 {}}} SUCCS {{259 0 0-1982 {}}} CYCLES {}}
set a(0-1982) {NAME oelse#3:nor TYPE NOR PAR 0-1398 XREFS 102837 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {258 0 0-1979 {}} {258 0 0-1977 {}} {258 0 0-1975 {}} {258 0 0-1973 {}} {258 0 0-1971 {}} {258 0 0-1969 {}} {259 0 0-1981 {}}} SUCCS {{259 0 0-1983 {}}} CYCLES {}}
set a(0-1983) {NAME oelse#3:and TYPE AND PAR 0-1398 XREFS 102838 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1961 {}} {258 0 0-1967 {}} {258 0 0-1965 {}} {258 0 0-1963 {}} {259 0 0-1982 {}}} SUCCS {{259 0 0-1984 {}}} CYCLES {}}
set a(0-1984) {NAME if#19:or#1 TYPE OR PAR 0-1398 XREFS 102839 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1960 {}} {258 0 0-1401 {}} {259 0 0-1983 {}}} SUCCS {{259 0 0-1985 {}} {258 0 0-2008 {}}} CYCLES {}}
set a(0-1985) {NAME osel#4 TYPE SELECT PAR 0-1398 XREFS 102840 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1984 {}}} SUCCS {{146 0 0-1986 {}} {146 0 0-1987 {}} {146 0 0-1988 {}} {146 0 0-1989 {}} {146 0 0-1990 {}} {146 0 0-1991 {}} {146 0 0-1992 {}} {146 0 0-1993 {}} {146 0 0-1994 {}} {146 0 0-1995 {}} {146 0 0-1996 {}} {146 0 0-1997 {}} {146 0 0-1998 {}} {146 0 0-1999 {}} {146 0 0-2000 {}} {146 0 0-2001 {}} {146 0 0-2002 {}} {146 0 0-2003 {}} {146 0 0-2004 {}} {146 0 0-2005 {}} {146 0 0-2006 {}} {146 0 0-2007 {}}} CYCLES {}}
set a(0-1986) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102841 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1987 {}}} CYCLES {}}
set a(0-1987) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102842 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1986 {}}} SUCCS {{258 0 0-2007 {}}} CYCLES {}}
set a(0-1988) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102843 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1989 {}}} CYCLES {}}
set a(0-1989) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1398 XREFS 102844 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1988 {}}} SUCCS {{258 0 0-2007 {}}} CYCLES {}}
set a(0-1990) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102845 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1991 {}}} CYCLES {}}
set a(0-1991) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102846 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1990 {}}} SUCCS {{258 0 0-2007 {}}} CYCLES {}}
set a(0-1992) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102847 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1993 {}}} CYCLES {}}
set a(0-1993) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1398 XREFS 102848 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1992 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-1994) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102849 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1995 {}}} CYCLES {}}
set a(0-1995) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1398 XREFS 102850 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1994 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-1996) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102851 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1997 {}}} CYCLES {}}
set a(0-1997) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102852 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1996 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-1998) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102853 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-1999 {}}} CYCLES {}}
set a(0-1999) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102854 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-1998 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-2000) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102855 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-2001 {}}} CYCLES {}}
set a(0-2001) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102856 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-2000 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-2002) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102857 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-2003 {}}} CYCLES {}}
set a(0-2003) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102858 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-2002 {}}} SUCCS {{258 0 0-2006 {}}} CYCLES {}}
set a(0-2004) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102859 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}}} SUCCS {{259 0 0-2005 {}}} CYCLES {}}
set a(0-2005) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102860 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {259 0 0-2004 {}}} SUCCS {{259 0 0-2006 {}}} CYCLES {}}
set a(0-2006) {NAME oelse#4:nor TYPE NOR PAR 0-1398 XREFS 102861 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {258 0 0-2003 {}} {258 0 0-2001 {}} {258 0 0-1999 {}} {258 0 0-1997 {}} {258 0 0-1995 {}} {258 0 0-1993 {}} {259 0 0-2005 {}}} SUCCS {{259 0 0-2007 {}}} CYCLES {}}
set a(0-2007) {NAME oelse#4:and TYPE AND PAR 0-1398 XREFS 102862 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1985 {}} {258 0 0-1991 {}} {258 0 0-1989 {}} {258 0 0-1987 {}} {259 0 0-2006 {}}} SUCCS {{259 0 0-2008 {}}} CYCLES {}}
set a(0-2008) {NAME if#19:or#2 TYPE OR PAR 0-1398 XREFS 102863 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1984 {}} {258 0 0-1400 {}} {259 0 0-2007 {}}} SUCCS {{259 0 0-2009 {}} {258 0 0-2032 {}}} CYCLES {}}
set a(0-2009) {NAME osel#5 TYPE SELECT PAR 0-1398 XREFS 102864 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-2008 {}}} SUCCS {{146 0 0-2010 {}} {146 0 0-2011 {}} {146 0 0-2012 {}} {146 0 0-2013 {}} {146 0 0-2014 {}} {146 0 0-2015 {}} {146 0 0-2016 {}} {146 0 0-2017 {}} {146 0 0-2018 {}} {146 0 0-2019 {}} {146 0 0-2020 {}} {146 0 0-2021 {}} {146 0 0-2022 {}} {146 0 0-2023 {}} {146 0 0-2024 {}} {146 0 0-2025 {}} {146 0 0-2026 {}} {146 0 0-2027 {}} {146 0 0-2028 {}} {146 0 0-2029 {}} {146 0 0-2030 {}} {146 0 0-2031 {}}} CYCLES {}}
set a(0-2010) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102865 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2011 {}}} CYCLES {}}
set a(0-2011) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-1398 XREFS 102866 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2010 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2012) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102867 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2013 {}}} CYCLES {}}
set a(0-2013) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1398 XREFS 102868 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2012 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2014) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102869 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2015 {}}} CYCLES {}}
set a(0-2015) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1398 XREFS 102870 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2014 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2016) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102871 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2017 {}}} CYCLES {}}
set a(0-2017) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-1398 XREFS 102872 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2016 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2018) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102873 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2019 {}}} CYCLES {}}
set a(0-2019) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-1398 XREFS 102874 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2018 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2020) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102875 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2021 {}}} CYCLES {}}
set a(0-2021) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1398 XREFS 102876 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2020 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2022) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102877 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2023 {}}} CYCLES {}}
set a(0-2023) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1398 XREFS 102878 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2022 {}}} SUCCS {{258 0 0-2031 {}}} CYCLES {}}
set a(0-2024) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102879 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2025 {}}} CYCLES {}}
set a(0-2025) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1398 XREFS 102880 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2024 {}}} SUCCS {{258 0 0-2030 {}}} CYCLES {}}
set a(0-2026) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102881 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2027 {}}} CYCLES {}}
set a(0-2027) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1398 XREFS 102882 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2026 {}}} SUCCS {{258 0 0-2030 {}}} CYCLES {}}
set a(0-2028) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102883 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}}} SUCCS {{259 0 0-2029 {}}} CYCLES {}}
set a(0-2029) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1398 XREFS 102884 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {259 0 0-2028 {}}} SUCCS {{259 0 0-2030 {}}} CYCLES {}}
set a(0-2030) {NAME oelse#5:nor TYPE NOR PAR 0-1398 XREFS 102885 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {258 0 0-2027 {}} {258 0 0-2025 {}} {259 0 0-2029 {}}} SUCCS {{259 0 0-2031 {}}} CYCLES {}}
set a(0-2031) {NAME oelse#5:and TYPE AND PAR 0-1398 XREFS 102886 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2009 {}} {258 0 0-2023 {}} {258 0 0-2021 {}} {258 0 0-2019 {}} {258 0 0-2017 {}} {258 0 0-2015 {}} {258 0 0-2013 {}} {258 0 0-2011 {}} {259 0 0-2030 {}}} SUCCS {{259 0 0-2032 {}}} CYCLES {}}
set a(0-2032) {NAME if#19:or#3 TYPE OR PAR 0-1398 XREFS 102887 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2008 {}} {258 0 0-1399 {}} {259 0 0-2031 {}}} SUCCS {{258 0 0-2036 {}} {258 0 0-2042 {}} {258 0 0-2050 {}}} CYCLES {}}
set a(0-2033) {NAME exs#8 TYPE SIGNEXTEND PAR 0-1398 XREFS 102888 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-1793 {}}} SUCCS {{259 0 0-2034 {}}} CYCLES {}}
set a(0-2034) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102889 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-1451 {}} {259 0 0-2033 {}}} SUCCS {{258 0 0-2037 {}}} CYCLES {}}
set a(0-2035) {NAME exs#11 TYPE SIGNEXTEND PAR 0-1398 XREFS 102890 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-1823 {}}} SUCCS {{258 0 0-2037 {}}} CYCLES {}}
set a(0-2036) {NAME exs#15 TYPE SIGNEXTEND PAR 0-1398 XREFS 102891 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-2032 {}}} SUCCS {{259 0 0-2037 {}}} CYCLES {}}
set a(0-2037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-1398 XREFS 102892 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-2035 {}} {258 0 0-2034 {}} {259 0 0-2036 {}}} SUCCS {{258 0 0-2052 {}}} CYCLES {}}
set a(0-2038) {NAME not#39 TYPE NOT PAR 0-1398 XREFS 102893 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1793 {}}} SUCCS {{259 0 0-2039 {}}} CYCLES {}}
set a(0-2039) {NAME exs#9 TYPE SIGNEXTEND PAR 0-1398 XREFS 102894 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2038 {}}} SUCCS {{258 0 0-2044 {}}} CYCLES {}}
set a(0-2040) {NAME not#41 TYPE NOT PAR 0-1398 XREFS 102895 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1823 {}}} SUCCS {{259 0 0-2041 {}}} CYCLES {}}
set a(0-2041) {NAME exs#12 TYPE SIGNEXTEND PAR 0-1398 XREFS 102896 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2040 {}}} SUCCS {{258 0 0-2044 {}}} CYCLES {}}
set a(0-2042) {NAME not#43 TYPE NOT PAR 0-1398 XREFS 102897 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2032 {}}} SUCCS {{259 0 0-2043 {}}} CYCLES {}}
set a(0-2043) {NAME exs#16 TYPE SIGNEXTEND PAR 0-1398 XREFS 102898 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2042 {}}} SUCCS {{259 0 0-2044 {}}} CYCLES {}}
set a(0-2044) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#17 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-1398 XREFS 102899 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-2041 {}} {258 0 0-2039 {}} {258 0 0-1483 {}} {259 0 0-2043 {}}} SUCCS {{258 0 0-2052 {}}} CYCLES {}}
set a(0-2045) {NAME not#20 TYPE NOT PAR 0-1398 XREFS 102900 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-1793 {}}} SUCCS {{259 0 0-2046 {}}} CYCLES {}}
set a(0-2046) {NAME exs#10 TYPE SIGNEXTEND PAR 0-1398 XREFS 102901 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-2045 {}}} SUCCS {{259 0 0-2047 {}}} CYCLES {}}
set a(0-2047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102902 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-1515 {}} {259 0 0-2046 {}}} SUCCS {{258 0 0-2049 {}}} CYCLES {}}
set a(0-2048) {NAME exs#13 TYPE SIGNEXTEND PAR 0-1398 XREFS 102903 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-1823 {}}} SUCCS {{259 0 0-2049 {}}} CYCLES {}}
set a(0-2049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102904 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-2047 {}} {259 0 0-2048 {}}} SUCCS {{258 0 0-2051 {}}} CYCLES {}}
set a(0-2050) {NAME exs#17 TYPE SIGNEXTEND PAR 0-1398 XREFS 102905 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-2032 {}}} SUCCS {{259 0 0-2051 {}}} CYCLES {}}
set a(0-2051) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1398 XREFS 102906 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-2049 {}} {259 0 0-2050 {}}} SUCCS {{259 0 0-2052 {}}} CYCLES {}}
set a(0-2052) {NAME conc#13 TYPE CONCATENATE PAR 0-1398 XREFS 102907 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-2044 {}} {258 0 0-2037 {}} {259 0 0-2051 {}}} SUCCS {{259 0 0-2053 {}}} CYCLES {}}
set a(0-2053) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1398 XREFS 102908 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-2053 {}} {80 0 0-1936 {}} {259 0 0-2052 {}}} SUCCS {{80 0 0-1936 {}} {260 0 0-2053 {}}} CYCLES {}}
set a(0-2054) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-1398 XREFS 102909 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {} SUCCS {{259 0 0-2055 {}}} CYCLES {}}
set a(0-2055) {NAME vin:asn TYPE ASSIGN PAR 0-1398 XREFS 102910 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {{260 0 0-2055 {}} {256 0 0-1419 {}} {256 0 0-1434 {}} {256 0 0-1439 {}} {256 0 0-1446 {}} {256 0 0-1466 {}} {256 0 0-1471 {}} {256 0 0-1478 {}} {256 0 0-1498 {}} {256 0 0-1503 {}} {256 0 0-1510 {}} {259 0 0-2054 {}}} SUCCS {{262 0 0-1419 {}} {262 0 0-1434 {}} {262 0 0-1439 {}} {262 0 0-1446 {}} {262 0 0-1466 {}} {262 0 0-1471 {}} {262 0 0-1478 {}} {262 0 0-1498 {}} {262 0 0-1503 {}} {262 0 0-1510 {}} {260 0 0-2055 {}}} CYCLES {}}
set a(0-2056) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-1398 XREFS 102911 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{260 0 0-2056 {}} {256 0 0-1420 {}} {256 0 0-1422 {}} {256 0 0-1431 {}} {256 0 0-1452 {}} {256 0 0-1454 {}} {256 0 0-1463 {}} {256 0 0-1484 {}} {256 0 0-1486 {}} {256 0 0-1495 {}} {258 0 0-1419 {}}} SUCCS {{262 0 0-1420 {}} {262 0 0-1422 {}} {262 0 0-1431 {}} {262 0 0-1452 {}} {262 0 0-1454 {}} {262 0 0-1463 {}} {262 0 0-1484 {}} {262 0 0-1486 {}} {262 0 0-1495 {}} {260 0 0-2056 {}}} CYCLES {}}
set a(0-2057) {NAME vin:asn(acc#12(0).sva) TYPE ASSIGN PAR 0-1398 XREFS 102912 LOC {1 0.623584425 1 0.6406815 1 0.6406815 3 0.1708791} PREDS {{260 0 0-2057 {}} {256 0 0-1566 {}} {258 0 0-1652 {}}} SUCCS {{262 0 0-1566 {}} {260 0 0-2057 {}}} CYCLES {}}
set a(0-2058) {NAME vin:asn(acc#12(1).sva) TYPE ASSIGN PAR 0-1398 XREFS 102913 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-2058 {}} {256 0 0-1569 {}} {258 0 0-1679 {}}} SUCCS {{262 0 0-1569 {}} {260 0 0-2058 {}}} CYCLES {}}
set a(0-2059) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-1398 XREFS 102914 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.28597249999999996} PREDS {{260 0 0-2059 {}} {256 0 0-1616 {}} {258 0 0-1712 {}}} SUCCS {{262 0 0-1616 {}} {260 0 0-2059 {}}} CYCLES {}}
set a(0-2060) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-1398 XREFS 102915 LOC {1 0.69508965 1 0.712186725 1 0.712186725 3 0.28597249999999996} PREDS {{260 0 0-2060 {}} {256 0 0-1620 {}} {258 0 0-1714 {}}} SUCCS {{262 0 0-1620 {}} {260 0 0-2060 {}}} CYCLES {}}
set a(0-2061) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1398 XREFS 102916 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-2061 {}} {256 0 0-1624 {}} {258 0 0-1747 {}}} SUCCS {{262 0 0-1624 {}} {260 0 0-2061 {}}} CYCLES {}}
set a(0-2062) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1398 XREFS 102917 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-2062 {}} {256 0 0-1628 {}} {258 0 0-1749 {}}} SUCCS {{262 0 0-1628 {}} {260 0 0-2062 {}}} CYCLES {}}
set a(0-2063) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-1398 XREFS 102918 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 3 0.8046580249999999} PREDS {{260 0 0-2063 {}} {256 0 0-1906 {}} {256 0 0-1919 {}} {258 0 0-1922 {}}} SUCCS {{262 0 0-1906 {}} {262 0 0-1919 {}} {260 0 0-2063 {}}} CYCLES {}}
set a(0-1398) {CHI {0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-1388 XREFS 102919 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1398 {}} {258 0 0-1396 {}} {258 0 0-1395 {}} {258 0 0-1394 {}} {258 0 0-1393 {}} {258 0 0-1392 {}} {258 0 0-1391 {}} {258 0 0-1389 {}} {258 0 0-1390 {}} {259 0 0-1397 {}}} SUCCS {{772 0 0-1389 {}} {772 0 0-1390 {}} {772 0 0-1391 {}} {772 0 0-1392 {}} {772 0 0-1393 {}} {772 0 0-1394 {}} {772 0 0-1395 {}} {772 0 0-1396 {}} {772 0 0-1397 {}} {774 0 0-1398 {}}} CYCLES {}}
set a(0-1388) {CHI {0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 102920 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1388-TOTALCYCLES) {3}
set a(0-1388-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-1424 0-1429 0-1456 0-1461 0-1488 0-1493} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-1430 0-1437 0-1445 0-1462 0-1469 0-1477 0-1494 0-1501 0-1509 0-1672 0-1825} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-1438 0-1449 0-1470 0-1481 0-1502 0-1513 0-1755 0-1762 0-1781 0-1811} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-1450 0-1482 0-1514} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1527 0-1556 0-1633 0-1884 0-1904} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1529 0-1544 0-1552 0-1682 0-1717 0-1858} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-1542 0-1833} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-1560 0-1651 0-1678 0-1912} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-1568 0-1571 0-1935} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1619 0-1623 0-1627 0-1631 0-2047} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-1638 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1646 0-1655 0-1660 0-1769 0-1788 0-1799 0-1818} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1652 0-1679 0-1922} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-1667 0-1834 0-1852} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1712 0-1714 0-1747 0-1749} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) {0-1845 0-1864 0-1909} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,7) 0-1851 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) {0-1893 0-1902} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-1916 mgc_ioport.mgc_out_stdreg(4,4) 0-1936 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-2034 0-2049 0-2051} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-2037 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-2044 mgc_ioport.mgc_out_stdreg(2,30) 0-2053}
set a(0-1388-PROC_NAME) {core}
set a(0-1388-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-1388}

