Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 27 21:04:54 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   KEY_IN<1>_IBUF
   KEY_IN<2>_IBUF
   KEY_IN<3>_IBUF


