Analysis & Synthesis report for top_level
Sun Jan 15 21:33:51 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0"
 12. Port Connectivity Checks: "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0"
 13. Port Connectivity Checks: "control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0"
 14. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2"
 15. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1"
 16. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0"
 17. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2"
 18. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1"
 19. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0"
 20. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter"
 21. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1"
 22. Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0"
 23. Port Connectivity Checks: "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0"
 24. Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4"
 25. Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3"
 26. Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2"
 27. Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1"
 28. Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0"
 29. Port Connectivity Checks: "control_subsystem:control_subsystem_0"
 30. Port Connectivity Checks: "register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0"
 31. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:AC_register"
 32. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11"
 33. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10"
 34. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9"
 35. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8"
 36. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7"
 37. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6"
 38. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5"
 39. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4"
 40. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3"
 41. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2"
 42. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1"
 43. Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0"
 44. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11"
 45. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10"
 46. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9"
 47. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8"
 48. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7"
 49. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6"
 50. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5"
 51. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4"
 52. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3"
 53. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2"
 54. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1"
 55. Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0"
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 15 21:33:51 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_level                                       ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 490                                             ;
;     Total combinational functions  ; 490                                             ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 51                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5AT144A7       ;                    ;
; Top-level entity name                                                      ; top_level          ; top_level          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; ../alu_xor/alu_xor.vhd                         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd                         ;         ;
; ../alu_shifter/alu_shifter.vhd                 ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd                 ;         ;
; ../alu_inc/alu_inc.vhd                         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd                         ;         ;
; ../alu_main/nand_1_bit_full_adder.vhd          ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd          ;         ;
; ../alu_main/alu_or.vhd                         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd                         ;         ;
; ../alu_main/alu_mux.vhd                        ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd                        ;         ;
; ../alu_main/alu_and.vhd                        ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd                        ;         ;
; ../alu_main/alu_add.vhd                        ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd                        ;         ;
; ../alu_comparator/alu_comparator.vhd           ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd           ;         ;
; ../alu_clear/alu_clear.vhd                     ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd                     ;         ;
; ../alu_subsystem/alu_subsystem.vhd             ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd             ;         ;
; ../control_logic/control_logic.vhd             ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd             ;         ;
; ../state_generator/t_state_generator.vhd       ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd       ;         ;
; ../state_generator/state_generator.vhd         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd         ;         ;
; ../state_generator/s_state_generator.vhd       ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd       ;         ;
; ../state_generator/decoder_3_to_8.vhd          ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd          ;         ;
; ../state_generator/counter_3_bit_with_load.vhd ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd ;         ;
; ../state_generator/counter_3_bit.vhd           ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd           ;         ;
; ../clock_generator/clock_generator.vhd         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd         ;         ;
; ../12_bit_register/register_5_bit.vhd          ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd          ;         ;
; ../register_array/register_array.vhd           ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd           ;         ;
; ../register_array/md_input_mux.vhd             ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd             ;         ;
; ../ms_jk_ff/ms_jk_ff.vhd                       ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd                       ;         ;
; ../ms_jk_ff/basic_gates.vhd                    ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd                    ;         ;
; ../12_bit_register/register_1_bit.vhd          ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd          ;         ;
; ../alu_main/alu_main.vhd                       ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd                       ;         ;
; ../register_output_mux/register_output_mux.vhd ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd ;         ;
; ../12_bit_register/register_12_bit_split.vhd   ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd   ;         ;
; ../12_bit_register/register_12_bit.vhd         ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd         ;         ;
; ../control_subsystem/control_subsystem.vhd     ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd     ;         ;
; top_level.vhd                                  ; yes             ; User VHDL File  ; /home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd                     ;         ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 490                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Total combinational functions               ; 490                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                       ;
;     -- 4 input functions                    ; 342                                                                                                                   ;
;     -- 3 input functions                    ; 80                                                                                                                    ;
;     -- <=2 input functions                  ; 68                                                                                                                    ;
;                                             ;                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                       ;
;     -- normal mode                          ; 490                                                                                                                   ;
;     -- arithmetic mode                      ; 0                                                                                                                     ;
;                                             ;                                                                                                                       ;
; Total registers                             ; 0                                                                                                                     ;
;     -- Dedicated logic registers            ; 0                                                                                                                     ;
;     -- I/O registers                        ; 0                                                                                                                     ;
;                                             ;                                                                                                                       ;
; I/O pins                                    ; 51                                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                     ;
; Maximum fan-out node                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~5 ;
; Maximum fan-out                             ; 87                                                                                                                    ;
; Total fan-out                               ; 1770                                                                                                                  ;
; Average fan-out                             ; 3.27                                                                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                         ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                       ; 490 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |top_level                                                                                                                                                                                  ; work         ;
;    |alu_subsystem:alu_subsystem_0|               ; 137 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0                                                                                                                                                    ; work         ;
;       |alu_clr:alu_clr_0|                        ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0                                                                                                                                  ; work         ;
;          |AND_gate:and_0|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_0                                                                                                                   ; work         ;
;          |AND_gate:and_10|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_10                                                                                                                  ; work         ;
;          |AND_gate:and_11|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_11                                                                                                                  ; work         ;
;          |AND_gate:and_1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_1                                                                                                                   ; work         ;
;          |AND_gate:and_2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_2                                                                                                                   ; work         ;
;          |AND_gate:and_3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_3                                                                                                                   ; work         ;
;          |AND_gate:and_4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_4                                                                                                                   ; work         ;
;          |AND_gate:and_5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_5                                                                                                                   ; work         ;
;          |AND_gate:and_7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_7                                                                                                                   ; work         ;
;          |AND_gate:and_8|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_8                                                                                                                   ; work         ;
;          |AND_gate:and_9|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_9                                                                                                                   ; work         ;
;       |alu_comparator:alu_comp_0|                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0                                                                                                                          ; work         ;
;          |register_1_bit:register_0|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0                                                                                                ; work         ;
;             |ms_jk_ff:ms_jk_ff_0|                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0                                                                            ; work         ;
;                |NAND_gate:nand_1|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                           ; work         ;
;                |NAND_gate:nand_5|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                           ; work         ;
;       |alu_incrementer:alu_inc_0|                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0                                                                                                                          ; work         ;
;          |AND_gate:and_10|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_10                                                                                                          ; work         ;
;          |AND_gate:and_2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_2                                                                                                           ; work         ;
;          |AND_gate:and_5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_5                                                                                                           ; work         ;
;          |AND_gate:and_7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_7                                                                                                           ; work         ;
;          |XOR_gate:xor_0|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_10|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10                                                                                                          ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10|NAND_gate:nand_3                                                                                         ; work         ;
;          |XOR_gate:xor_1|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_2|                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_5|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_6|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_7|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7|NAND_gate:nand_3                                                                                          ; work         ;
;          |XOR_gate:xor_9|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9                                                                                                           ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9|NAND_gate:nand_3                                                                                          ; work         ;
;       |alu_main:alu_main_0|                      ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0                                                                                                                                ; work         ;
;          |alu_add:alu_add_0|                     ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0                                                                                                              ; work         ;
;             |nand_1_bit_full_adder:adder_1|      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1                                                                                ; work         ;
;                |NAND_gate:nand_8|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_8                                                               ; work         ;
;             |nand_1_bit_full_adder:adder_2|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2                                                                                ; work         ;
;                |NAND_gate:nand_8|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_8                                                               ; work         ;
;             |nand_1_bit_full_adder:adder_4|      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4                                                                                ; work         ;
;                |NAND_gate:nand_0|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_0                                                               ; work         ;
;                |NAND_gate:nand_4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_4                                                               ; work         ;
;                |NAND_gate:nand_7|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_7                                                               ; work         ;
;             |nand_1_bit_full_adder:adder_6|      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6                                                                                ; work         ;
;                |NAND_gate:nand_8|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_8                                                               ; work         ;
;             |nand_1_bit_full_adder:adder_8|      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8                                                                                ; work         ;
;                |NAND_gate:nand_0|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_0                                                               ; work         ;
;                |NAND_gate:nand_4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_4                                                               ; work         ;
;                |NAND_gate:nand_7|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_7                                                               ; work         ;
;             |nand_1_bit_full_adder:adder_9|      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9                                                                                ; work         ;
;                |NAND_gate:nand_7|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_7                                                               ; work         ;
;                |NAND_gate:nand_8|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_8                                                               ; work         ;
;          |alu_or:alu_or_0|                       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0                                                                                                                ; work         ;
;             |OR_gate:or_4|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_4                                                                                                   ; work         ;
;             |OR_gate:or_8|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_8                                                                                                   ; work         ;
;             |OR_gate:or_9|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_9                                                                                                   ; work         ;
;       |alu_mux:alu_out_mux|                      ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux                                                                                                                                ; work         ;
;       |alu_shifter:alu_rot_0|                    ; 35 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0                                                                                                                              ; work         ;
;          |AND_gate:and_10_2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_10_2                                                                                                            ; work         ;
;          |AND_gate:and_11_0|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_0                                                                                                            ; work         ;
;          |AND_gate:and_11_1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_1                                                                                                            ; work         ;
;          |AND_gate:and_11_2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_2                                                                                                            ; work         ;
;          |AND_gate:and_1_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_1_1                                                                                                             ; work         ;
;          |AND_gate:and_3_0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_0                                                                                                             ; work         ;
;          |AND_gate:and_3_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_1                                                                                                             ; work         ;
;          |AND_gate:and_3_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_2                                                                                                             ; work         ;
;          |AND_gate:and_4_0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_4_0                                                                                                             ; work         ;
;          |AND_gate:and_4_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_4_2                                                                                                             ; work         ;
;          |AND_gate:and_5_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_5_1                                                                                                             ; work         ;
;          |AND_gate:and_7_0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_7_0                                                                                                             ; work         ;
;          |AND_gate:and_7_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_7_2                                                                                                             ; work         ;
;          |AND_gate:and_8_0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_0                                                                                                             ; work         ;
;          |AND_gate:and_8_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_1                                                                                                             ; work         ;
;          |AND_gate:and_8_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_2                                                                                                             ; work         ;
;          |AND_gate:and_9_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_9_1                                                                                                             ; work         ;
;          |AND_gate:and_9_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_9_2                                                                                                             ; work         ;
;          |AND_gate:and_link_2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_link_2                                                                                                          ; work         ;
;          |OR_3_gate:or_3_0|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_0                                                                                                             ; work         ;
;          |OR_3_gate:or_3_10|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_10                                                                                                            ; work         ;
;          |OR_3_gate:or_3_11|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_11                                                                                                            ; work         ;
;          |OR_3_gate:or_3_1|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_1                                                                                                             ; work         ;
;          |OR_3_gate:or_3_2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_2                                                                                                             ; work         ;
;          |OR_3_gate:or_3_3|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_3                                                                                                             ; work         ;
;          |OR_3_gate:or_3_4|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_4                                                                                                             ; work         ;
;          |OR_3_gate:or_3_5|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_5                                                                                                             ; work         ;
;          |OR_3_gate:or_3_6|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_6                                                                                                             ; work         ;
;          |OR_3_gate:or_3_7|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_7                                                                                                             ; work         ;
;          |OR_3_gate:or_3_8|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_8                                                                                                             ; work         ;
;          |OR_3_gate:or_3_9|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_9                                                                                                             ; work         ;
;       |alu_xor:alu_xor_0|                        ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0                                                                                                                                  ; work         ;
;          |XOR_gate:xor_3|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3|NAND_gate:nand_3                                                                                                  ; work         ;
;          |XOR_gate:xor_4|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4|NAND_gate:nand_3                                                                                                  ; work         ;
;          |XOR_gate:xor_5|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5|NAND_gate:nand_3                                                                                                  ; work         ;
;          |XOR_gate:xor_7|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7|NAND_gate:nand_3                                                                                                  ; work         ;
;          |XOR_gate:xor_8|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8|NAND_gate:nand_3                                                                                                  ; work         ;
;          |XOR_gate:xor_9|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9                                                                                                                   ; work         ;
;             |NAND_gate:nand_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9|NAND_gate:nand_3                                                                                                  ; work         ;
;    |control_subsystem:control_subsystem_0|       ; 140 (1)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0                                                                                                                                            ; work         ;
;       |clock_generator:clock_generator_0|        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0                                                                                                          ; work         ;
;          |AND_gate:and_1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1                                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0                                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                     ; work         ;
;             |NAND_gate:nand_5|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                     ; work         ;
;       |control_logic:control_matrix|             ; 73 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix                                                                                                               ; work         ;
;          |decoder_3_to_8:decoder_3_to_8_0|       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0                                                                               ; work         ;
;             |AND_3_gate:and_3_5|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_5                                                            ; work         ;
;       |register_5_bit:register_5_bit_0|          ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0                                                                                                            ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4                                                                                        ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1                                                                   ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                       ; work         ;
;       |state_generator:state_generator_0|        ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0                                                                                                          ; work         ;
;          |s_state_generator:s_state_generator_0| ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0                                                                    ; work         ;
;             |AND_3_gate:and_3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_3_gate:and_3                                                   ; work         ;
;             |AND_gate:and_2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_gate:and_2                                                     ; work         ;
;             |counter_3_bit_with_load:counter|    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter                                    ; work         ;
;                |ms_jk_ff:ff_0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0                      ; work         ;
;                   |NAND_gate:nand_1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ff_1|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1                      ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ff_2|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2                      ; work         ;
;                   |NAND_3_gate:nand_3_1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_3_gate:nand_3_1 ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5     ; work         ;
;             |decoder_3_to_8:decoder|             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder                                             ; work         ;
;                |AND_3_gate:and_3_1|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_1                          ; work         ;
;             |ms_jk_ff:ms_jk_ff_0|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0                                                ; work         ;
;                |NAND_gate:nand_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                               ; work         ;
;                |NAND_gate:nand_5|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                               ; work         ;
;             |ms_jk_ff:ms_jk_ff_1|                ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1                                                ; work         ;
;                |NAND_3_gate:nand_3_1|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1                           ; work         ;
;                |NAND_gate:nand_1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                               ; work         ;
;                |NAND_gate:nand_5|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                               ; work         ;
;          |t_state_generator:t_state_generator_0| ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0                                                                    ; work         ;
;             |OR_gate:or_0|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|OR_gate:or_0                                                       ; work         ;
;             |counter_3_bit:counter_3_0|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0                                          ; work         ;
;                |ms_jk_ff:ms_jk_ff_0|             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0                      ; work         ;
;                   |NAND_gate:nand_1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ms_jk_ff_1|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1                      ; work         ;
;                   |NAND_3_gate:nand_3_1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1 ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ms_jk_ff_2|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2                      ; work         ;
;                   |NAND_gate:nand_1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5     ; work         ;
;             |decoder_3_to_8:decoder_3_to_8_0|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0                                    ; work         ;
;                |AND_3_gate:and_3_0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_0                 ; work         ;
;                |AND_3_gate:and_3_2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_2                 ; work         ;
;                |AND_3_gate:and_3_3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_3                 ; work         ;
;                |AND_3_gate:and_3_4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_4                 ; work         ;
;    |register_array:register_array_0|             ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0                                                                                                                                                  ; work         ;
;       |md_input_mux:md_input_mux_0|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|md_input_mux:md_input_mux_0                                                                                                                      ; work         ;
;       |register_12_bit:AC_register|              ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register                                                                                                                      ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10                                                                                                 ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11                                                                                                 ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4                                                                                                  ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1                                                                             ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                                 ; work         ;
;       |register_12_bit:MD_register|              ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register                                                                                                                      ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10                                                                                                 ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11                                                                                                 ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                                 ; work         ;
;       |register_12_bit_split:MA_register|        ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register                                                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1                                                                      ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1                                                                          ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1                                                                      ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1                                                                          ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                           ; work         ;
;       |register_12_bit_split:PC_register|        ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register                                                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1                                                                      ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1                                                                          ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1                                                                      ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1                                                                          ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5                                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1                                                                       ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1                                                                           ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                           ; work         ;
;       |register_1_bit:LINK_register|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_1_bit:LINK_register                                                                                                                     ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0                                                                                                 ; work         ;
;             |NAND_gate:nand_1|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                                ; work         ;
;       |register_output_mux:output_mux|           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|register_array:register_array_0|register_output_mux:output_mux                                                                                                                   ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----+
; Logic Cell Name                                                                                                                                                                       ;     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----+
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~0                                                                      ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~0                                                                      ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                           ;     ;
; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                 ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~0                                                                      ;     ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~0                                                                      ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~0                           ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0 ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~0                                                                 ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~0                                                                   ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                             ;     ;
; alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~0                                                                      ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~0                                                                            ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~0                                                                      ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                                                                             ;     ;
; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~0                                                                       ;     ;
; register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                                                                            ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~0                           ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~0 ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~0                                                                   ;     ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~0                                                                   ;     ;
; Number of logic cells representing combinational loops                                                                                                                                ; 128 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level|register_array:register_array_0|register_output_mux:output_mux|output ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top_level|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; carry_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; output[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; k     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; input[2] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------+
; j     ; Input  ; Info     ; Stuck at VCC                                                                                ;
; k     ; Input  ; Info     ; Stuck at VCC                                                                                ;
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+-------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_subsystem:control_subsystem_0"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_read  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0"    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:AC_register" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11"    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10"    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11" ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10" ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0" ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                               ;
+-------+--------+----------+---------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 21:33:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd
    Info (12022): Found design unit 1: alu_xor-rtl
    Info (12023): Found entity 1: alu_xor
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd
    Info (12022): Found design unit 1: alu_shifter-rtl
    Info (12023): Found entity 1: alu_shifter
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd
    Info (12022): Found design unit 1: alu_output_mux-behavior
    Info (12023): Found entity 1: alu_output_mux
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd
    Info (12022): Found design unit 1: alu_incrementer-rtl
    Info (12023): Found entity 1: alu_incrementer
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd
    Info (12022): Found design unit 1: nand_1_bit_full_adder-rtl
    Info (12023): Found entity 1: nand_1_bit_full_adder
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd
    Info (12022): Found design unit 1: alu_or-rtl
    Info (12023): Found entity 1: alu_or
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd
    Info (12022): Found design unit 1: alu_mux-rtl
    Info (12023): Found entity 1: alu_mux
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd
    Info (12022): Found design unit 1: alu_and-rtl
    Info (12023): Found entity 1: alu_and
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd
    Info (12022): Found design unit 1: alu_add-rtl
    Info (12023): Found entity 1: alu_add
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd
    Info (12022): Found design unit 1: alu_comparator-rtl
    Info (12023): Found entity 1: alu_comparator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd
    Info (12022): Found design unit 1: alu_clr-rtl
    Info (12023): Found entity 1: alu_clr
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd
    Info (12022): Found design unit 1: alu_subsystem-rtl
    Info (12023): Found entity 1: alu_subsystem
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd
    Info (12022): Found design unit 1: control_logic-rtl
    Info (12023): Found entity 1: control_logic
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd
    Info (12022): Found design unit 1: t_state_generator-rtl
    Info (12023): Found entity 1: t_state_generator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd
    Info (12022): Found design unit 1: state_generator-rtl
    Info (12023): Found entity 1: state_generator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd
    Info (12022): Found design unit 1: s_state_generator-rtl
    Info (12023): Found entity 1: s_state_generator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd
    Info (12022): Found design unit 1: decoder_3_to_8-rtl
    Info (12023): Found entity 1: decoder_3_to_8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd
    Info (12022): Found design unit 1: decoder_3_to_6-rtl
    Info (12023): Found entity 1: decoder_3_to_6
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd
    Info (12022): Found design unit 1: counter_3_bit_with_load-rtl
    Info (12023): Found entity 1: counter_3_bit_with_load
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd
    Info (12022): Found design unit 1: counter_3_bit-rtl
    Info (12023): Found entity 1: counter_3_bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-rtl
    Info (12023): Found entity 1: clock_generator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd
    Info (12022): Found design unit 1: register_5_bit-rtl
    Info (12023): Found entity 1: register_5_bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd
    Info (12022): Found design unit 1: register_array-rtl
    Info (12023): Found entity 1: register_array
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd
    Info (12022): Found design unit 1: md_input_mux-behavior
    Info (12023): Found entity 1: md_input_mux
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd
    Info (12022): Found design unit 1: ms_jk_ff-gates
    Info (12023): Found entity 1: ms_jk_ff
Info (12021): Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd
    Info (12022): Found design unit 1: NOT_gate-rtl
    Info (12022): Found design unit 2: NAND_3_gate-rtl
    Info (12022): Found design unit 3: NAND_gate-rtl
    Info (12022): Found design unit 4: AND_gate-rtl
    Info (12022): Found design unit 5: AND_3_gate-rtl
    Info (12022): Found design unit 6: OR_5_gate-rtl
    Info (12022): Found design unit 7: OR_4_gate-rtl
    Info (12022): Found design unit 8: OR_3_gate-rtl
    Info (12022): Found design unit 9: OR_gate-rtl
    Info (12022): Found design unit 10: XOR_gate-rtl
    Info (12023): Found entity 1: NOT_gate
    Info (12023): Found entity 2: NAND_3_gate
    Info (12023): Found entity 3: NAND_gate
    Info (12023): Found entity 4: AND_gate
    Info (12023): Found entity 5: AND_3_gate
    Info (12023): Found entity 6: OR_5_gate
    Info (12023): Found entity 7: OR_4_gate
    Info (12023): Found entity 8: OR_3_gate
    Info (12023): Found entity 9: OR_gate
    Info (12023): Found entity 10: XOR_gate
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd
    Info (12022): Found design unit 1: register_1_bit-rtl
    Info (12023): Found entity 1: register_1_bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd
    Info (12022): Found design unit 1: alu_main-rtl
    Info (12023): Found entity 1: alu_main
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd
    Info (12022): Found design unit 1: address_comparator-rtl
    Info (12023): Found entity 1: address_comparator
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd
    Info (12022): Found design unit 1: register_output_mux-behavior
    Info (12023): Found entity 1: register_output_mux
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd
    Info (12022): Found design unit 1: register_12_bit_split-rtl
    Info (12023): Found entity 1: register_12_bit_split
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd
    Info (12022): Found design unit 1: register_12_bit-rtl
    Info (12023): Found entity 1: register_12_bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd
    Info (12022): Found design unit 1: control_subsystem-rtl
    Info (12023): Found entity 1: control_subsystem
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-rtl
    Info (12023): Found entity 1: top_level
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(160): used implicit default value for signal "IS_AUTO_INDEX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(192): object "MEM_READ" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(193): object "MEM_WRITE" assigned a value but never read
Info (12128): Elaborating entity "register_array" for hierarchy "register_array:register_array_0"
Warning (10541): VHDL Signal Declaration warning at register_array.vhd(91): used implicit default value for signal "SR_register_output" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "register_12_bit_split" for hierarchy "register_array:register_array_0|register_12_bit_split:MA_register"
Warning (10036): Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "ms_jk_ff" for hierarchy "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0"
Info (12128): Elaborating entity "NAND_3_gate" for hierarchy "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1"
Info (12128): Elaborating entity "NAND_gate" for hierarchy "register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1"
Info (12128): Elaborating entity "md_input_mux" for hierarchy "register_array:register_array_0|md_input_mux:md_input_mux_0"
Info (12128): Elaborating entity "register_12_bit" for hierarchy "register_array:register_array_0|register_12_bit:MD_register"
Warning (10036): Verilog HDL or VHDL warning at register_12_bit.vhd(29): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "register_1_bit" for hierarchy "register_array:register_array_0|register_1_bit:LINK_register"
Warning (10036): Verilog HDL or VHDL warning at register_1_bit.vhd(28): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "register_output_mux" for hierarchy "register_array:register_array_0|register_output_mux:output_mux"
Info (12128): Elaborating entity "control_subsystem" for hierarchy "control_subsystem:control_subsystem_0"
Info (12128): Elaborating entity "register_5_bit" for hierarchy "control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0"
Warning (10036): Verilog HDL or VHDL warning at register_5_bit.vhd(29): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "clock_generator" for hierarchy "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"
Warning (10036): Verilog HDL or VHDL warning at clock_generator.vhd(48): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "AND_3_gate" for hierarchy "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_3_gate:and_0"
Info (12128): Elaborating entity "AND_gate" for hierarchy "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1"
Info (12128): Elaborating entity "OR_gate" for hierarchy "control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|OR_gate:or_0"
Info (12128): Elaborating entity "state_generator" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0"
Info (12128): Elaborating entity "s_state_generator" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0"
Warning (10036): Verilog HDL or VHDL warning at s_state_generator.vhd(65): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "counter_3_bit_with_load" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter"
Warning (10036): Verilog HDL or VHDL warning at counter_3_bit_with_load.vhd(46): object "not_q" assigned a value but never read
Info (12128): Elaborating entity "OR_3_gate" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_3_gate:or_3_1"
Info (12128): Elaborating entity "decoder_3_to_8" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder"
Info (12128): Elaborating entity "t_state_generator" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0"
Info (12128): Elaborating entity "counter_3_bit" for hierarchy "control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"
Warning (10036): Verilog HDL or VHDL warning at counter_3_bit.vhd(36): object "not_q" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at counter_3_bit.vhd(40): object "not_ff_output_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at counter_3_bit.vhd(41): object "not_ff_output_1" assigned a value but never read
Info (12128): Elaborating entity "control_logic" for hierarchy "control_subsystem:control_subsystem_0|control_logic:control_matrix"
Warning (10036): Verilog HDL or VHDL warning at control_logic.vhd(117): object "CARRY_MASTER" assigned a value but never read
Info (12128): Elaborating entity "alu_subsystem" for hierarchy "alu_subsystem:alu_subsystem_0"
Info (12128): Elaborating entity "alu_main" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0"
Info (12128): Elaborating entity "alu_mux" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0"
Info (12128): Elaborating entity "alu_and" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0"
Info (12128): Elaborating entity "alu_add" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0"
Info (12128): Elaborating entity "nand_1_bit_full_adder" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0"
Info (12128): Elaborating entity "alu_or" for hierarchy "alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0"
Info (12128): Elaborating entity "alu_clr" for hierarchy "alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0"
Info (12128): Elaborating entity "alu_xor" for hierarchy "alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0"
Info (12128): Elaborating entity "XOR_gate" for hierarchy "alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0"
Info (12128): Elaborating entity "alu_incrementer" for hierarchy "alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0"
Info (12128): Elaborating entity "alu_shifter" for hierarchy "alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0"
Info (12128): Elaborating entity "alu_comparator" for hierarchy "alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FP_ADDR_LOAD"
    Warning (15610): No output dependent on input pin "FP_EXAMINE"
    Warning (15610): No output dependent on input pin "FP_DEPOSIT"
Info (21057): Implemented 541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 490 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Sun Jan 15 21:33:51 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


