Running: /home/david/apps/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/david/ee201/FlappyFPGA/Flappy-Xilinx/obstacle_logic_tb_isim_beh.exe -prj /home/david/ee201/FlappyFPGA/Flappy-Xilinx/obstacle_logic_tb_beh.prj work.obstacle_logic_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/david/ee201/FlappyFPGA/Flappy-Xilinx/obstacle_logic.v" into library work
Analyzing Verilog file "/home/david/ee201/FlappyFPGA/Flappy-Xilinx/obstacle_logic_tb.v" into library work
Analyzing Verilog file "/home/david/apps/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95660 KB
Fuse CPU Usage: 960 ms
Compiling module obstacle_logic
Compiling module obstacle_logic_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/david/ee201/FlappyFPGA/Flappy-Xilinx/obstacle_logic_tb_isim_beh.exe
Fuse Memory Usage: 655916 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 300 ms
