vendor_name = ModelSim
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
design_name = system
instance = comp, \inst3|Add0~6\, inst3|Add0~6, system, 1
instance = comp, \inst3|Add0~28\, inst3|Add0~28, system, 1
instance = comp, \inst3|Add0~40\, inst3|Add0~40, system, 1
instance = comp, \inst3|Add0~60\, inst3|Add0~60, system, 1
instance = comp, \inst3|count[30]\, inst3|count[30], system, 1
instance = comp, \inst3|count[29]\, inst3|count[29], system, 1
instance = comp, \inst3|count[27]\, inst3|count[27], system, 1
instance = comp, \inst3|count[21]\, inst3|count[21], system, 1
instance = comp, \inst3|count[15]\, inst3|count[15], system, 1
instance = comp, \inst3|count[14]\, inst3|count[14], system, 1
instance = comp, \inst3|count[13]\, inst3|count[13], system, 1
instance = comp, \inst3|count[12]\, inst3|count[12], system, 1
instance = comp, \inst3|count[11]\, inst3|count[11], system, 1
instance = comp, \inst3|count[5]\, inst3|count[5], system, 1
instance = comp, \inst3|count[3]\, inst3|count[3], system, 1
instance = comp, \inst3|Equal0~0\, inst3|Equal0~0, system, 1
instance = comp, \inst3|count~3\, inst3|count~3, system, 1
instance = comp, \inst3|count~4\, inst3|count~4, system, 1
instance = comp, \reset_led~output\, reset_led~output, system, 1
instance = comp, \clock_led~output\, clock_led~output, system, 1
instance = comp, \pc[31]~output\, pc[31]~output, system, 1
instance = comp, \pc[30]~output\, pc[30]~output, system, 1
instance = comp, \pc[29]~output\, pc[29]~output, system, 1
instance = comp, \pc[28]~output\, pc[28]~output, system, 1
instance = comp, \pc[27]~output\, pc[27]~output, system, 1
instance = comp, \pc[26]~output\, pc[26]~output, system, 1
instance = comp, \pc[25]~output\, pc[25]~output, system, 1
instance = comp, \pc[24]~output\, pc[24]~output, system, 1
instance = comp, \pc[23]~output\, pc[23]~output, system, 1
instance = comp, \pc[22]~output\, pc[22]~output, system, 1
instance = comp, \pc[21]~output\, pc[21]~output, system, 1
instance = comp, \pc[20]~output\, pc[20]~output, system, 1
instance = comp, \pc[19]~output\, pc[19]~output, system, 1
instance = comp, \pc[18]~output\, pc[18]~output, system, 1
instance = comp, \pc[17]~output\, pc[17]~output, system, 1
instance = comp, \pc[16]~output\, pc[16]~output, system, 1
instance = comp, \pc[15]~output\, pc[15]~output, system, 1
instance = comp, \pc[14]~output\, pc[14]~output, system, 1
instance = comp, \pc[13]~output\, pc[13]~output, system, 1
instance = comp, \pc[12]~output\, pc[12]~output, system, 1
instance = comp, \pc[11]~output\, pc[11]~output, system, 1
instance = comp, \pc[10]~output\, pc[10]~output, system, 1
instance = comp, \pc[9]~output\, pc[9]~output, system, 1
instance = comp, \pc[8]~output\, pc[8]~output, system, 1
instance = comp, \pc[7]~output\, pc[7]~output, system, 1
instance = comp, \pc[6]~output\, pc[6]~output, system, 1
instance = comp, \pc[5]~output\, pc[5]~output, system, 1
instance = comp, \pc[4]~output\, pc[4]~output, system, 1
instance = comp, \pc[3]~output\, pc[3]~output, system, 1
instance = comp, \pc[2]~output\, pc[2]~output, system, 1
instance = comp, \pc[1]~output\, pc[1]~output, system, 1
instance = comp, \pc[0]~output\, pc[0]~output, system, 1
instance = comp, \reset~input\, reset~input, system, 1
instance = comp, \pin_name1~input\, pin_name1~input, system, 1
instance = comp, \pin_name1~inputclkctrl\, pin_name1~inputclkctrl, system, 1
instance = comp, \inst3|Add0~0\, inst3|Add0~0, system, 1
instance = comp, \inst3|count[0]\, inst3|count[0], system, 1
instance = comp, \inst3|Add0~2\, inst3|Add0~2, system, 1
instance = comp, \inst3|count[1]\, inst3|count[1], system, 1
instance = comp, \inst3|Add0~4\, inst3|Add0~4, system, 1
instance = comp, \inst3|count[2]\, inst3|count[2], system, 1
instance = comp, \inst3|Add0~8\, inst3|Add0~8, system, 1
instance = comp, \inst3|count[4]\, inst3|count[4], system, 1
instance = comp, \inst3|Add0~10\, inst3|Add0~10, system, 1
instance = comp, \inst3|count[32]\, inst3|count[32], system, 1
instance = comp, \inst3|Add0~58\, inst3|Add0~58, system, 1
instance = comp, \inst3|Add0~54\, inst3|Add0~54, system, 1
instance = comp, \inst3|count[18]\, inst3|count[18], system, 1
instance = comp, \inst3|count~5\, inst3|count~5, system, 1
instance = comp, \inst3|count[10]\, inst3|count[10], system, 1
instance = comp, \inst3|count~6\, inst3|count~6, system, 1
instance = comp, \inst3|count[9]\, inst3|count[9], system, 1
instance = comp, \inst3|Add0~12\, inst3|Add0~12, system, 1
instance = comp, \inst3|count[6]\, inst3|count[6], system, 1
instance = comp, \inst3|Add0~14\, inst3|Add0~14, system, 1
instance = comp, \inst3|Add0~16\, inst3|Add0~16, system, 1
instance = comp, \inst3|count[8]\, inst3|count[8], system, 1
instance = comp, \inst3|Add0~18\, inst3|Add0~18, system, 1
instance = comp, \inst3|Add0~20\, inst3|Add0~20, system, 1
instance = comp, \inst3|Add0~22\, inst3|Add0~22, system, 1
instance = comp, \inst3|Add0~24\, inst3|Add0~24, system, 1
instance = comp, \inst3|Add0~26\, inst3|Add0~26, system, 1
instance = comp, \inst3|Add0~30\, inst3|Add0~30, system, 1
instance = comp, \inst3|Add0~32\, inst3|Add0~32, system, 1
instance = comp, \inst3|count[16]\, inst3|count[16], system, 1
instance = comp, \inst3|Add0~34\, inst3|Add0~34, system, 1
instance = comp, \inst3|count[17]\, inst3|count[17], system, 1
instance = comp, \inst3|Add0~36\, inst3|Add0~36, system, 1
instance = comp, \inst3|count~2\, inst3|count~2, system, 1
instance = comp, \inst3|count[19]\, inst3|count[19], system, 1
instance = comp, \inst3|Add0~38\, inst3|Add0~38, system, 1
instance = comp, \inst3|Equal0~5\, inst3|Equal0~5, system, 1
instance = comp, \inst3|Add0~42\, inst3|Add0~42, system, 1
instance = comp, \inst3|Equal0~6\, inst3|Equal0~6, system, 1
instance = comp, \inst3|Equal0~7\, inst3|Equal0~7, system, 1
instance = comp, \inst3|Equal0~8\, inst3|Equal0~8, system, 1
instance = comp, \inst3|Equal0~9\, inst3|Equal0~9, system, 1
instance = comp, \inst3|count~1\, inst3|count~1, system, 1
instance = comp, \inst3|count[20]\, inst3|count[20], system, 1
instance = comp, \inst3|Add0~44\, inst3|Add0~44, system, 1
instance = comp, \inst3|count[22]\, inst3|count[22], system, 1
instance = comp, \inst3|Add0~46\, inst3|Add0~46, system, 1
instance = comp, \inst3|count~0\, inst3|count~0, system, 1
instance = comp, \inst3|count[23]\, inst3|count[23], system, 1
instance = comp, \inst3|Add0~48\, inst3|Add0~48, system, 1
instance = comp, \inst3|count[24]\, inst3|count[24], system, 1
instance = comp, \inst3|Add0~50\, inst3|Add0~50, system, 1
instance = comp, \inst3|count[25]\, inst3|count[25], system, 1
instance = comp, \inst3|Add0~52\, inst3|Add0~52, system, 1
instance = comp, \inst3|count[26]\, inst3|count[26], system, 1
instance = comp, \inst3|Add0~56\, inst3|Add0~56, system, 1
instance = comp, \inst3|count[28]\, inst3|count[28], system, 1
instance = comp, \inst3|Add0~62\, inst3|Add0~62, system, 1
instance = comp, \inst3|count[31]\, inst3|count[31], system, 1
instance = comp, \inst3|Add0~64\, inst3|Add0~64, system, 1
instance = comp, \inst3|count~7\, inst3|count~7, system, 1
instance = comp, \inst3|count[7]\, inst3|count[7], system, 1
instance = comp, \inst3|Equal0~1\, inst3|Equal0~1, system, 1
instance = comp, \inst3|Equal0~2\, inst3|Equal0~2, system, 1
instance = comp, \inst3|Equal0~3\, inst3|Equal0~3, system, 1
instance = comp, \inst3|Equal0~4\, inst3|Equal0~4, system, 1
instance = comp, \inst3|clk_out~0\, inst3|clk_out~0, system, 1
instance = comp, \inst3|clk_out~feeder\, inst3|clk_out~feeder, system, 1
instance = comp, \inst3|clk_out\, inst3|clk_out, system, 1
instance = comp, \inst3|clk_out~clkctrl\, inst3|clk_out~clkctrl, system, 1
instance = comp, \inst|insReadEn~0\, inst|insReadEn~0, system, 1
instance = comp, \inst|insReadEn\, inst|insReadEn, system, 1
instance = comp, \inst|PC[2]~30\, inst|PC[2]~30, system, 1
instance = comp, \inst|PC[3]~32\, inst|PC[3]~32, system, 1
instance = comp, \inst|PC[3]\, inst|PC[3], system, 1
instance = comp, \inst|PC[4]~34\, inst|PC[4]~34, system, 1
instance = comp, \inst|PC[5]~36\, inst|PC[5]~36, system, 1
instance = comp, \inst|PC[5]\, inst|PC[5], system, 1
instance = comp, \inst|PC[6]~38\, inst|PC[6]~38, system, 1
instance = comp, \inst|PC[7]~40\, inst|PC[7]~40, system, 1
instance = comp, \inst|PC[7]\, inst|PC[7], system, 1
instance = comp, \inst|PC[8]~42\, inst|PC[8]~42, system, 1
instance = comp, \inst|PC[8]\, inst|PC[8], system, 1
instance = comp, \inst|PC[9]~44\, inst|PC[9]~44, system, 1
instance = comp, \inst|PC[9]\, inst|PC[9], system, 1
instance = comp, \inst|PC[10]~46\, inst|PC[10]~46, system, 1
instance = comp, \inst|PC[10]\, inst|PC[10], system, 1
instance = comp, \inst|PC[11]~48\, inst|PC[11]~48, system, 1
instance = comp, \inst|PC[11]\, inst|PC[11], system, 1
instance = comp, \inst|PC[12]~50\, inst|PC[12]~50, system, 1
instance = comp, \inst|PC[13]~52\, inst|PC[13]~52, system, 1
instance = comp, \inst|PC[13]\, inst|PC[13], system, 1
instance = comp, \inst|PC[14]~54\, inst|PC[14]~54, system, 1
instance = comp, \inst|PC[15]~56\, inst|PC[15]~56, system, 1
instance = comp, \inst|PC[15]\, inst|PC[15], system, 1
instance = comp, \inst|PC[16]~58\, inst|PC[16]~58, system, 1
instance = comp, \inst|PC[17]~60\, inst|PC[17]~60, system, 1
instance = comp, \inst|PC[17]\, inst|PC[17], system, 1
instance = comp, \inst|PC[18]~62\, inst|PC[18]~62, system, 1
instance = comp, \inst|PC[18]\, inst|PC[18], system, 1
instance = comp, \inst|PC[19]~64\, inst|PC[19]~64, system, 1
instance = comp, \inst|PC[19]\, inst|PC[19], system, 1
instance = comp, \inst|PC[20]~66\, inst|PC[20]~66, system, 1
instance = comp, \inst|PC[21]~68\, inst|PC[21]~68, system, 1
instance = comp, \inst|PC[21]\, inst|PC[21], system, 1
instance = comp, \inst|PC[22]~70\, inst|PC[22]~70, system, 1
instance = comp, \inst|PC[23]~72\, inst|PC[23]~72, system, 1
instance = comp, \inst|PC[24]~74\, inst|PC[24]~74, system, 1
instance = comp, \inst|PC[24]\, inst|PC[24], system, 1
instance = comp, \inst|PC[25]~76\, inst|PC[25]~76, system, 1
instance = comp, \inst|PC[25]\, inst|PC[25], system, 1
instance = comp, \inst|PC[26]~78\, inst|PC[26]~78, system, 1
instance = comp, \inst|PC[26]\, inst|PC[26], system, 1
instance = comp, \inst|PC[27]~80\, inst|PC[27]~80, system, 1
instance = comp, \inst|PC[27]\, inst|PC[27], system, 1
instance = comp, \inst|PC[28]~82\, inst|PC[28]~82, system, 1
instance = comp, \inst|PC[29]~84\, inst|PC[29]~84, system, 1
instance = comp, \inst|PC[29]\, inst|PC[29], system, 1
instance = comp, \inst|PC[30]~86\, inst|PC[30]~86, system, 1
instance = comp, \inst|PC[31]~88\, inst|PC[31]~88, system, 1
instance = comp, \inst|PC[31]\, inst|PC[31], system, 1
instance = comp, \inst|PC[30]\, inst|PC[30], system, 1
instance = comp, \inst|PC[28]\, inst|PC[28], system, 1
instance = comp, \inst|PC[23]\, inst|PC[23], system, 1
instance = comp, \inst|PC[22]\, inst|PC[22], system, 1
instance = comp, \inst|PC[20]\, inst|PC[20], system, 1
instance = comp, \inst|PC[16]\, inst|PC[16], system, 1
instance = comp, \inst|PC[14]\, inst|PC[14], system, 1
instance = comp, \inst|PC[12]\, inst|PC[12], system, 1
instance = comp, \inst|PC[6]\, inst|PC[6], system, 1
instance = comp, \inst|PC[4]\, inst|PC[4], system, 1
instance = comp, \inst|PC[2]\, inst|PC[2], system, 1
