INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 02:17:18 -1000 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.119 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.189 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command       create_platform done; 4.175 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.162 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.388 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 4.624 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.034 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 29.962 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:29; Allocated memory: 0.918 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 177.059 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.985 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.251 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           ap_source done; 0.105 sec.
Command         clang_tidy done; 10.65 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 54.388 seconds; current allocated memory: 183.754 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.022 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.923 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.774 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.003 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.895 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.757 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.625 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 1418.78 sec.
Command     csynth_design done; error code: 1; 1419.09 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:23:39; Allocated memory: 7.316 MB.
Command   ap_source done; error code: 1; 1454.44 sec.
Command vitis_hls_bin done; error code: 1; 1454.94 sec.
INFO: [Common 17-344] 'source' was cancelled
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 02:55:03 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.144 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.161 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.253 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.445 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.558 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.162 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.571 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.142 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.748 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.498 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.245 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:13; Allocated memory: 0.449 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.503 seconds; current allocated memory: 224.406 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.856 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.522 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 17.605 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 58.753 seconds; current allocated memory: 226.406 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.015 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.217 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.533 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.794 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.729 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.641 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 364.256 sec.
Command     csynth_design done; error code: 1; 364.577 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:04; Allocated memory: 2.000 MB.
Command   ap_source done; error code: 1; 381.508 sec.
Command vitis_hls_bin done; error code: 1; 381.606 sec.
INFO: [Common 17-344] 'source' was cancelled
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 03:03:42 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.211 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.146 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.452 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.557 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.148 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 1.243 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.162 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.448 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.48 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.845 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.477 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 225.023 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.001 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.968 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.379 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 45.541 seconds; current allocated memory: 230.977 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.748 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.724 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.016 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.771 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.704 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.63 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 816,997 Unroll/Inline C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 816,997 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO-FLOW: background_tcl error: child killed: unknown signal
    while executing
"close $fh"
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
Command         send_msg_by_id done; 0.103 sec.
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3033.43 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3033.76 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:50:33; Allocated memory: 6.184 MB.
Command   ap_source done; error code: 1; 3040.16 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:21:14 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.902 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.142 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.305 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.25 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.374 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.152 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.556 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.741 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.761 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.929 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:27; Allocated memory: 0.336 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 223.254 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 4.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.183 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 12.956 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 13 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.227 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 59.766 seconds; current allocated memory: 228.078 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 5.177 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.28 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: Caught error in run_link_or_opt: Error in llvm-link
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 9.239 sec.
INFO-FLOW: Caught error in elaborate: Error in llvm-link
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 37)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 76.889 sec.
INFO-FLOW: Caught error in csynth_design: Error in llvm-link
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 77.183 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:17; Allocated memory: 5.422 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command   ap_source done; error code: 1; 109.64 sec.
Command vitis_hls_bin done; error code: 1; 109.876 sec.
INTERNAL MESSAGE XML ERROR: read xml: C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.message_syn.xml(34): expected <

INTERNAL MESSAGE XML ERROR: read xml: C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.message_syn.xml(34): expected <

INFOINFO: : [Common 17-344][Common 17-41]  'source' was cancelled
Interrupt caught. Command should exit soon.
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:23:17 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 1.847 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.126 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.054 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.132 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.486 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.66 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.435 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.447 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.500 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.895 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.747 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.954 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 47.759 seconds; current allocated memory: 228.863 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.904 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.679 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 4.154 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.15 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.146 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 3.612 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 102.645 sec.
Command     csynth_design done; error code: 1; 102.88 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:42; Allocated memory: 5.398 MB.
Command   ap_source done; error code: 1; 107.311 sec.
Command vitis_hls_bin done; error code: 1; 107.375 sec.
INFO: [Common 17-344] 'source' was cancelled
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:27:09 HST 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.113 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.142 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.201 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.359 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.454 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.582 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.758 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.978 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.477 MB.
Command   ap_source done; error code: 1; 5.379 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:31:49 HST 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.51 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.181 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.274 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.853 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.012 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.254 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.905 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.159 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.239 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.213 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 15.316 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:15; Allocated memory: 0.457 MB.
Command   ap_source done; error code: 1; 20.096 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:46:36 HST 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.163 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.201 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.406 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.507 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.162 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.61 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.832 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 18.229 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:18; Allocated memory: 0.465 MB.
Command   ap_source done; error code: 1; 22.029 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 04:56:45 HST 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.374 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.145 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.206 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.625 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.757 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.572 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.127 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.173 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.78 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 7.005 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.500 MB.
Command   ap_source done; error code: 1; 10.762 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 05:01:30 HST 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.499 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.143 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.211 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.759 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.86 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.733 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.916 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 7.612 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.531 MB.
Command   ap_source done; error code: 1; 11.61 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 05:18:04 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.173 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.129 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.197 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.421 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.523 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.157 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.646 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.818 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.528 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.252 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:13; Allocated memory: 0.441 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 222.148 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Command         ap_part_info done; 0.112 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.801 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.466 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 10.557 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 49.222 seconds; current allocated memory: 226.742 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.019 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.753 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.123 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.781 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.737 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.667 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 05:36:04 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.255 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.174 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.238 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.548 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.659 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.182 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.712 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.174 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.243 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.015 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.484 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.694 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.438 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 225.234 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.706 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 8.195 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 13.606 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 57.57 seconds; current allocated memory: 230.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.105 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.736 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.264 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.869 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.733 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.653 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: error deleting "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log": permission denied
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 66.444 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 66.715 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:06; Allocated memory: 5.043 MB.
Command   ap_source done; error code: 1; 72.514 sec.
Execute   cleanup_all 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 1410.84 sec.
Command     csynth_design done; error code: 1; 1411.11 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:23:31; Allocated memory: 5.055 MB.
Command   ap_source done; error code: 1; 1428.1 sec.
Command vitis_hls_bin done; error code: 1; 1428.22 sec.
INFO: [Common 17-344] 'source' was cancelled
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 05:52:59 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.345 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.132 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.189 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.572 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.667 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.139 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.523 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.698 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.555 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.767 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.535 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 221.730 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.453 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.303 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.039 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 42.025 seconds; current allocated memory: 226.672 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.779 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.833 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.815 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.794 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.663 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.634 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO-FLOW: background_tcl error: child killed: unknown signal
    while executing
"close $fh"
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2855.82 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2856.14 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:47:36; Allocated memory: 5.566 MB.
Command   ap_source done; error code: 1; 2868.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 17:35:19 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 5.079 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.184 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.408 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.573 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 29.113 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.164 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.781 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.981 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.017 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 48.494 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:48; Allocated memory: 0.492 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 223.980 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.399 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.754 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 10.268 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 47.15 seconds; current allocated memory: 228.562 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 9.76 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 3.833 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 14.668 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.265 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 9.258 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 8.488 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO-FLOW: background_tcl error: child killed: unknown signal
    while executing
"close $fh"
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2756.28 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2756.59 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:45:56; Allocated memory: 4.902 MB.
Command   ap_source done; error code: 1; 2835.62 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 18:59:03 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.292 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.148 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.202 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.536 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.637 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.139 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.606 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.788 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.627 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.547 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 226.012 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.289 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.796 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 12.027 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 52.6 seconds; current allocated memory: 231.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.722 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.707 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.217 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.613 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.9 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.783 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 535.526 sec.
Command     csynth_design done; error code: 1; 535.761 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:08:55; Allocated memory: 5.602 MB.
Command   ap_source done; error code: 1; 541.186 sec.
Command vitis_hls_bin done; error code: 1; 541.316 sec.
INFO: [Common 17-344] 'source' was cancelled
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 19:08:20 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 3.072 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.181 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.313 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.433 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.549 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.139 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.556 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.155 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.744 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 10.468 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:10; Allocated memory: 0.473 MB.
Command   ap_source done; error code: 1; 15.137 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 19:09:35 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.143 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.138 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.191 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.374 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.469 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.157 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.533 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.708 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.924 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.776 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.621 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 226.199 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.111 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 8.769 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.451 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 49.65 seconds; current allocated memory: 230.816 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.888 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.767 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.613 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.677 sec.
Execute         run_link_or_opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.737 sec.
Execute         run_link_or_opt -opt -out C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.629 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tsbg484-1 2> C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 19:39:30 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.829 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.166 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.246 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.129 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.315 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.19 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.531 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.165 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.809 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.187 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.913 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.438 MB.
Command   ap_source done; error code: 1; 7.586 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Mac/Home/Documents/PHYS476/FinalProject/Python/hls4ml_prj/myproject_prj/solution1 opened at Mon May 05 19:40:16 -1000 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a200t-sbg484-1 
Execute         create_platform xc7a200t-sbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbg484-1'
Command         create_platform done; 2.397 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.164 sec.
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.219 sec.
Execute         ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.659 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.775 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 0.194 sec.
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a200tsbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tsbg484-1 
Execute       create_platform xc7a200tsbg484-1 -board  
Command       create_platform done; 0.695 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.185 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.249 sec.
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.993 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7a200t-sbg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.112 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.905 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.516 MB.
Command   ap_source done; error code: 1; 6.214 sec.
Execute   cleanup_all 
