[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS259541DSGR production of TEXAS INSTRUMENTS from the text:0.7 s μ\nIN\nEN/UVLOOUT\nILM GNDPower \nSupply\nCIN COUTTPS2595xx\nRVL1\nRVL2ROUT\ndVdtFLTVFLT\nRFLT\nFault\nCdVdt RILM\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018\nTPS2595xx 2.7Vto18V,4-A,34-mΩeFuse WithFastOvervoltage Protection\n11Features\n1•Wide Input Voltage Range: 2.7Vto18V\n–20VAbsolute Maximum\n–3Vto18VforTPS2595x5 Version\n•Low On-Resistance: RON=34mΩ(Typical)\n•Fast Overvoltage Protection Clamp (3.8-V, 5.7-V,\nand13.7-V options) With aResponse Time of5\nµs(Typical)\n•TPS2595x0, TPS2595x1, TPS2595x5: Active High\nEnable Input With Adjustable Undervoltage\nLockout (UVLO)\n•TPS2595x3: Active Low Enable Input With\nAdjustable Overvoltage Lockout (OVLO)\n•Adjustable Current Limit With Load Current\nMonitor Output (ILM)\n–Current Range: 0.5Ato4A\n–Current Limit Accuracy: ±7.5%\n•Adjustable Output Slew Rate Control (dVdt)\n•Over Temperature Protection (OTP)\n•Fault Indication Pin(FLT )\n•UL2367 Recognition –FileNo.E169910\n–RILM>=487Ω(4.42 Amaximum)\n•IEC62368-1 Certified\n•Safe During Single Point Failure Test (IEC 62368-\n1)\n–ILMPinOpen/Short Detection\n2Applications\n•Hot-Swap, Hot-Plug\n•Adapter Powered Systems\n•Multi-function Printers\n•SSDs andHDDs\n•Industrial Systems\n•White Goods\n•Set-Top Box\n•Digital TV3Description\nThe TPS2595xx family ofeFuses (integrated FET hot\nswap devices) isahighly integrated circuit protection\nand power management solution inasmall package.\nThe devices provide multiple protection modes using\nvery few external components and are arobust\ndefense against overloads, short circuits, voltage\nsurges, andexcessive inrush current.\nOutput current limit level can besetwith asingle\nexternal resistor. Itisalso possible togetanaccurate\nsense oftheoutput load current bymeasuring the\nvoltage drop across the current limit resistor.\nApplications with particular inrush current\nrequirements can settheoutput slew rate with a\nsingle external capacitor. Overvoltage events are\nquickly limited byinternal clamping circuits toasafe\nfixed maximum, with no external components\nrequired. The TPS259573 variant provides anoption\ntosetauser-defined overvoltage cutoff threshold.\nQuick output discharge function canbeimplemented\nintheTPS2595x5 variants byconnecting theOUT\npintotheQOD pin.\nThe devices arecharacterized foroperation over the\ntemperature range of–40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS2595xxDSG WSON (8) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic TPS25953x Overvoltage Clamp Response Time\n2TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings ............................................................ 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information ................................................. 6\n7.5 Electrical Characteristics ........................................... 7\n7.6 Switching Characteristics .......................................... 8\n7.7 Typical Characteristics ............................................ 10\n8Detailed Description ............................................ 18\n8.1 Overview ................................................................. 18\n8.2 Functional Block Diagram ....................................... 18\n8.3 Feature Description ................................................. 188.4 Device Functional Modes ........................................ 25\n9Application andImplementation ........................ 27\n9.1 Application Information ............................................ 27\n9.2 Typical Application ................................................. 27\n10Power Supply Recommendations ..................... 33\n10.1 Transient Protection .............................................. 33\n10.2 Output Short-Circuit Measurements ..................... 34\n11Layout ................................................................... 34\n11.1 Layout Guidelines ................................................. 34\n11.2 Layout Example .................................................... 35\n12Device andDocumentation Support ................. 36\n12.1 Documentation Support ........................................ 36\n12.2 Receiving Notification ofDocumentation Updates 36\n12.3 Community Resources .......................................... 36\n12.4 Trademarks ........................................................... 36\n12.5 Electrostatic Discharge Caution ............................ 37\n12.6 Glossary ................................................................ 37\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 37\n4Revision History\nChanges from Revision B(March 2018) toRevision C Page\n•Added (IEC 62368-1) toSafe During Single Point Failure Test intheFeatures section ....................................................... 1\n•Changed UL60950 toIEC62368-1 intheSpecifications Electrical Characteristics table .................................................... 5\nChanges from Revision A(December 2017) toRevision B Page\n•Changed multiplication symbol toanequal symbol before 229.2 mW inEquation 15........................................................ 29\nChanges from Original (June 2017) toRevision A Page\n•Changed status from ADVANCE INFORMATION toPRODUCTION DATA ........................................................................ 1\n3TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated5Device Comparison Table\nDEVICE NUMBER OUTPUT VOLTAGE CLAMPRESPONSE TOTHERMAL\nSHUTDOWN (TSD)ENABLEQUICK OUTPUT\nDISCHARGE\nTPS259520DSG 3.8V(typ) Latch-off Active high No\nTPS259521DSG 3.8V(typ) Auto-retry Active high No\nTPS259530DSG 5.7V(typ) Latch-off Active high No\nTPS259531DSG 5.7V(typ) Auto-retry Active high No\nTPS259533DSG 5.7V(typ) Auto-retry Active low No\nTPS259540DSG 13.7 V(typ) Latch-off Active high No\nTPS259541DSG 13.7 V(typ) Auto-retry Active high No\nTPS259570DSG NoOVclamp Latch-off Active high No\nTPS259571DSG NoOVclamp Auto-retry Active high No\nTPS259573DSGProgrammable Overvoltage\nLockoutAuto-retry Active low No\nTPS259525DSG 3.8V(typ) Auto-retry Active high Yes\nTPS259535DSG 5.7V(typ) Auto-retry Active high Yes\nGND\n(PAD)1\n2\n3\n48\n7\n6\n5dVdt\nIN\nINGND\nFLT\nOUTILM EN/OVLO\nGND\n(PAD)1\n2\n3\n48\n7\n6\n5dVdt\nIN\nINGND\nOUTILM\nQODEN/UVLO\nGND\n(PAD)1\n2\n3\n48\n7\n6\n5dVdt\nIN\nINGND\nFLT\nOUTILM EN/UVLO\n4TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated6PinConfiguration andFunctions\nTPS2595x0/1 DSG Package\n8-Pin WSON\nTopView\nTPS2595x3 DSG Package\n8-Pin WSON\nTopViewTPS2595x5 DSG Package\n8-Pin WSON\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 dVdt Analog I/OAcapacitor from thispintoGND sets theoutput turnonslew rate. Leave thispin\nfloating forthefastest turnonslew rate. (See Switching Characteristics ).\n2EN/UVLO\nAnalog inputActive high enable fortheTPS2595x0, TPS2595x1, TPS2595x5 variants. Aresistor\ndivider canbeused toadjust theundervoltage lockout threshold. Donotleave floating.\nEN/OVLOActive lowenable fortheTPS2595x3 variants. Aresistor divider canbeused toadjust\ntheovervoltage lockout threshold. Donotleave floating.\n3,4 IN Power Power input\n5 OUT Power Power output\n6FLT\nDigital outputTPS2595x0, TPS2595x1, TPS2595x3 :Fault event indicator which ispulled lowwhen a\nfault isdetected. Itisanopen drain output thatrequires anexternal pullupresistance.\nQODTPS2595x5 :Quick Output Discharge Pin,when tiedtoOUT directly orthrough external\nresistor.\n7 ILM Analog I/OThis isadual function pinused tolimit andmonitor theoutput current. Anexternal\nresistor from thispintoGND sets theoutput current limit. Thepinvoltage canalso be\nused tomonitor theoutput load current. Donotleave floating.\n8 GND Ground Ground\nPAD GND Thermal/Ground Theexposed padisused primarily forheat dissipation andmust beconnected toGND.\n5TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN Maximum input voltage IN –0.3 20 V\nVOUT Maximum output voltage OUT –0.3 VIN+0.3 V\nVOUT,PLS Minimum output voltage pulse (<1µs) OUT –1.2 V\nVEN Maximum enable pinvoltage EN/UVLO or\nEN/OVLO–0.3 7 V\nVFLTB Maximum fault pinvoltage (TPS2595x0/1/3) FLT –0.3 7 V\nVQOD Maximum QOD pinvoltage (TPS2595x5) QOD –0.3 7 V\nVdVdt Maximum dVdt pinvoltage dVdt 2.5 V\nIFLTB Maximum fault pinsink current FLT 10 mA\nIMAX Maximum continuous switch current INtoOUT Internally limited\nTJ,MAX Maximum junction temperature Internally limited\nTLEAD Maximum lead temperature 300 °C\nTSTG Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n(1) Thenominal input voltage should belimited totheoutput clamp voltage fortheselected device option aslisted intheElectrical\nCharacteristics section\n(2) Forsupply voltages below 6V,itisokay topulluptheENpintoINdirectly. Forsupply voltages greater than 6V,itisrecommended to\nuseanappropriate resistor divider between IN,ENandGND toensure thevoltage attheENpiniswithin thespecified limits.\n(3) Guaranteed bydesign. Nottested atproduction.7.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input voltage range (TPS2595x0/1/3) IN 2.7 18(1)V\nVIN Input voltage range (TPS2595x5) IN 3.0 18(1)V\nVOUT Output voltage OUT 0 VIN+0.3 V\nVEN Enable pinvoltageEN/UVLO or\nEN/OVLO0 6(2)V\nVFLTB Fault pinvoltage (TPS2595x0/1/3) FLT 0 6 V\nVQOD Fault pinvoltage (TPS2595x5) QOD 0 6 V\nIMAXContinuous output current (TJ=–40to125οC) INtoOUT 4 A\nContinuous output current (TJ=–40to105οC) INtoOUT 5(3)A\nRILM ILMpinresistance (Active Current Limiting Operation) ILM 487 5000 Ω\nCdVdt dVdt capacitor value dVdt 3300 pF\nVdVdt dVdt pincapacitor voltage rating dVdt 4 V\nTJ Operating junction temperature –40 125 °C\n6TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TPS2595x\nUNIT DSG (WSON)\n8PINS\nRθJA Junction-to-ambient thermal resistance 65.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 73.3 °C/W\nRθJB Junction-to-board thermal resistance 28.3 °C/W\nψJT Junction-to-top characterization parameter 2 °C/W\nψJB Junction-to-board characterization parameter 28.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 9.8 °C/W\n7TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Refer toFig49\n(2) Refer toFig50\n(3) Guaranteed bydesign andcharacterization. Nottested atproduction.\n(4) Refer toFig527.5 Electrical Characteristics\n(Test conditions unless otherwise noted) –40°C≤TJ≤125°C,VIN=12VforTPS25954x/7x, VIN=5VforTPS25953x, VIN=\n3.3VforTPS25952x, VEN=5V(=0VforTPS2595x3 only) ,RILM=487Ω,CdVdT=Open, OUT =Open. Allvoltages\nreferenced toGND.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT SUPPLY (IN)\nIQ INquiescent currentTPS2595x0/1/5 VEN≥VUVLO175 250 µA\nTPS2595x3 VEN≤VOVLO\nISD INshutdown currentTPS2595x0/1/5 VEN<0.5VVIN≤5V 0.04 µA\n5V<VIN≤18V 0.45 2 µA\nTPS2595x3 VEN>2V 45 65 µA\nVUVPINUndervoltage Protection\nThresholdTPS2595x5 VINRising 2.7 2.8 2.9 V\nTPS2595x5 VINFalling 2.58 2.68 2.78 V\nTPS2595x0/1/3 VINRising 2.44 2.54 2.64 V\nTPS2595x0/1/3 VINFalling 2.33 2.43 2.53 V\nOUTPUT VOLTAGE CLAMP (OUT)\nVOVC Overvoltage clamp threshold(1)TPS25952x\nVINRising, ROUT=10kΩ3.65 3.87 4.1 V\nTPS25953x 5.5 5.7 5.9 V\nTPS25954x 13.3 13.7 14.3 V\nVCLAMP Output voltage while clamping(1)TPS25952x\nVIN≥VOVC,IOUT=10mA3.4 3.6 3.8 V\nTPS25953x 5.2 5.45 5.7 V\nTPS25954x 13 13.55 14.1 V\ntOVC Output clamp response time(1)TPS25952x/3x/4xIOUT=4A 5 µs\nIOUT=100mA 10 µs\nOUTPUT CURRENT LIMIT AND MONITOR (ILM)\nGIMONCurrent monitor gain as\nmeasured onILMpin\n(IILM/IOUT)IOUT=4A 254 276 299 µA/A\nIOUT=1A 249 276 304 µA/A\nILIMIT IOUTCurrent limit(2)RILM=487Ω 3.87 4.17 4.42 A\nRILM=1780Ω 1.09 1.17 1.24 A\nRILM=4420Ω(3)0.46 0.49 0.52 A\nRILM=Open (Single Point Failure Test IEC62368-1) 0 A\nICBIOUTCircuit Breaker Threshold\nduring RILMShort conditionRILM=Short toGND (Single Point Failure Test IEC62368-\n1)3 A\ntLIM Current limit response time(2)IOUT>ILIMIT +20% toIOUT≤ILIMIT 250 µs\ntSC Short circuit response time(4)IOUT>ISCtoIOUT≤ILIMIT 5 µs\nON-RESISTANCE (IN-OUT)\nRON ONstate resistanceVIN=4Vto18VTJ=25°C 34 37 mΩ\nTJ=–40°Cto85°C 47 mΩ\nTJ=–40°Cto125°C 53 mΩ\nVIN=2.7Vto4VTJ=25°C 36 40 mΩ\nTJ=–40°Cto85°C 51 mΩ\nTJ=–40°Cto125°C 58 mΩ\n8TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(Test conditions unless otherwise noted) –40°C≤TJ≤125°C,VIN=12VforTPS25954x/7x, VIN=5VforTPS25953x, VIN=\n3.3VforTPS25952x, VEN=5V(=0VforTPS2595x3 only) ,RILM=487Ω,CdVdT=Open, OUT =Open. Allvoltages\nreferenced toGND.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nENABLE /UNDERVOLTAGE LOCKOUT (EN/UVLO) -TPS2595x0/1/5\nIEN EN/UVLO pinleakage current –0.1 0.1 µA\nVUVLO(R)Undervoltage lockout thresholdVENrising 1.13 1.2 1.27 V\nVUVLO(F) VENfalling 1.03 1.1 1.17 V\nENABLE /OVERVOLTAGE LOCKOUT (EN/OVLO) -TPS2595x3\nIEN EN/OVLO pinleakage current –0.1 0.1 µA\nVOVLO(R)Overvoltage lockout thresholdVENrising 1.13 1.2 1.27 V\nVOVLO(F) VENfalling 1.03 1.1 1.17 V\ntOVLOOvervoltage lockout response\ntimeVEN>VOVLO toFLT↓ 3 µs\nFAULT INDICATION (FLT)-TPS2595x0/1/3\nRFLTB FLT pinresistance FLT↓ 12 Ω\nIFLTB FLT pinleakage current VEN=2V,VFLTB =0Vto6V –0.1 0.1 µA\nQUICK OUTPUT DISCHARGE (QOD) -TPS2595x5\nRQOD QOD effective resistance INconnected toEN,OUT connected toQOD, EN↓to1V 19 Ω\nOVERTEMPERATURE PROTECTION (TSD)\nTSD Thermal shutdown TJRising 157 °C\nTSD HYS Thermal shutdown hysteresis TJFalling 5 °C\ntTSD,RSTThermal Shutdown Auto-Retry\nIntervalTPS2595x1/3/5Device Enabled andTJ<TSD -\nTSD HYS93 ms\n7.6 Switching Characteristics\nTypical Values aretaken atTJ=25°Cunless specifically noted otherwise. ROUT=100Ω,COUT=1µF\nPARAMETER VIN CdVdt=Open CdVdt=3300pF UNIT\nSRON Output Rising slew rate3.3V 16.3 10.0\nV/ms 5V 21.9 11.6\n12V 38.2 12.4\ntD,ON Turn ondelay3.3V 147 254\nµs 5V 149 289\n12V 153 335\ntR Rise time3.3V 157 259\nµs 5V 179 349\n12V 248 763\ntD,OFF Turn offdelay3.3V 11.6 11.6\nµs 5V 11.3 11.5\n12V 11.0 11.4\n/OVLOVEN/UVLO\n0\nTimeOVLO\nOUTVIN\n0 V10%90%tD,OFF\ntRtON\nSRON\ntF\ntD,ONEN\nEN/UVLOVEN/UVLO\n0\nTimeUVLO\nOUTVIN\n0 V10%90%tD,OFF\ntRtON\nSRON\ntF\ntD,ON\n9TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 1.TPS2595x0, TPS2595x1, TPS2595x5 Switching Times\nFigure 2.TPS2595x3 Switching Times\nTemperature ( qC)UVLO Threshold (V)\n-50-250255075100125 1501.081.11.121.141.161.181.21.22\nRising\nFalling\nD0062.7 V\n5 V\n18 V\n2.7 V\n5 V\n18 V\nTemperature ( qC)OVLO Threshold (V)\n-50-250255075100125 1501.081.11.121.141.161.181.21.22\nRising\nFalling\nD0072.7 V\n5 V\n18 V\n2.7 V\n5 V\n18 V\nTemperature ( qC)UVP Threshold (V)\n-50-250255075100125 1502.642.662.682.72.722.742.762.782.82.82\nD004Rising\nFalling\nTemperature ( qC)UVP Threshold (V)\n-50-250255075100125 1502.42.422.442.462.482.52.522.542.56\nD005Rising\nFalling\nTemperature ( qC)RON (m:)\n-50-250255075100125 1502030405060\nD0082.7 V\n3.3 V\n5 V\n12 V\n18 V\nTemperature ( qC)ISD (PA)\n-50-25 0255075100 125-0.100.10.20.30.40.50.60.70.80.9\nD0022.7 V\n3.3 V\n5 V\n12 V\n18 V\n10TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated7.7 Typical Characteristics\nIOUT=0.5A ,Different Input Voltages\nFigure 3.On-resistance vsTemperatureTPS2595x0/1/5, EN=GND, OUT=Open, Different Input Voltages\nFigure 4.Shutdown Current vsTemperature\nTPS2595x5\nFigure 5.UVP Threshold vsTemperatureTPS2595x0/1/3\nFigure 6.UVP Threshold vsTemperature\nTPS2595x0/1/5, Different Input Voltages\nFigure 7.UVLO Threshold vsTemperatureTPS259573, Different Input Voltages\nFigure 8.OVLO Threshold vsTemperature\nRILM (:)Output Current Limit (A)\n100 1000 100000.21110\nD012\nTemperature ( qC)Output Current Limit (A)\n-50 0 50 100 1500.511.522.533.544.555.56\nD0134420 :\n1780 :1020 :\n681 :487 :\nTemperature ( qC)Output Clamp Voltage (V)\n-50-250255075100125 1505.055.15.155.25.255.35.355.45.455.55.55\nD01010 mA\n1 A\n3 A\nTemperature ( qC)Output Clamp Voltage (V)\n-50-250255075100125 15033.13.23.33.43.53.63.7\nD01110 mA\n1 A\n3 A\nInput Voltage (V)Iq (PA)\n0 5 10 15 20140150160170180190200210\nD003-40 qC\n25 qC85 qC\n105 qC125 qC\nTemperature ( qC)Output Clamp Voltage (V)\n-50-250255075100125 15013.1513.213.2513.313.3513.413.4513.513.5513.613.6513.7\nD00910 mA\n1 A\n3 A\n11TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 9.Quiescent Current vsInput VoltageTPS25954x, Different Output Load Currents\nFigure 10.OVC Threshold vsTemperature\nTPS25953x, Different Output Load Currents\nFigure 11.OVC Threshold vsTemperatureTPS25952x, Different Output Load Currents\nFigure 12.OVC Threshold vsTemperature\nFigure 13.Output Current Limit (ILIMIT)vsRILMVIN=12V, Different RILMvalues\nFigure 14.Output Current Limit (ILIMIT)vsTemperature\nTemperature ( qC)Current Limit Accuracy (%)\n-50 0 50 100 150-3-2-101234\nD0304420 :\n1780 :\n1020 :681 :\n487 :\nTemperature ( qC)GIMON (PA/A)\n-50-250255075100125 150274275276277278279280281\nD0200.5 A\n1 A\n2 A\n3 A\n4 A\nTemperature ( qC)Current Limit Accuracy (%)\n-50 0 50 100 150-3-2-101234\nD0284420 :\n1780 :\n1020 :681 :\n487 :\nTemperature ( qC)Current Limit Accuracy (%)\n-50 0 50 100 150-3-2-101234\nD0294420 :\n1780 :\n1020 :681 :\n487 :\nVDS (V)ILIMIT (A)\n1 2 3 4 500.511.522.533.544.555.56\nD023487 :\n681 :1020 :\n1780 :4420 :\nOutput Current Limit (A)Current Limit Accuracy (%)\n0 1 2 3 4 5-3-2-10123\nD027-40 qC\n25 qC\n85 qC\n125 qC\n12TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nDifferent RILMvalues\nFigure 15.Output Current Limit vsVDSVIN=5V\nFigure 16.Output Current Limit Accuracy vsOutput Current\nLimit\nVIN=3.3V,Different RILMvalues\nFigure 17.Output Current Limit Accuracy vsTemperatureVIN=5V,Different RILMvalues\nFigure 18.Output Current Limit Accuracy vsTemperature\nVIN=12V,Different RILMvalues\nFigure 19.Output Current Limit Accuracy vsTemperatureDifferent Output Load Currents\nFigure 20.Load Current Monitor Gain vsTemperature\nInput Voltage (V)tD,OFF (Ps)\n2.5 5 7.5 10 12.56789101112\nD026Open\n3300 pF\n4700 pF\n6800 pF\nPower Dissipation (W)Thermal Shutdown Time (ms)\n1 10 1000.1110100100010000\nD001-40 qC\n25 qC\n85 qC\n125 qC\nInput Voltage (V)SRON (V/ms)\n2.5 5 7.5 10 12.50510152025303540\nD024Open\n3300 pF\n4700 pF\n6800 pF\nInput Voltage (V)tR (Ps)\n2.5 5 7.5 10 12.5020040060080010001200140016001800\nD025Open\n3300 pF\n4700 pF\n6800 pF\nIOUT (A)GIMON Accuracy (%)\n0 1 2 3 4 5-15-10-505101520\nD031Maximum\nTypical\nMinimum\nInput Voltage (V)tD,ON (Ps)\n0 5 10 15 200100200300400500600700800900\nD022Open\n3300 pF4700 pF\n6800 pF\n13TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nNormalized toreference value ofGIMON =276uA/A\nFigure 21.Load Current Monitor Gain Accuracy vsLoad\nCurrentDifferent CdVdtvalues\nFigure 22.Turn onDelay vsInput Voltage\nDifferent CdVdtvalues\nFigure 23.ONSlew Rate vsInput VoltageDifferent CdVdtvalues\nFigure 24.Rise Time vsInput Voltage\nDifferent CdVdtvalues\nFigure 25.Turn OFF Delay vsInput Voltage Figure 26.Thermal Shutdown Time vsPower Dissipation\nTemperature ( qC)tTSD,RST (ms)\n-50-250255075100125 15086889092949698\nD0192.7 V\n3.3 V\n5 V\n12 V\n18 V\n14TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nTPS2595x1/3/5, Different Input Voltages\nFigure 27.Thermal Shutdown Auto-Retry Interval vsTemperature\nVIN=12V,COUT=10µF,RILM=487Ω,VEN=5V\nFigure 28.Output Voltage Ramp andInrush Current atStart\nUp,CdVdT=OpenVIN=12V,COUT=10µF,RILM=487Ω,VEN=5V\nFigure 29.Output Voltage Ramp andInrush Current atStart\nUp,CdVdT=22nF\nVIN=12V,COUT=1µF,RILM=487Ω,ROUT=100Ω\nFigure 30.Turn ONDelayVIN=12V,COUT=1µF,RILM=487Ω,ROUT=100Ω\nFigure 31.Turn OFF Delay\n15TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nVIN=12V,COUT=1µF,RILM=487Ω,ROUTvaried from 12Ωto\n2Ωto12Ω\nFigure 32.TPS2595x1, TPS2595x3, TPS2595x5 OverCurrent\nResponseVIN=12V,COUT=1µF,RILM=487Ω,ROUTvaried from 12Ωto\n2Ωto12Ω\nFigure 33.TPS2595x0 Overcurrent Response\nVIN=12V,COUT=1µF,RILM=487Ω\nFigure 34.Output HotShort toGND ResponseVIN=12V,COUT=1µF,RILM=487Ω\nFigure 35.Output HotShort toGND Response (Zoomed In)\nVIN=12V,COUT=1µF,RILM=487Ω\nFigure 36.Wake UpWith Output Short toGNDVIN=12V,COUT=1µF,RILM=487Ω\nFigure 37.Wake UpWith Output Short toGND (Zoomed In)\n16TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nVIN=12V,COUT=1µF,RILM=487Ω,IOUTstepped from 4Ato\n4.8A\nFigure 38.Output Load Transient ResponseVIN=12V,COUT=1µF,RILM=487Ω,FLT =3.3Vthrough 10\nkΩ\nFigure 39.HotPlug Response\nVINstepped from 12Vto18V,COUT=1µF,RILM=487Ω,FLT =\n3.3Vthrough 10kΩ,ROUT=100Ω\nFigure 40.TPS259573 Overvoltage Lockout ResponseVINstepped from 12Vto18V,COUT=1µF,RILM=487Ω,FLT =\n3.3Vthrough 10kΩ,ROUT=100Ω\nFigure 41.TPS259573 Overvoltage Lockout FLTResponse\nVINstepped from 3Vto6V,COUT=1µF,RILM=487Ω,FLT= 3.3\nVthrough 10kΩ,ROUT=10Ω\nFigure 42.TPS25952x Overvoltage Clamp ResponseVINstepped from 5Vto8V,COUT=1µF,RILM=487Ω,FLT =\n3.3Vthrough 10kΩ,ROUT=10Ω\nFigure 43.TPS25953x Overvoltage Clamp Response\nVOUT\nENVIN\n17TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nVINStepped from 12Vto15V,COUT=1µF,RILM=487Ω,FLT =\n3.3Vthrough 10kΩ,ROUT=20Ω\nFigure 44.TPS25954x Overvoltage Clamp ResponseVIN=5V,COUT=1µF,RILM=487Ω\nFigure 45.TPS2595x5 Quick Output Discharge, ENstepped\nfrom 5Vto0V\nVIN=5V,COUT=1µF,RILM=487Ω\nFigure 46.TPS2595x5 Quick Output Discharge, ENstepped from 5Vto1V\n+\n±\n+\n±UVP\nUVLO(3)EN/UVLO(1)IN\nOver Temperature \nProtectionControl \nLogicCharge \nPumpCurrent \nLimit &\nMonitorOUT\nILM\ndVdt\nFLT (2)\nGNDDriverIN\nOVC(4)3\n4\n25\n7\n1\n6\n8\n18TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS2595xx devices areintegrated eFuse that areused tomanage load voltage and load current. The\ndevice provides various factory programmed settings and user manageable settings, which allow device\nconfiguration forhandling different transient andsteady state supply andload fault conditions, thereby protecting\ntheinput supply and thedownstream circuits connected tothedevice. The device also uses anin-built thermal\nshutdown mechanism toprotect itself during these fault events.\n8.2 Functional Block Diagram\n(1) ForTPS2595x3, thispinisEN/OVLO\n(2) ForTPS2595x5, thispinisQOD\n(3) ForTPS2595x3, thisvoltage isOVLO\n(4) This block isnotavailable intheTPS25957x\n8.3 Feature Description\n8.3.1 Undervoltage Protection (UVP) andUndervoltage Lockout (UVLO)\nAlltheTPS2595xx devices constantly monitor theinput supply toensure thattheload ispowered uponly when\nthevoltage isatasufficient level. During thestart-up condition, thedevice waits fortheinput supply toriseabove\nafixed threshold VUVPbefore itproceeds toturn ONtheFET. Similarly, during theONcondition, iftheinput\nsupply falls below theUVP threshold, theFET isturned OFF. The UVP rising and falling thresholds areslightly\ndifferent, thereby providing some hysteresis andensuring stable operation around thethreshold voltage.\nThe TPS2595x0, TPS2595x1, TPS2595x5 devices provide anuser programmable UVLO mechanism toensure\nthat theload ispowered uponly when thevoltage isatasufficient level. This canbeachieved bydividing the\ninput supply and feeding ittotheEN/UVLO pin. Whenever thevoltage attheEN/UVLO pinfalls below a\nthreshold VUVLO,thedevice turns OFF theFET. The FET isturned ONagain when thevoltage rises above the\nthreshold. The rising and falling thresholds onthispinareslightly different, thereby providing some hysteresis\nandensuring stable operation around thethreshold voltage.\nThe user must choose theresistor divider values appropriately tomap thedesired input undervoltage level tothe\nUVLO threshold ofthepart. See Figure 47.\nVIN\nR1\nR2EN\n\x0b \x0c UVLO\nSUPPLYV R1 R2\nVR2u \x0e \n \nVIN\nR1\nR2EN\n19TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 47.Undervoltage Lockout\n(1)\n8.3.2 Overvoltage Protection\nTheTPS2595xx devices provide 2ways tohandle aninput overvoltage condition.\n8.3.2.1 Overvoltage Lockout (OVLO)\nThe TPS259573 device provides anuser programmable OVLO mechanism toensure thatthesupply totheload\niscutoffiftheinput supply voltage exceeds acertain level. This canbeachieved bydividing theinput supply\nandfeeding ittotheEN/OVLO pin.Whenever thevoltage attheEN/OVLO pinrises above athreshold VOVLO,the\ndevice turns OFF theFET. When thevoltage attheEN/OVLO pinfalls below thethreshold, theFET isturned\nONagain.\nTheuser should choose theresistor divider values appropriately tomap thedesired input overvoltage level tothe\nOVLO threshold ofthepart.\nFigure 48.Overvoltage Lockout\n8.3.2.2 Overvoltage Clamp (OVC)\nThe TPS25952x, TPS25953x, TPS25954x devices provide amechanism toclamp theoutput voltage toa\npredefined level quickly iftheinput voltage crosses acertain threshold. This ensures theload isnotexposed to\nhigh voltages onanyovervoltage attheinput supply, andlowers thedependency onexternal protection devices\n(such asTVS/Zener diodes) inthiscondition. Once theinput supply voltage rises above theOVC threshold\nvoltage VOVC,thedevice responds byclamping thevoltage toVCLAMP within avery short response time tOVC.As\nlong asanovervoltage condition ispresent ontheinput, theoutput voltage willbeclamped toVCLAMP .When the\ninput drops below theoutput clamp threshold VOVC,theclamp releases theoutput voltage. See Figure 49.\nDuring theovervoltage clamp condition, there could besignificant heat dissipation intheinternal FET depending\nontheVIN-VOUTvoltage drop and thecurrent through theFET leading toathermal shutdown ifthecondition\npersists foranextended period oftime. Inthiscase, thedevice would either stay latched-off orstart aauto retry\ncycle asexplained intheOvertemperature Protection (OTP) section.\n\x0b \x0c\n\x0b \x0cINRUSH\nON\nOUTI mAVSRms C F§ ·  ¨ ¸ P © ¹ \nIN\n0\nTimeOUT\n0\nVFLT\n0\nTJTSD\nTSDHYS\nTJENVUVLO\n0\ntOVCInput \nOvervoltage \nEvent\nVOVCAuto-Restart \nwith Input \nOvervoltageInput \nOvervoltage \nRemoved\ntTSD,RSTVCLAMP\nFLT\n20TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 49.TPS2595xx Overvoltage Clamp Response (Auto-Retry)\nMultiple device options areoffered with different clamping voltage thresholds. See theDevice Comparison Table\nforlistofavailable voltage clamp options.\n8.3.3 Inrush Current, Overcurrent andShort Circuit Protection\nTheTPS2595xx devices incorporates three levels ofprotection against overcurrent:\n•Adjustable slew rateforinrush current control (dVdt).\n•Active current limiting (ILIMIT)forovercurrent protection.\n•Afastshort circuit limit (ISC)toprotect against hard short circuits.\n8.3.3.1 Slew Rate andInrush Current Control (dVdt)\nThe inrush current during turn onisdirectly proportional totheload capacitance andrising slew rate. Equation 2\ncanbeused tofindtheslew rate SRONrequired tolimit theinrush current IINRUSH foragiven load capacitance\nCOUT.\n(2)\nForloads requiring aslower rising slew rate, acapacitance canbeadded tothedVdt pintoadjust therising slew\nrateandlower theinrush current during turnon.Therequired CdVdtcapacitance toproduce agiven slew ratecan\nbecalculated using Equation 3.\nIOUTILIMIT\n0\nTimeOUTVIN\n0\nVFLTB\n0\nTJTSD\nTSDHYS\nTJtTSD,RST tTSD,RSTtLIMSoft Short on VOUT Auto Retry\nInto ShortAuto Retry\n(Short Removed)\nFLT\n\x0b \x0cILM\nLIMIT2000R\nI 0.04 \n\x10\n\x0b \x0cdVdt\nON42000C pFVSRms \n§ · \n¨ ¸ © ¹ \n21TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(3)\n8.3.3.2 Active Current Limiting\nThe load current ismonitored during start-up and normal operation. When theload current exceeds thecurrent\nlimit trippoint ILIMIT programmed byRILMresistor, thedevice regulates thecurrent tothesetlimit ILIMIT within tLIM.\nThe device exits current limiting when theload current falls below limit. Equation 4canbeused tofindtheRILM\nvalue foradesired current limit.\n(4)\nInthecurrent limiting state, theoutput voltage drops resulting inincreased power dissipation intheinternal FET\nleading toathermal shutdown ifthecondition persists foranextended period oftime. Inthiscase, thedevice\neither stays latched-off orstarts anauto retry cycle asexplained intheOvertemperature Protection (OTP)\nsection.\nFigure 50.TPS2595x1, TPS2595x3, TPS2595x5 Overcurrent Response (Auto-Retry)\nIOUT\n0\nTimeOUTVIN\n0\nVFLTS\n0\nTJTSD\nTSDHYS\nTJENVUVLO\n0\ntLIMSoft Short on VOUT Short \nRemoved\nILIMITManual Restart\n(Device Re-enabled)\nFLT\n22TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 51.TPS2595x0 Overcurrent Response (Latch-Off)\n8.3.3.3 Short Circuit Protection\nThe current through thedevice increases very rapidly during atransient short circuit event. The short circuit\nthreshold ISCisadjusted based ontheselected current limit. When ashort circuit isdetected, thedevice quickly\nlimits thecurrent toILIMIT.The device stops limiting thecurrent once theload current falls below theprogrammed\nILIMIT threshold. See Figure 52.\nThe output voltage drops inthecurrent limiting state, resulting inincreased power dissipation intheinternal FET\nandleads toathermal shutdown ifthecondition persists foranextended period oftime. Inthiscase, thedevice\neither stays latched-off orstarts anauto retry cycle asexplained intheOvertemperature Protection (OTP)\nsection.\nIOUT\n0\nTimeOUTVIN\n0\nVFLTB\n0\nTJ\nTJENVEN/UVLO\n0\ntSCHard Short on VOUT\nShort Removed\nILIM\nFLT\n23TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 52.TPS2595xx Short Circuit Response\n8.3.4 Overtemperature Protection (OTP)\nThermal shutdown occurs when thejunction temperature TJexceeds TSD. When theTPS2595x0 detects a\nthermal overload, itshuts down andremains latched offuntil thedevice isre-enabled orpower cycled. When the\nTPS2595x1, TPS2595x3, TPS2595x5 devices detects athermal overload, itremains offuntil theTJdecreases by\nTSD HYSandthen waits foranadditional delay oftTSD,RST after which itautomatically retries toturn onifitisstill\nenabled. See Table 1.\nTable 1.TPS2595xx Thermal Shutdown\nDevice Enter TSD ExitTSD\nTPS2595x0 (Latch-off) TJ≥TSDTJ<TSD andDevice Power Cycled orre-\nenabled using EN/UVLO pin\nTPS2595x1, TPS2595x3, TPS2595x5 (Auto-\nretry)TJ≥TSDTJ<TSD –TSD HYSandtTSD,RST Timer\nExpired\n24TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.5 Fault Indication (FLT)\nTable 2summarizes theprotection response tovarious fault conditions.\nTable 2.TPS2595x0, TPS2595x1, TPS2595x3 Fault Summary\nEVENT /FAULT PROTECTION RESPONSE FLTINDICATION\nOvertemperature Shutdown Yes\nOvervoltageOutput Voltage Clamp (OVC)\n(TPS25952x,TPS25953x,TPS25954x only)No\nOvervoltageShutdown (OVLO)\n(TPS259573 only)Yes\nUndervoltage Shutdown (UVP orUVLO) No\nOvercurrent Current Limiting No\nShort circuit Current Limiting No\nILMpinopen Shutdown No\nILMpinshort Shutdown IfIOUT>ICB YesIfIOUT>ICB\nWhen theTPS2595x0, TPS2595x1, TPS2595x3 devices areturned offasaresult ofafault asdescribed inthe\ntable above, theFLT pinispulled low.\nAllfaults willbecleared ifthedevice loses power orifitisre-enabled using theEN/UVLO (orEN/OVLO) pin.\n8.3.6 Quick Output Discharge (QOD)\nSome applications require theoutput capacitor tobedischarged quickly when theeFuse isturned off.This\nprevents any unpredictable behavior from thedownstream devices asthecapacitor discharges slowly. The\nTPS2595x5 device provides aQuick Output Discharge feature that canbeenabled byconnecting OUT pinto\nQOD pin.Aninternal FET provides afastdischarge path fortheoutput capacitor resulting intheOUT voltage\nfalling to0Vinashort time. The FET initially operates insaturation region and provides aconstant current\ndischarge. After theFET enters linear region, itoffers adischarge path similar toaresistor.\nItispossible tomodel thisasasimple equivalent resistance, which would discharge agiven capacitor charged to\nagiven voltage inthesame time astheoverall discharge circuit. This parameter isspecified astheeffective\nQOD resistance RQODforthedevice. Ittakes atime equivalent to5time constants (τ=R×C)todischarge a\ncapacitor by99.3%. Forexample, with aneffective QOD resistance of19Ω,thetime taken todischarge a100-\nµFcapacitor from 5Vto35mVcanbecalculated asinEquation 5.\ntDischarge =5×19Ω×100µF=9.5ms (5)\nTPS2595\nEN FLT GPIO\nCopyright © 2017, Texas Instruments IncorporatedVFLT\nINVIN\nGPIORFLT\nTPS2595\nINVIN\nEN FLTRFLTVFLT\nGPIOR1\nR2\nCopyright © 2017, Texas Instruments Incorporated\n25TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.4 Device Functional Modes\nThefeatures ofthedevice depend ontheoperating mode.\n8.4.1 Enable andFault PinFunctional Mode 1:Single Device, Self-Controlled\nInthismode ofoperation, thedevice isenabled bytheVINvoltage without theneed ofanexternal processor to\ndrive theENABLE pin.TheFLT pinisoptionally monitored byanexternal host. See Figure 53.\nFigure 53.Single Device, Self-Controlled\n8.4.2 Enable andFault PinFunctional Mode 2:Single Device, Host-Controlled\nInthismode ofoperation, thedevice enable pinisdriven byanexternal host. The pincanbedriven directly from\naGPIO without theneed foranyglue logic. The FLT pinisoptionally monitored bythehost. See Figure 54.\nFigure 54.Single Device, Host-Controlled\n8.4.3 Enable andFault PinFunctional Mode 2:Multiple Devices, Self-Controlled\nInthismode ofoperation, thedevices areself-controlled (nohost present). The ENand FLT pins areshorted\ntogether, andconnected with uptothree total devices asshown inFigure 55.Inthisconfiguration, when anyone\noftheTPS2595xx devices detects afault, itautomatically disables theother TPS2595xx devices inthesystem.\nNOTE\nThis configuration isonly applicable totheActive High Enable variants TPS2595x0,\nTPS2595x1, TPS2595x5.\nVOUT2VOUT1\nEN\nIIN\nVOUT2VOUT1\nEN\nIIN\nTPS2595\nTPS2595EN\nENENR1\nR2\nFLTFLT\nTPS2595\nFLTVIN\nCopyright © 2017, Texas Instruments Incorporated\n26TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 55.Multiple Devices, Self-Controlled\nFigure 56.TPS259541 Self-controlled Mode Response with\nOverload Fault onOUT1 Followed byAuto-retry with\nPersistent FaultFigure 57.TPS259541 Self-controlled Mode Response with\nOverload onOUT1 Followed byRecovery with Fault\nRemoved\nTPS259541IN OUT\nFLT\nEN/UVLO\nILM\ndVdtGNDVIN = 2.7 to 18 VVOUT\nCIN(1)\n0.1 µF COUT\n1 µF34 m\r\x03\nR1\n1 0\x9f\nR2\n387 N\x9fR3\nRILM\n546 \x9f\nCopyright © 2017, Texas Instruments Incorporated10 N\x9f\x033.3 V\nADC\nCdVDt\n3.3 nF\n27TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS2595xx device isanintegrated eFuse that istypically used forhot-swap and power railprotection\napplications. The device operates from 2.7Vto18Vwith programmable current limit and undervoltage\nprotection. The device aids incontrolling thein-rush current andprovides precise current limiting during overload\nconditions forsystems such asset-top box, DTVs, gaming consoles, SSDs, HDDs, and smart meters. The\ndevice also provides robust protection formultiple faults onthesub-system rail.\nThe following design procedure canbeused toselect thesupporting component values based ontheapplication\nrequirement. Additionally, aspreadsheet design toolTPS2595xx Design Calculation Tool isavailable.\n9.2 Typical Application\n(1) CINisoptional and0.1µFisrecommended tosuppress transients duetotheinductance ofPCB routing orfrom input\nwiring.\nFigure 58.Typical Application Schematic: Simple e-Fuse forSet-Top Boxes\n9.2.1 Design Requirements\nTable 3liststheTPS25954x design requirements.\nTable 3.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage ,VIN 12V\nUndervoltage lockout setpoint, VUV 4.3V\nOvervoltage protection setpoint ,VOV Default: VOVC=13.7 V\nLoad atstart-up, RL(SU) 4Ω\nCurrent limit, ILIMIT 3.7A\nLoad capacitance, COUT 1µF\nMaximum ambient temperatures, TA 85°C\nIN\nINRUSH OUT\ndVdTVI C T u \nUV UVLO(R)R1 R2V V R2\x0e u \nILM\nLIMIT2000RI 0.04 \x10\n28TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\nThedesigner must know thefollowing:\n•Normal input operation voltage\n•Maximum output capacitance\n•Maximum current Limit\n•Load during start-up\n•Maximum ambient temperature ofoperation\nThis design procedure seeks tocontrol thejunction temperature ofdevice under both static and transient\nconditions byproper selection ofoutput ramp-up time and associated support components. The designer can\nadjust thisprocedure tofittheapplication anddesign criteria.\n9.2.2.1 Programming theCurrent-Limit Threshold: RILMSelection\nTheRILMresistor attheILMpinsets theover load current limit, thiscanbesetusing Equation 6.\n(6)\nForILIMIT =3.7A,from Equation 6,RILMis546Ω,choose closest standard value resistor with 1%tolerance.\n9.2.2.2 Undervoltage Lockout SetPoint\nTheundervoltage lockout (UVLO) trippoint isadjusted using theexternal voltage divider network ofR1andR2as\nconnected between IN,EN/UVLO andGND pins ofthedevice. The values required forsetting theundervoltage\narecalculated solving Equation 7.\n(7)\nWhere VUVLO(R) isUVLO rising threshold (1.2 V).Because R1and R2leak thecurrent from input supply VIN,\nthese resistors must beselected based ontheacceptable leakage current from input power supply VIN.\nThecurrent drawn byR1andR2from thepower supply isIR12=VIN/(R1+R2).\nHowever, leakage currents due toexternal active components connected totheresistor string canadd error to\nthese calculations. So,theresistor string current, IR12must bechosen tobe20times greater than theleakage\ncurrent expected.\nTosettheUVLO atVUVR=4.3V,select R2=387kΩ,andR1=1MΩ.\n9.2.2.3 Setting Output Voltage Ramp Time (TdVdT)\nForasuccessful design, thejunction temperature ofdevice must bekept below theabsolute maximum rating\nduring both dynamic (start-up) and steady state conditions. Dynamic power stresses often areanorder of\nmagnitude greater than thestatic stresses, soitisimportant todetermine theright start-up time and in-rush\ncurrent limit required with system capacitance toavoid thermal shutdown during start-up with andwithout load.\nThe required ramp-up capacitor CdVdT iscalculated considering thetwopossible cases (see Case 1:Start-Up\nWithout Load. Only Output Capacitance COUT Draws Current and Case 2:Start-Up With Load. Output\nCapacitance COUTandLoad Draw Current ).\n9.2.2.3.1 Case 1:Start-Up Without Load. Only Output Capacitance COUTDraws Current\nDuring start-up, astheoutput capacitor charges, thevoltage drop aswell asthepower dissipated across the\ninternal FET decreases. The average power dissipated inthedevice during start-up iscalculated using\nEquation 9.\nForTPS2592xx device, theinrush current isdetermined asshown inEquation 8.\n(8)\nPower dissipation during start-up isshown inEquation 9.\n u u  D(INRUSH)P 0.5 12 38.2m 229.2mW\nINRUSH1\x1d)×38.2mVI = = 38.2mA\x1dV\nPower Dissipation (W)Thermal Shutdown Time (ms)\n1 10 1000.1110100100010000\nD001-40 qC\n25 qC\n85 qC\n125 qC\nLIMIT INRUSH\ndvdT(Current Limited) OUT L(SU)\nIN INRUSH\nLIMIT\nL(SU)I I T C R 1 LNV IIR\x10ª º § · \n« » ¨ ¸ \n« » ¨ ¸  u u \x10 \x0e« » ¨ ¸ \x10« » ¨ ¸ © ¹ ¬ ¼ \nSTARTUP INRUSH LI I I (t) \x0e \nD(STARTUP) D(INRUSH) D(LOAD)P P P  \x0e \n2\nIN\nD(LOAD)\nL(SU)V1P6 R § ·  u ¨ ¸ © ¹ \nD(INRUSH) IN INRUSHP 0.5 V I  u u\n29TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(9)\nEquation 9assumes thatload does notdraw anycurrent until theoutput voltage hasreached itsfinal value.\n9.2.2.3.2 Case 2:Start-Up With Load. Output Capacitance COUTandLoad Draw Current\nWhen theload draws current during theturnon sequence, there isadditional power dissipated. Considering a\nresistive load during start-up RL(SU),load current ramps upproportionally with increase inoutput voltage during\nTdVdT time. Equation 10toEquation 13show theaverage power dissipation intheinternal FET during charging\ntime duetoresistive load.\n(10)\nTotal power dissipated inthedevice during start-up isEquation 11.\n(11)\nTotal current during start-up isgiven byEquation 12.\n(12)\nIfISTARTUP >ILIMIT,thedevice limits thecurrent toILIMIT and thecurrent-limited charging time isdetermined by\nEquation 13.\n(13)\nThe power dissipation, with and without load, forselected start-up time must notexceed theshutdown limits as\nshown inFigure 59.\nFigure 59.Thermal Shutdown Limit Plot\nForthedesign example under discussion, select ramp-up capacitor CdVdt=OPEN. Thedefault slew rateforCdVdt\n=OPEN is38.2 mV/µs.With slew rateof38.2 mV/µs,theramp-up time TdVdtfor12Vinput is248µs.\nTheinrush current drawn bytheload capacitance COUTduring ramp-up using Equation 14.\n(14)\nTheinrush power dissipation iscalculated using Equation 15.\n(15)\nFor229.2 mW ofpower loss, thethermal shutdown time ofthedevice must notbeless than theramp-up time\nTdVdttoavoid thefalse tripatthemaximum operating temperature. Figure 59shows thethermal shutdown limit at\nTA=85°C,for229.2 mW ofpower, theshutdown time isinfinite. Therefore, itissafe touse248 µsasthestart-\nuptime without anyload ontheoutput.\nVOUTVIN\nEN\nIIN\nVOUTVIN\nEN\nIIN\nD(STARTUP)P 6 229.2m 6.229 W  \x0e  \nD(LOAD)12 x 12= = 6 W6 4P/c180\n30TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTheadditional power dissipation when a4Ωload ispresent during start-up iscalculated using Equation 10.\n(16)\nThetotal device power dissipation during start-up isgiven inEquation 17.\n(17)\nThe Figure 59shows TA=85°Cand thethermal shutdown time for6.229 Wismore than 10ms,which iswell\nwithin theacceptable limits tonotuseanexternal capacitor CdVdtwith astart-up load of4Ω.\nWhen COUTislarge, there isaneed todecrease thepower dissipation during start-up. This can bedone by\nincreasing thevalue oftheCdVdtcapacitor.\n9.2.3 Support Component Selection: CIN\nCINisabypass capacitor tohelp control transient voltages, unit emissions, and local supply noise. Where\nacceptable, avalue intherange from 0.001μFto0.1μFisrecommended forCIN.\n9.2.4 Application Curves\nFigure 60.Output Ramp without Any Load Figure 61.Output Ramp with 4ΩLoad atStart-up\n9.2.5 Controlled Power Down (Quick Output Discharge) using TPS2595x5\nWhen theTPS2595x5 device isdisabled, theoutput voltage isleftfloating andthepower-down profile isentirely\ndictated bytheload. Insome applications, thiscanlead toundesired activity because theload isnotpowered\ndown toadefined state. Controlled output discharge canensure theload iscompletely turned offandisnotinan\nundefined operational state. TheQOD pinintheTPS2595x5 device canbeconnected totheOUT pintofacilitate\ntheQuick Output Discharge function, asshown inFigure 62.When theTPS2595x5 device isdisabled, theQOD\npinispulled lowandprovides aquick discharge path fortheoutput capacitor. The output voltage discharge rate\nisdictated bytheoutput capacitor COUT,thetotal discharge path resistance (internal plus external), andtheload.\nVOUT\nENVIN\nVOUT\nENVIN\nTPS2595x5 IN OUT\nEN/UVLO\nILM\ndVdtGNDVIN = 5 V\nCIN\n0.1 µF 34 m\r\x03RQODEXT\nRILM\n487 \x9fVOUT\nCOUT\n100 µFRLOAD\n1000 \x9f\nCopyright © 2017, Texas Instruments IncorporatedQOD\nfrom µC\nCdVDt\n3.3 nF\n31TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 62.Circuit Implementation with Quick Output Discharge Function using TPS2595x5\nFigure 63.Output Voltage Discharge using TPS259535\nwithout QOD [VIN=5V,EN=H→L,COUT=100µF,RLOAD\n=1000Ω,RQODEXT =OPEN]Figure 64.Output Voltage Discharge using TPS259535\nwith QOD [VIN=5V,EN=H→L,COUT=100µF,RLOAD =\n1000Ω,RQODEXT =Short]\n9.2.6 Overvoltage Lockout using TPS259573\nThe TPS259573 device incorporates acircuit toprotect thesystem during overvoltage conditions. Aresistor\ndivider connected from thesupply totheEN/OVLO pintoGND (asshown inFigure 65)programs the\novervoltage threshold. Avoltage more than VOVLO ontheEN/OVLO pinturns offtheinternal FET and protects\nthedownstream load. Figure 66shows overvoltage cut-off attheinput voltage of15V.\nTPS259573 IN OUT\nEN/OVLO\nILM\ndVdtGND3.3 V\nVIN = 2.7 to 18 V\nCIN\n0.1 µF 34 m\r\x03\nR1\n1 0\x9f\nR2\n86.9 N\x9fR3\n10 N\x9f\nRILM\n487 \x9fVOUT\nCOUT\n1 µFRLOAD\n100 \x9f\nFLT\nCopyright © 2017, Texas Instruments IncorporatedCdVDt\n3.3 nF\n32TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 65.Circuit Implementation forOvervoltage Lockout using TPS259573\nFigure 66.Overvoltage Lockout Response using TPS259573\nTPS2595xxIN OUT\nEN/UVLO\nILM\ndVdtGND3.3 V\nVIN = 2.7 to 18 V\nCIN\n0.1 µF 34 m\r\x03\nR1\n1 0\x9f\nR2\n86.9 N\x9fR3\n10 N\x9f\nRILM\n487 \x9fVOUT\nCOUT\n1 µFRLOAD\n100 \x9f\nFLT\nCopyright © 2017, Texas Instruments IncorporatedCdVDt\n3.3 nF\n\x0b \x0c \x0b \x0c \x0b \x0c\x0b \x0c\n\x0b \x0cIN\nSPIKE Absolute IN LOAD\nINL\nV V IC \x0e u\n33TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nTheTPS2595xx devices aredesigned forasupply voltage range of2.7V≤VIN≤18V.Aninput ceramic bypass\ncapacitor higher than 0.1μFisrecommended iftheinput supply islocated more than afewinches from the\ndevice. The power supply must berated higher than thesetcurrent limit toavoid voltage droops during\novercurrent andshort-circuit conditions.\n10.1 Transient Protection\nInthecase ofashort circuit and overload current limit when thedevice interrupts current flow, theinput\ninductance generates apositive voltage spike ontheinput, and theoutput inductance generates anegative\nvoltage spike ontheoutput. The peak amplitude ofvoltage spikes (transients) isdependent onthevalue of\ninductance inseries totheinput oroutput ofthedevice. Such transients can exceed theabsolute maximum\nratings ofthedevice ifsteps arenottaken toaddress theissue. Typical methods foraddressing transients\ninclude:\n•Minimize lead length andinductance intoandoutofthedevice.\n•Use alarge PCB GND plane.\n•Use aSchottky diode across theoutput toabsorb negative spikes.\n•Use alow-value ceramic capacitor CIN=0.001μFto0.1μFtoabsorb theenergy anddampen thetransients.\nTheapproximate value ofinput capacitance canbeestimated with Equation 18:\nwhere\n•V(IN)isthenominal supply voltage\n•I(LOAD) istheload current\n•L(IN)equals theeffective inductance seen looking intothesource\n•C(IN)isthecapacitance present attheinput (18)\nSome applications may require theaddition ofaTransient Voltage Suppressor (TVS) toprevent transients from\nexceeding theabsolute maximum ratings ofthedevice.\nThe circuit implementation with optional protection components (aceramic capacitor, TVS andSchottky diode) is\nshown inFigure 67.\nFigure 67.Circuit Implementation with Optional Protection Components\n34TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated10.2 Output Short-Circuit Measurements\nItisdifficult toobtain repeatable and similar short-circuit testing results. The following contribute tovariation in\nresults:\n•Source bypassing\n•Input leads\n•Circuit layout\n•Component selection\n•Output shorting method\n•Relative location oftheshort\n•Instrumentation\nThe actual short exhibits acertain degree ofrandomness because itmicroscopically bounces and arcs. Ensure\nthat configuration and methods areused toobtain realistic results. Donotexpect toseewaveforms exactly like\nthose inthisdata sheet because every setup isdifferent.\n11Layout\n11.1 Layout Guidelines\n•Forallapplications, aceramic decoupling capacitor of0.01 µForgreater isrecommended between theIN\nterminal and GND terminal. Forhot-plug applications, where input power-path inductance isnegligible, this\ncapacitor canbeeliminated orminimized.\n•The optimal placement ofthedecoupling capacitor isclosest totheINandGND terminals ofthedevice. Care\nmust betaken tominimize theloop area formed bythebypass-capacitor connection, theINterminal, andthe\nGND terminal oftheIC.See Figure 68foraPCB layout example.\n•High current-carrying power-path connections must beasshort aspossible and must besized tocarry at\nleast twice thefull-load current.\n•TheGND terminal must betiedtothePCB ground plane attheterminal oftheIC.ThePCB ground must bea\ncopper plane orisland ontheboard.\n•Locate thefollowing support components close totheir connection pins:\n–RILM\n–CdVdT\n–Resistors fortheEN/UVLO (orEN/OVLO) pin\nConnect theother end ofthecomponent totheGND pinofthedevice with shortest trace length. The trace\nrouting fortheRILMand CdVdT components tothedevice must beasshort aspossible toreduce parasitic\neffects onthecurrent limit andsoftstart timing. These traces must nothave anycoupling toswitching signals\nontheboard.\n•Protection devices such asTVS, snubbers, capacitors, ordiodes must beplaced physically close tothe\ndevice they areintended toprotect. These protection devices must berouted with short traces toreduce\ninductance. Forexample, aprotection Schottky diode isrecommended toaddress negative transients dueto\nswitching ofinductive loads, anditmust bephysically close totheOUT pins.\n•Obtaining acceptable performance with alternate layout schemes ispossible; Layout Example has been\nshown toproduce good results andisintended asaguideline.\n8\n7\n6\n51\n2\n3\n4GNDGND\nILM\nOUTdVdt\nEN/UVLO\nIN\nINVIN\nPower GroundTop Layer\nBottom Layer Ground Plane\nVia to Bottom Ground Plane \nPower Ground\nVOUTBottom \nGround \nLayer\nHigh \nFrequency \nBypass \nCapacitorFLT\n* *\n35TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated11.2 Layout Example\n(1) Optional: Needed only tosuppress thetransients caused byinductive load switching\nFigure 68.TPS2595xx Layout\n36TPS2595\nSLVSE57C –JUNE 2017 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\nTPS2595EVM eFuse Evaluation Board\nTPS2595xx Design Calculation Tool\n12.1.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 4.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS259520 Click here Click here Click here Click here Click here\nTPS259521 Click here Click here Click here Click here Click here\nTPS259530 Click here Click here Click here Click here Click here\nTPS259531 Click here Click here Click here Click here Click here\nTPS259533 Click here Click here Click here Click here Click here\nTPS259540 Click here Click here Click here Click here Click here\nTPS259541 Click here Click here Click here Click here Click here\nTPS259570 Click here Click here Click here Click here Click here\nTPS259571 Click here Click here Click here Click here Click here\nTPS259573 Click here Click here Click here Click here Click here\nTPS259525 Click here Click here Click here Click here Click here\nTPS259535 Click here Click here Click here Click here Click here\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n37TPS2595\nwww.ti.com SLVSE57C –JUNE 2017 –REVISED APRIL 2018\nProduct Folder Links: TPS2595Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Nov-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS259520DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES20Samples\nTPS259520DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES20Samples\nTPS259521DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES21Samples\nTPS259521DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES21Samples\nTPS259525DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES25Samples\nTPS259525DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES25Samples\nTPS259530DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES30Samples\nTPS259530DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES30Samples\nTPS259531DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES31Samples\nTPS259531DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES31Samples\nTPS259533DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES33Samples\nTPS259533DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES33Samples\nTPS259535DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES35Samples\nTPS259535DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES35Samples\nTPS259540DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES40Samples\nTPS259540DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES40Samples\nTPS259541DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES41Samples\nTPS259541DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES41Samples\nTPS259570DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES70Samples\nTPS259570DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES70Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Nov-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS259571DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES71Samples\nTPS259571DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES71Samples\nTPS259573DSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES73Samples\nTPS259573DSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ES73Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Nov-2022\nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Nov-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS259520DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259520DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259521DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259521DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259525DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259525DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259530DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259530DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259531DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259531DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259533DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259533DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259535DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259535DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259540DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259540DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Nov-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS259541DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259541DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259570DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259570DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259571DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259571DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nTPS259573DSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nTPS259573DSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Nov-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS259520DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259520DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259521DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259521DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259525DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259525DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259530DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259530DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259531DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259531DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259533DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259533DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259535DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259535DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259540DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259540DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259541DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259541DSGT WSON DSG 8250 210.0 185.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Nov-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS259570DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259570DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259571DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259571DSGT WSON DSG 8250 210.0 185.0 35.0\nTPS259573DSGR WSON DSG 83000 210.0 185.0 35.0\nTPS259573DSGT WSON DSG 8250 210.0 185.0 35.0\nPack Materials-Page 4\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WSON - 0.8 mm max height DSG 8\nPLASTIC SMALL OUTLINE - NO LEAD 2 x 2, 0.5 mm pitch\n4224783/A\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.32\n0.181.6 0.12X\n1.50.9 0.1\n6X 0.5\n8X 0.40.20.050.000.80.7A2.11.9 B\n2.11.90.320.18\n0.40.2\n(DIM A) TYPWSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n145\n8\nX 0.25)(45PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n9\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nALTERNATIVE TERMINAL SHAPE\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.25)\n(1.6)\n(1.9)6X (0.5)(0.9) (0.2) VIA\nTYP\n(0.55)8X (0.5)\n(R0.05) TYPWSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022SYMM1\n458\nLAND PATTERN EXAMPLE\nSCALE:20XSYMM 9\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.25)8X (0.5)\n(0.9)(0.7)\n(1.9)(0.45)\n6X (0.5)WSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 9:\n 87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM\n1\n458METAL\nSYMM\n9\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS259541DSGR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7V to 18V
  - Absolute Maximum Input Voltage: 20V
  - Output Voltage Clamp: 13.7V (typical)
  
- **Current Ratings:**
  - Continuous Output Current: 4A
  - Current Limit Accuracy: ±7.5%
  
- **Power Consumption:**
  - Quiescent Current: 175 µA (typical)
  - Shutdown Current: 0.04 µA (typical)
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C
  
- **Package Type:**
  - WSON (8-pin) with dimensions of 2.00 mm x 2.00 mm
  
- **Special Features:**
  - Fast Overvoltage Protection with a response time of 5 µs (typical)
  - Adjustable Undervoltage Lockout (UVLO)
  - Adjustable Current Limit with Load Current Monitor Output (ILM)
  - Over Temperature Protection (OTP)
  - Fault Indication Pin (FLT)
  - Quick Output Discharge (QOD) feature available
  - IEC62368-1 Certified and UL2367 Recognition
  
- **Moisture Sensitive Level:**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS259541DSGR** is an integrated eFuse (electronic fuse) designed for power management and protection applications. It provides robust protection against overloads, short circuits, voltage surges, and excessive inrush current. The device features adjustable current limits and a fast overvoltage protection mechanism, making it suitable for various applications where power management is critical.

#### Typical Applications:
- **Hot-Swap and Hot-Plug Applications:** The TPS259541 is ideal for systems that require safe insertion and removal of components while powered.
- **Adapter Powered Systems:** It can be used in devices powered by adapters, ensuring protection against voltage spikes.
- **Storage Devices:** Commonly used in SSDs and HDDs to protect against overcurrent and overvoltage conditions.
- **Industrial Systems:** Suitable for industrial applications where reliability and protection against electrical faults are essential.
- **Consumer Electronics:** Used in devices like set-top boxes and digital TVs, providing necessary power management features.

This component is particularly valuable in designs requiring high reliability and safety, ensuring that downstream components are protected from potentially damaging electrical conditions.