5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd aedge1.vcd -o aedge1.cdd -v aedge1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" aedge1.v 8 38 1
2 1 13 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 19 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 10 830004 1 0 0 0 1 33 1102
1 b 11 83000b 1 0 31 0 32 33 36aa aa aa aa aa aa aa aa
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" aedge1.v 0 17 1
2 3 14 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 14 10002 2 2c 23100a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 14 30003 1 4e 20002 0 0 1 34 2
2 6 15 50005 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 7 15 10001 0 1 400 0 0 b
2 8 15 10005 1 37 a 6 7
2 9 16 b000b 4 1 c 0 0 a
2 10 16 b000b 0 2a 20000 0 0 1 34 2
2 11 16 b000b 6 29 2000a 9 10 1 34 2
2 12 16 170017 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 13 16 120012 2 1 18 0 0 b
2 14 16 120017 2 f 20218 12 13 32 34 6faa faa faa faa faa faa faa faa
2 15 16 e000e 0 1 400 0 0 b
2 16 16 e0017 2 37 602a 14 15
4 16 11 11
4 11 16 0
4 8 11 11
4 5 8 8
4 4 5 0
3 1 main.$u1 "main.$u1" aedge1.v 0 27 1
2 17 20 50008 1 0 20004 0 0 1 36 0
2 18 20 10001 0 1 400 0 0 a
2 19 20 10008 1 37 11006 17 18
2 20 21 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 21 21 10002 2 2c 22000a 20 0 32 34 aa aa aa aa aa aa aa aa
2 22 21 30003 1 4e 20002 0 0 1 34 2
2 23 22 50008 1 0 20008 0 0 1 36 1
2 24 22 10001 0 1 400 0 0 a
2 25 22 10008 1 37 a 23 24
2 26 23 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 27 23 10002 2 2c 22000a 26 0 32 34 aa aa aa aa aa aa aa aa
2 28 23 30003 1 4e 20002 0 0 1 34 2
2 29 24 50008 1 0 20008 0 0 1 36 1
2 30 24 10001 0 1 400 0 0 a
2 31 24 10008 1 37 a 29 30
2 32 25 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 33 25 10002 2 2c 22000a 32 0 32 34 aa aa aa aa aa aa aa aa
2 34 25 30003 1 4e 20002 0 0 1 34 2
2 35 26 50008 1 0 20004 0 0 1 36 0
2 36 26 10001 0 1 400 0 0 a
2 37 26 10008 1 37 6 35 36
4 37 0 0
4 34 37 37
4 33 34 0
4 31 33 33
4 28 31 31
4 27 28 0
4 25 27 27
4 22 25 25
4 21 22 0
4 19 21 21
3 1 main.$u2 "main.$u2" aedge1.v 0 36 1
