<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/arm/assembler_arm_32.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="arm_32.ad.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_CodeStubs_arm.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/assembler_arm_32.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -197,10 +197,18 @@</span>
   public:
  
    static const int LogInstructionSize = 2;
    static const int InstructionSize    = 1 &lt;&lt; LogInstructionSize;
  
<span class="udiff-line-added">+   //---&lt;  calculate length of instruction  &gt;---</span>
<span class="udiff-line-added">+   // We just use the values set above.</span>
<span class="udiff-line-added">+   // instruction must start at passed address</span>
<span class="udiff-line-added">+   static unsigned int instr_len(unsigned char *instr) { return InstructionSize; }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   //---&lt;  longest instructions  &gt;---</span>
<span class="udiff-line-added">+   static unsigned int instr_maxlen() { return InstructionSize; }</span>
<span class="udiff-line-added">+ </span>
    static inline AsmCondition inverse(AsmCondition cond) {
      assert ((cond != al) &amp;&amp; (cond != nv), &quot;AL and NV conditions cannot be inversed&quot;);
      return (AsmCondition)((int)cond ^ 1);
    }
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -432,11 +440,13 @@</span>
    void pld(Address addr) {
      emit_int32(0xf550f000 | addr.encoding2());
    }
  
    void pldw(Address addr) {
<span class="udiff-line-modified-removed">-     assert(VM_Version::arm_arch() &gt;= 7 &amp;&amp; os::is_MP(), &quot;no pldw on this processor&quot;);</span>
<span class="udiff-line-modified-added">+     assert(!VM_Version::is_initialized() ||</span>
<span class="udiff-line-added">+            (VM_Version::arm_arch() &gt;= 7 &amp;&amp; VM_Version::has_multiprocessing_extensions()),</span>
<span class="udiff-line-added">+            &quot;PLDW is available on ARMv7 with Multiprocessing Extensions only&quot;);</span>
      emit_int32(0xf510f000 | addr.encoding2());
    }
  
    void svc(int imm_24, AsmCondition cond = al) {
      assert((imm_24 &gt;&gt; 24) == 0, &quot;encoding constraint&quot;);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -951,12 +961,12 @@</span>
                rn-&gt;encoding() &lt;&lt; 16 | reg_set.encoding_s() | single_cp_num);  \
    }
  
    F(fldmia, 1, 1)    F(fldmfd, 1, 1)
    F(fldmdb, 1, 2)    F(fldmea, 1, 2)
<span class="udiff-line-modified-removed">-   F(fstmia, 0, 1)    F(fstmfd, 0, 1)</span>
<span class="udiff-line-modified-removed">-   F(fstmdb, 0, 2)    F(fstmea, 0, 2)</span>
<span class="udiff-line-modified-added">+   F(fstmia, 0, 1)    F(fstmea, 0, 1)</span>
<span class="udiff-line-modified-added">+   F(fstmdb, 0, 2)    F(fstmfd, 0, 2)</span>
  #undef F
  
    // fconst{s,d} encoding:
    //  31  28 27   23 22  21 20 19   16 15 12 10  9  8   7    4 3     0
    // | cond | 11101 | D | 11  | imm4H | Vd  | 101 | sz | 0000 | imm4L |
</pre>
<center><a href="arm_32.ad.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_CodeStubs_arm.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>