EN sevensegdrivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl14 1649339252
AR uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl13 1649339263
AR uartreceivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl29 1649339251
AR sr8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl09 1649339259
EN sevensegdriver NULL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl00 1644333782
EN controllogicvhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl02 1644422398
AR sevensegdriver behavioral "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl01 1644333783
AR fd_mxilinx_toplevelschematic behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl31 1649335240
AR fd_mxilinx_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl17 1649339245
EN uartreceivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl28 1649339250
EN clockdiv2_muser_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl22 1649339256
EN fd_mxilinx_clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl24 1649339266
AR clockdiv2_muser_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl19 1649339247
AR fd_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl21 1649339255
AR fd_mxilinx_clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl25 1649339267
EN fd_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl20 1649339254
AR sevensegdrivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl15 1649339253
EN toplevel NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl04 1649339264
EN uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl12 1649339262
EN clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl05 1649339248
AR controllogicvhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl03 1644422399
EN fd_mxilinx_toplevelschematic NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl30 1649335239
EN clockdiv_muser_toplevelschematic NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl34 1649335243
AR clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl06 1649339249
EN clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl26 1649339268
AR fdd8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl11 1649339261
AR clockdiv_muser_toplevelschematic behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl35 1649335244
EN fdd8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl10 1649339260
AR toplevel behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl07 1649339265
AR clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl27 1649339269
EN fd_mxilinx_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl16 1649339244
AR clockdiv2_muser_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl23 1649339257
EN toplevelschematic NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl36 1649335245
EN sr8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl08 1649339258
EN clockdiv2_muser_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl18 1649339246
EN clockdiv2_muser_toplevelschematic NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl32 1649335241
AR toplevelschematic behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl37 1649335246
AR clockdiv2_muser_toplevelschematic behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelSchematic.vhf sub00/vhpl33 1649335242
