
TUT_CAN_LOOPBACK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dd4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002ee0  08002ee0  00012ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f40  08002f40  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002f40  08002f40  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f40  08002f40  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f40  08002f40  00012f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f44  08002f44  00012f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002f48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08002fb8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08002fb8  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a7a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001615  00000000  00000000  00026b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000740  00000000  00000000  00028128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000688  00000000  00000000  00028868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006878  00000000  00000000  00028ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007517  00000000  00000000  0002f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082146  00000000  00000000  00036c7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b8dc5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020a4  00000000  00000000  000b8e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ec8 	.word	0x08002ec8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002ec8 	.word	0x08002ec8

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
uint8_t message[35] = {'\0'};

uint8_t count = 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000154:	4b0e      	ldr	r3, [pc, #56]	; (8000190 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000156:	4a0f      	ldr	r2, [pc, #60]	; (8000194 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000158:	2100      	movs	r1, #0
 800015a:	6878      	ldr	r0, [r7, #4]
 800015c:	f000 fe4a 	bl	8000df4 <HAL_CAN_GetRxMessage>
	count++;
 8000160:	4b0d      	ldr	r3, [pc, #52]	; (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000162:	781b      	ldrb	r3, [r3, #0]
 8000164:	3301      	adds	r3, #1
 8000166:	b2da      	uxtb	r2, r3
 8000168:	4b0b      	ldr	r3, [pc, #44]	; (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800016a:	701a      	strb	r2, [r3, #0]
	sprintf(message, "1", RxData[0]);
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800016e:	781b      	ldrb	r3, [r3, #0]
 8000170:	461a      	mov	r2, r3
 8000172:	490a      	ldr	r1, [pc, #40]	; (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000174:	480a      	ldr	r0, [pc, #40]	; (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000176:	f002 fa2d 	bl	80025d4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)message, sizeof(message), 1000);
 800017a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800017e:	2223      	movs	r2, #35	; 0x23
 8000180:	4907      	ldr	r1, [pc, #28]	; (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000182:	4808      	ldr	r0, [pc, #32]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000184:	f002 f889 	bl	800229a <HAL_UART_Transmit>
}
 8000188:	bf00      	nop
 800018a:	3708      	adds	r7, #8
 800018c:	46bd      	mov	sp, r7
 800018e:	bd80      	pop	{r7, pc}
 8000190:	20000140 	.word	0x20000140
 8000194:	2000010c 	.word	0x2000010c
 8000198:	2000016b 	.word	0x2000016b
 800019c:	08002ee0 	.word	0x08002ee0
 80001a0:	20000148 	.word	0x20000148
 80001a4:	200000b4 	.word	0x200000b4

080001a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ac:	f000 faba 	bl	8000724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001b0:	f000 f858 	bl	8000264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001b4:	f000 f918 	bl	80003e8 <MX_GPIO_Init>
  MX_CAN_Init();
 80001b8:	f000 f89a 	bl	80002f0 <MX_CAN_Init>
  MX_USART2_UART_Init();
 80001bc:	f000 f8ea 	bl	8000394 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan);
 80001c0:	4823      	ldr	r0, [pc, #140]	; (8000250 <main+0xa8>)
 80001c2:	f000 fcf9 	bl	8000bb8 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80001c6:	2102      	movs	r1, #2
 80001c8:	4821      	ldr	r0, [pc, #132]	; (8000250 <main+0xa8>)
 80001ca:	f000 ff24 	bl	8001016 <HAL_CAN_ActivateNotification>

  TxHeader.DLC = 8;
 80001ce:	4b21      	ldr	r3, [pc, #132]	; (8000254 <main+0xac>)
 80001d0:	2208      	movs	r2, #8
 80001d2:	611a      	str	r2, [r3, #16]
  TxHeader.ExtId = 0;
 80001d4:	4b1f      	ldr	r3, [pc, #124]	; (8000254 <main+0xac>)
 80001d6:	2200      	movs	r2, #0
 80001d8:	605a      	str	r2, [r3, #4]
  TxHeader.IDE = CAN_ID_STD;
 80001da:	4b1e      	ldr	r3, [pc, #120]	; (8000254 <main+0xac>)
 80001dc:	2200      	movs	r2, #0
 80001de:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 80001e0:	4b1c      	ldr	r3, [pc, #112]	; (8000254 <main+0xac>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x181;
 80001e6:	4b1b      	ldr	r3, [pc, #108]	; (8000254 <main+0xac>)
 80001e8:	f240 1281 	movw	r2, #385	; 0x181
 80001ec:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime = DISABLE;
 80001ee:	4b19      	ldr	r3, [pc, #100]	; (8000254 <main+0xac>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	751a      	strb	r2, [r3, #20]

  TxData[0] = 0x01;
 80001f4:	4b18      	ldr	r3, [pc, #96]	; (8000258 <main+0xb0>)
 80001f6:	2201      	movs	r2, #1
 80001f8:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0x02;
 80001fa:	4b17      	ldr	r3, [pc, #92]	; (8000258 <main+0xb0>)
 80001fc:	2202      	movs	r2, #2
 80001fe:	705a      	strb	r2, [r3, #1]
  TxData[2] = 0x03;
 8000200:	4b15      	ldr	r3, [pc, #84]	; (8000258 <main+0xb0>)
 8000202:	2203      	movs	r2, #3
 8000204:	709a      	strb	r2, [r3, #2]
  TxData[3] = 0x04;
 8000206:	4b14      	ldr	r3, [pc, #80]	; (8000258 <main+0xb0>)
 8000208:	2204      	movs	r2, #4
 800020a:	70da      	strb	r2, [r3, #3]
  TxData[4] = 0x05;
 800020c:	4b12      	ldr	r3, [pc, #72]	; (8000258 <main+0xb0>)
 800020e:	2205      	movs	r2, #5
 8000210:	711a      	strb	r2, [r3, #4]
  TxData[5] = 0x06;
 8000212:	4b11      	ldr	r3, [pc, #68]	; (8000258 <main+0xb0>)
 8000214:	2206      	movs	r2, #6
 8000216:	715a      	strb	r2, [r3, #5]
  TxData[6] = 0x07;
 8000218:	4b0f      	ldr	r3, [pc, #60]	; (8000258 <main+0xb0>)
 800021a:	2207      	movs	r2, #7
 800021c:	719a      	strb	r2, [r3, #6]
  TxData[7] = 0x08;
 800021e:	4b0e      	ldr	r3, [pc, #56]	; (8000258 <main+0xb0>)
 8000220:	2208      	movs	r2, #8
 8000222:	71da      	strb	r2, [r3, #7]

  HAL_CAN_AddTxMessage(&hcan, &TxHeader, &TxData[0], &TxMailbox[0]);
 8000224:	4b0d      	ldr	r3, [pc, #52]	; (800025c <main+0xb4>)
 8000226:	4a0c      	ldr	r2, [pc, #48]	; (8000258 <main+0xb0>)
 8000228:	490a      	ldr	r1, [pc, #40]	; (8000254 <main+0xac>)
 800022a:	4809      	ldr	r0, [pc, #36]	; (8000250 <main+0xa8>)
 800022c:	f000 fd08 	bl	8000c40 <HAL_CAN_AddTxMessage>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 TxData[0] = count;
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <main+0xb8>)
 8000232:	781a      	ldrb	r2, [r3, #0]
 8000234:	4b08      	ldr	r3, [pc, #32]	; (8000258 <main+0xb0>)
 8000236:	701a      	strb	r2, [r3, #0]
	 HAL_CAN_AddTxMessage(&hcan, &TxHeader, &TxData[0], &TxMailbox[0]);
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <main+0xb4>)
 800023a:	4a07      	ldr	r2, [pc, #28]	; (8000258 <main+0xb0>)
 800023c:	4905      	ldr	r1, [pc, #20]	; (8000254 <main+0xac>)
 800023e:	4804      	ldr	r0, [pc, #16]	; (8000250 <main+0xa8>)
 8000240:	f000 fcfe 	bl	8000c40 <HAL_CAN_AddTxMessage>
     HAL_Delay(1000);
 8000244:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000248:	f000 face 	bl	80007e8 <HAL_Delay>
	 TxData[0] = count;
 800024c:	e7f0      	b.n	8000230 <main+0x88>
 800024e:	bf00      	nop
 8000250:	2000008c 	.word	0x2000008c
 8000254:	200000f4 	.word	0x200000f4
 8000258:	20000138 	.word	0x20000138
 800025c:	20000128 	.word	0x20000128
 8000260:	2000016b 	.word	0x2000016b

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b090      	sub	sp, #64	; 0x40
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	f107 0318 	add.w	r3, r7, #24
 800026e:	2228      	movs	r2, #40	; 0x28
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f002 f9a6 	bl	80025c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000286:	2301      	movs	r3, #1
 8000288:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000290:	2300      	movs	r3, #0
 8000292:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	2301      	movs	r3, #1
 8000296:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000298:	2302      	movs	r3, #2
 800029a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800029c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a8:	f107 0318 	add.w	r3, r7, #24
 80002ac:	4618      	mov	r0, r3
 80002ae:	f001 fb8d 	bl	80019cc <HAL_RCC_OscConfig>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002b8:	f000 f8b8 	bl	800042c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002bc:	230f      	movs	r3, #15
 80002be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c0:	2302      	movs	r3, #2
 80002c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2102      	movs	r1, #2
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 fdfa 	bl	8001ed0 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002e2:	f000 f8a3 	bl	800042c <Error_Handler>
  }
}
 80002e6:	bf00      	nop
 80002e8:	3740      	adds	r7, #64	; 0x40
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b08a      	sub	sp, #40	; 0x28
 80002f4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002f6:	4b25      	ldr	r3, [pc, #148]	; (800038c <MX_CAN_Init+0x9c>)
 80002f8:	4a25      	ldr	r2, [pc, #148]	; (8000390 <MX_CAN_Init+0xa0>)
 80002fa:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 80002fc:	4b23      	ldr	r3, [pc, #140]	; (800038c <MX_CAN_Init+0x9c>)
 80002fe:	2209      	movs	r2, #9
 8000300:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_LOOPBACK;
 8000302:	4b22      	ldr	r3, [pc, #136]	; (800038c <MX_CAN_Init+0x9c>)
 8000304:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000308:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800030a:	4b20      	ldr	r3, [pc, #128]	; (800038c <MX_CAN_Init+0x9c>)
 800030c:	2200      	movs	r2, #0
 800030e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000310:	4b1e      	ldr	r3, [pc, #120]	; (800038c <MX_CAN_Init+0x9c>)
 8000312:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000316:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000318:	4b1c      	ldr	r3, [pc, #112]	; (800038c <MX_CAN_Init+0x9c>)
 800031a:	2200      	movs	r2, #0
 800031c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800031e:	4b1b      	ldr	r3, [pc, #108]	; (800038c <MX_CAN_Init+0x9c>)
 8000320:	2200      	movs	r2, #0
 8000322:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <MX_CAN_Init+0x9c>)
 8000326:	2200      	movs	r2, #0
 8000328:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800032a:	4b18      	ldr	r3, [pc, #96]	; (800038c <MX_CAN_Init+0x9c>)
 800032c:	2200      	movs	r2, #0
 800032e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000330:	4b16      	ldr	r3, [pc, #88]	; (800038c <MX_CAN_Init+0x9c>)
 8000332:	2200      	movs	r2, #0
 8000334:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000336:	4b15      	ldr	r3, [pc, #84]	; (800038c <MX_CAN_Init+0x9c>)
 8000338:	2200      	movs	r2, #0
 800033a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800033c:	4b13      	ldr	r3, [pc, #76]	; (800038c <MX_CAN_Init+0x9c>)
 800033e:	2200      	movs	r2, #0
 8000340:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000342:	4812      	ldr	r0, [pc, #72]	; (800038c <MX_CAN_Init+0x9c>)
 8000344:	f000 fa74 	bl	8000830 <HAL_CAN_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800034e:	f000 f86d 	bl	800042c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000352:	2301      	movs	r3, #1
 8000354:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10;  // anything between 0 to SlaveStartFilterBank
 8000356:	230a      	movs	r3, #10
 8000358:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800035a:	2300      	movs	r3, #0
 800035c:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0;
 800035e:	2300      	movs	r3, #0
 8000360:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 8000362:	2300      	movs	r3, #0
 8000364:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 800036a:	2300      	movs	r3, #0
 800036c:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800036e:	2300      	movs	r3, #0
 8000370:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000372:	2301      	movs	r3, #1
 8000374:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 13;  // 13 to 27 are assigned to slave CAN (CAN 2) OR 0 to 12 are assgned to CAN1
 8000376:	230d      	movs	r3, #13
 8000378:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 800037a:	463b      	mov	r3, r7
 800037c:	4619      	mov	r1, r3
 800037e:	4803      	ldr	r0, [pc, #12]	; (800038c <MX_CAN_Init+0x9c>)
 8000380:	f000 fb51 	bl	8000a26 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8000384:	bf00      	nop
 8000386:	3728      	adds	r7, #40	; 0x28
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000008c 	.word	0x2000008c
 8000390:	40006400 	.word	0x40006400

08000394 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000398:	4b11      	ldr	r3, [pc, #68]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 800039a:	4a12      	ldr	r2, [pc, #72]	; (80003e4 <MX_USART2_UART_Init+0x50>)
 800039c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800039e:	4b10      	ldr	r3, [pc, #64]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003a6:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003ac:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b2:	4b0b      	ldr	r3, [pc, #44]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003b8:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003ba:	220c      	movs	r2, #12
 80003bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003be:	4b08      	ldr	r3, [pc, #32]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c4:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ca:	4805      	ldr	r0, [pc, #20]	; (80003e0 <MX_USART2_UART_Init+0x4c>)
 80003cc:	f001 ff18 	bl	8002200 <HAL_UART_Init>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003d6:	f000 f829 	bl	800042c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003da:	bf00      	nop
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	200000b4 	.word	0x200000b4
 80003e4:	40004400 	.word	0x40004400

080003e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <MX_GPIO_Init+0x40>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	4a0d      	ldr	r2, [pc, #52]	; (8000428 <MX_GPIO_Init+0x40>)
 80003f4:	f043 0320 	orr.w	r3, r3, #32
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <MX_GPIO_Init+0x40>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0320 	and.w	r3, r3, #32
 8000402:	607b      	str	r3, [r7, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <MX_GPIO_Init+0x40>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <MX_GPIO_Init+0x40>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b05      	ldr	r3, [pc, #20]	; (8000428 <MX_GPIO_Init+0x40>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0304 	and.w	r3, r3, #4
 800041a:	603b      	str	r3, [r7, #0]
 800041c:	683b      	ldr	r3, [r7, #0]

}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	40021000 	.word	0x40021000

0800042c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000430:	b672      	cpsid	i
}
 8000432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000434:	e7fe      	b.n	8000434 <Error_Handler+0x8>
	...

08000438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800043e:	4b15      	ldr	r3, [pc, #84]	; (8000494 <HAL_MspInit+0x5c>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	4a14      	ldr	r2, [pc, #80]	; (8000494 <HAL_MspInit+0x5c>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6193      	str	r3, [r2, #24]
 800044a:	4b12      	ldr	r3, [pc, #72]	; (8000494 <HAL_MspInit+0x5c>)
 800044c:	699b      	ldr	r3, [r3, #24]
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	60bb      	str	r3, [r7, #8]
 8000454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000456:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <HAL_MspInit+0x5c>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	4a0e      	ldr	r2, [pc, #56]	; (8000494 <HAL_MspInit+0x5c>)
 800045c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000460:	61d3      	str	r3, [r2, #28]
 8000462:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <HAL_MspInit+0x5c>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <HAL_MspInit+0x60>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <HAL_MspInit+0x60>)
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048a:	bf00      	nop
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	40021000 	.word	0x40021000
 8000498:	40010000 	.word	0x40010000

0800049c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b088      	sub	sp, #32
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
 80004ac:	605a      	str	r2, [r3, #4]
 80004ae:	609a      	str	r2, [r3, #8]
 80004b0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a24      	ldr	r2, [pc, #144]	; (8000548 <HAL_CAN_MspInit+0xac>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d141      	bne.n	8000540 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80004bc:	4b23      	ldr	r3, [pc, #140]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004be:	69db      	ldr	r3, [r3, #28]
 80004c0:	4a22      	ldr	r2, [pc, #136]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004c6:	61d3      	str	r3, [r2, #28]
 80004c8:	4b20      	ldr	r3, [pc, #128]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004ca:	69db      	ldr	r3, [r3, #28]
 80004cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	4b1d      	ldr	r3, [pc, #116]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a1c      	ldr	r2, [pc, #112]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004da:	f043 0304 	orr.w	r3, r3, #4
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b1a      	ldr	r3, [pc, #104]	; (800054c <HAL_CAN_MspInit+0xb0>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0304 	and.w	r3, r3, #4
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f6:	2300      	movs	r3, #0
 80004f8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fa:	f107 0310 	add.w	r3, r7, #16
 80004fe:	4619      	mov	r1, r3
 8000500:	4813      	ldr	r0, [pc, #76]	; (8000550 <HAL_CAN_MspInit+0xb4>)
 8000502:	f001 f8df 	bl	80016c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800050a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800050c:	2302      	movs	r3, #2
 800050e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000510:	2303      	movs	r3, #3
 8000512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	480d      	ldr	r0, [pc, #52]	; (8000550 <HAL_CAN_MspInit+0xb4>)
 800051c:	f001 f8d2 	bl	80016c4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000520:	2200      	movs	r2, #0
 8000522:	2100      	movs	r1, #0
 8000524:	2014      	movs	r0, #20
 8000526:	f001 f896 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800052a:	2014      	movs	r0, #20
 800052c:	f001 f8af 	bl	800168e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000530:	2200      	movs	r2, #0
 8000532:	2100      	movs	r1, #0
 8000534:	2015      	movs	r0, #21
 8000536:	f001 f88e 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800053a:	2015      	movs	r0, #21
 800053c:	f001 f8a7 	bl	800168e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000540:	bf00      	nop
 8000542:	3720      	adds	r7, #32
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40006400 	.word	0x40006400
 800054c:	40021000 	.word	0x40021000
 8000550:	40010800 	.word	0x40010800

08000554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b088      	sub	sp, #32
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	f107 0310 	add.w	r3, r7, #16
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a1b      	ldr	r2, [pc, #108]	; (80005dc <HAL_UART_MspInit+0x88>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d12f      	bne.n	80005d4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000574:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000576:	69db      	ldr	r3, [r3, #28]
 8000578:	4a19      	ldr	r2, [pc, #100]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800057a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800057e:	61d3      	str	r3, [r2, #28]
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000582:	69db      	ldr	r3, [r3, #28]
 8000584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000588:	60fb      	str	r3, [r7, #12]
 800058a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	4a13      	ldr	r2, [pc, #76]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000592:	f043 0304 	orr.w	r3, r3, #4
 8000596:	6193      	str	r3, [r2, #24]
 8000598:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f003 0304 	and.w	r3, r3, #4
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005a4:	2304      	movs	r3, #4
 80005a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a8:	2302      	movs	r3, #2
 80005aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ac:	2303      	movs	r3, #3
 80005ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b0:	f107 0310 	add.w	r3, r7, #16
 80005b4:	4619      	mov	r1, r3
 80005b6:	480b      	ldr	r0, [pc, #44]	; (80005e4 <HAL_UART_MspInit+0x90>)
 80005b8:	f001 f884 	bl	80016c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005bc:	2308      	movs	r3, #8
 80005be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	4619      	mov	r1, r3
 80005ce:	4805      	ldr	r0, [pc, #20]	; (80005e4 <HAL_UART_MspInit+0x90>)
 80005d0:	f001 f878 	bl	80016c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005d4:	bf00      	nop
 80005d6:	3720      	adds	r7, #32
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40004400 	.word	0x40004400
 80005e0:	40021000 	.word	0x40021000
 80005e4:	40010800 	.word	0x40010800

080005e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005ec:	e7fe      	b.n	80005ec <NMI_Handler+0x4>

080005ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ee:	b480      	push	{r7}
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f2:	e7fe      	b.n	80005f2 <HardFault_Handler+0x4>

080005f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <MemManage_Handler+0x4>

080005fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <BusFault_Handler+0x4>

08000600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000604:	e7fe      	b.n	8000604 <UsageFault_Handler+0x4>

08000606 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000606:	b480      	push	{r7}
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr

08000612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr

0800061e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000622:	bf00      	nop
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr

0800062a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800062e:	f000 f8bf 	bl	80007b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800063c:	4802      	ldr	r0, [pc, #8]	; (8000648 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800063e:	f000 fd0f 	bl	8001060 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	2000008c 	.word	0x2000008c

0800064c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000650:	4802      	ldr	r0, [pc, #8]	; (800065c <CAN1_RX1_IRQHandler+0x10>)
 8000652:	f000 fd05 	bl	8001060 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	2000008c 	.word	0x2000008c

08000660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000668:	4a14      	ldr	r2, [pc, #80]	; (80006bc <_sbrk+0x5c>)
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <_sbrk+0x60>)
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <_sbrk+0x64>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d102      	bne.n	8000682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <_sbrk+0x64>)
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <_sbrk+0x68>)
 8000680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <_sbrk+0x64>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4413      	add	r3, r2
 800068a:	693a      	ldr	r2, [r7, #16]
 800068c:	429a      	cmp	r2, r3
 800068e:	d207      	bcs.n	80006a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000690:	f001 ff6e 	bl	8002570 <__errno>
 8000694:	4603      	mov	r3, r0
 8000696:	220c      	movs	r2, #12
 8000698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	e009      	b.n	80006b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <_sbrk+0x64>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006a6:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <_sbrk+0x64>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4413      	add	r3, r2
 80006ae:	4a05      	ldr	r2, [pc, #20]	; (80006c4 <_sbrk+0x64>)
 80006b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006b2:	68fb      	ldr	r3, [r7, #12]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20005000 	.word	0x20005000
 80006c0:	00000400 	.word	0x00000400
 80006c4:	2000016c 	.word	0x2000016c
 80006c8:	20000188 	.word	0x20000188

080006cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006da:	e003      	b.n	80006e4 <LoopCopyDataInit>

080006dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006dc:	4b0b      	ldr	r3, [pc, #44]	; (800070c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006e2:	3104      	adds	r1, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006e4:	480a      	ldr	r0, [pc, #40]	; (8000710 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80006e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006ec:	d3f6      	bcc.n	80006dc <CopyDataInit>
  ldr r2, =_sbss
 80006ee:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80006f0:	e002      	b.n	80006f8 <LoopFillZerobss>

080006f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80006f4:	f842 3b04 	str.w	r3, [r2], #4

080006f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80006fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006fc:	d3f9      	bcc.n	80006f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006fe:	f7ff ffe5 	bl	80006cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000702:	f001 ff3b 	bl	800257c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000706:	f7ff fd4f 	bl	80001a8 <main>
  bx lr
 800070a:	4770      	bx	lr
  ldr r3, =_sidata
 800070c:	08002f48 	.word	0x08002f48
  ldr r0, =_sdata
 8000710:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000714:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000718:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800071c:	20000184 	.word	0x20000184

08000720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000720:	e7fe      	b.n	8000720 <ADC1_2_IRQHandler>
	...

08000724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000728:	4b08      	ldr	r3, [pc, #32]	; (800074c <HAL_Init+0x28>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a07      	ldr	r2, [pc, #28]	; (800074c <HAL_Init+0x28>)
 800072e:	f043 0310 	orr.w	r3, r3, #16
 8000732:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000734:	2003      	movs	r0, #3
 8000736:	f000 ff83 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800073a:	2000      	movs	r0, #0
 800073c:	f000 f808 	bl	8000750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000740:	f7ff fe7a 	bl	8000438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40022000 	.word	0x40022000

08000750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_InitTick+0x54>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <HAL_InitTick+0x58>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	4619      	mov	r1, r3
 8000762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000766:	fbb3 f3f1 	udiv	r3, r3, r1
 800076a:	fbb2 f3f3 	udiv	r3, r2, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f000 ff9b 	bl	80016aa <HAL_SYSTICK_Config>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
 800077c:	e00e      	b.n	800079c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b0f      	cmp	r3, #15
 8000782:	d80a      	bhi.n	800079a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000784:	2200      	movs	r2, #0
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	f04f 30ff 	mov.w	r0, #4294967295
 800078c:	f000 ff63 	bl	8001656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000790:	4a06      	ldr	r2, [pc, #24]	; (80007ac <HAL_InitTick+0x5c>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000796:	2300      	movs	r3, #0
 8000798:	e000      	b.n	800079c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800079a:	2301      	movs	r3, #1
}
 800079c:	4618      	mov	r0, r3
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000000 	.word	0x20000000
 80007a8:	20000008 	.word	0x20000008
 80007ac:	20000004 	.word	0x20000004

080007b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <HAL_IncTick+0x1c>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <HAL_IncTick+0x20>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4413      	add	r3, r2
 80007c0:	4a03      	ldr	r2, [pc, #12]	; (80007d0 <HAL_IncTick+0x20>)
 80007c2:	6013      	str	r3, [r2, #0]
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	20000008 	.word	0x20000008
 80007d0:	20000170 	.word	0x20000170

080007d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return uwTick;
 80007d8:	4b02      	ldr	r3, [pc, #8]	; (80007e4 <HAL_GetTick+0x10>)
 80007da:	681b      	ldr	r3, [r3, #0]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	20000170 	.word	0x20000170

080007e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007f0:	f7ff fff0 	bl	80007d4 <HAL_GetTick>
 80007f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000800:	d005      	beq.n	800080e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000802:	4b0a      	ldr	r3, [pc, #40]	; (800082c <HAL_Delay+0x44>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	461a      	mov	r2, r3
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	4413      	add	r3, r2
 800080c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800080e:	bf00      	nop
 8000810:	f7ff ffe0 	bl	80007d4 <HAL_GetTick>
 8000814:	4602      	mov	r2, r0
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	429a      	cmp	r2, r3
 800081e:	d8f7      	bhi.n	8000810 <HAL_Delay+0x28>
  {
  }
}
 8000820:	bf00      	nop
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000008 	.word	0x20000008

08000830 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d101      	bne.n	8000842 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800083e:	2301      	movs	r3, #1
 8000840:	e0ed      	b.n	8000a1e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000848:	b2db      	uxtb	r3, r3
 800084a:	2b00      	cmp	r3, #0
 800084c:	d102      	bne.n	8000854 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f7ff fe24 	bl	800049c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f022 0202 	bic.w	r2, r2, #2
 8000862:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000864:	f7ff ffb6 	bl	80007d4 <HAL_GetTick>
 8000868:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800086a:	e012      	b.n	8000892 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800086c:	f7ff ffb2 	bl	80007d4 <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b0a      	cmp	r3, #10
 8000878:	d90b      	bls.n	8000892 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800087e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2205      	movs	r2, #5
 800088a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800088e:	2301      	movs	r3, #1
 8000890:	e0c5      	b.n	8000a1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f003 0302 	and.w	r3, r3, #2
 800089c:	2b00      	cmp	r3, #0
 800089e:	d1e5      	bne.n	800086c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f042 0201 	orr.w	r2, r2, #1
 80008ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008b0:	f7ff ff90 	bl	80007d4 <HAL_GetTick>
 80008b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008b6:	e012      	b.n	80008de <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008b8:	f7ff ff8c 	bl	80007d4 <HAL_GetTick>
 80008bc:	4602      	mov	r2, r0
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	2b0a      	cmp	r3, #10
 80008c4:	d90b      	bls.n	80008de <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2205      	movs	r2, #5
 80008d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008da:	2301      	movs	r3, #1
 80008dc:	e09f      	b.n	8000a1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d0e5      	beq.n	80008b8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	7e1b      	ldrb	r3, [r3, #24]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d108      	bne.n	8000906 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	e007      	b.n	8000916 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000914:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	7e5b      	ldrb	r3, [r3, #25]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d108      	bne.n	8000930 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	e007      	b.n	8000940 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800093e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	7e9b      	ldrb	r3, [r3, #26]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d108      	bne.n	800095a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f042 0220 	orr.w	r2, r2, #32
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	e007      	b.n	800096a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f022 0220 	bic.w	r2, r2, #32
 8000968:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	7edb      	ldrb	r3, [r3, #27]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d108      	bne.n	8000984 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f022 0210 	bic.w	r2, r2, #16
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	e007      	b.n	8000994 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f042 0210 	orr.w	r2, r2, #16
 8000992:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	7f1b      	ldrb	r3, [r3, #28]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d108      	bne.n	80009ae <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f042 0208 	orr.w	r2, r2, #8
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	e007      	b.n	80009be <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f022 0208 	bic.w	r2, r2, #8
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	7f5b      	ldrb	r3, [r3, #29]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d108      	bne.n	80009d8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f042 0204 	orr.w	r2, r2, #4
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	e007      	b.n	80009e8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f022 0204 	bic.w	r2, r2, #4
 80009e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	689a      	ldr	r2, [r3, #8]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	431a      	orrs	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	691b      	ldr	r3, [r3, #16]
 80009f6:	431a      	orrs	r2, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	695b      	ldr	r3, [r3, #20]
 80009fc:	ea42 0103 	orr.w	r1, r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	1e5a      	subs	r2, r3, #1
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2200      	movs	r2, #0
 8000a12:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2201      	movs	r2, #1
 8000a18:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b087      	sub	sp, #28
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a3c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000a3e:	7cfb      	ldrb	r3, [r7, #19]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d003      	beq.n	8000a4c <HAL_CAN_ConfigFilter+0x26>
 8000a44:	7cfb      	ldrb	r3, [r7, #19]
 8000a46:	2b02      	cmp	r3, #2
 8000a48:	f040 80aa 	bne.w	8000ba0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000a52:	f043 0201 	orr.w	r2, r3, #1
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	695b      	ldr	r3, [r3, #20]
 8000a60:	f003 031f 	and.w	r3, r3, #31
 8000a64:	2201      	movs	r2, #1
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d123      	bne.n	8000ace <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	401a      	ands	r2, r3
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000aa4:	683a      	ldr	r2, [r7, #0]
 8000aa6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000aa8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3248      	adds	r2, #72	; 0x48
 8000aae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ac2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ac4:	6979      	ldr	r1, [r7, #20]
 8000ac6:	3348      	adds	r3, #72	; 0x48
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	440b      	add	r3, r1
 8000acc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d122      	bne.n	8000b1c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	431a      	orrs	r2, r3
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000af2:	683a      	ldr	r2, [r7, #0]
 8000af4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000af6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	3248      	adds	r2, #72	; 0x48
 8000afc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b10:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b12:	6979      	ldr	r1, [r7, #20]
 8000b14:	3348      	adds	r3, #72	; 0x48
 8000b16:	00db      	lsls	r3, r3, #3
 8000b18:	440b      	add	r3, r1
 8000b1a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d109      	bne.n	8000b38 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	401a      	ands	r2, r3
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000b36:	e007      	b.n	8000b48 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	431a      	orrs	r2, r3
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d109      	bne.n	8000b64 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	43db      	mvns	r3, r3
 8000b5a:	401a      	ands	r2, r3
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000b62:	e007      	b.n	8000b74 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	431a      	orrs	r2, r3
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	6a1b      	ldr	r3, [r3, #32]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d107      	bne.n	8000b8c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	431a      	orrs	r2, r3
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000b92:	f023 0201 	bic.w	r2, r3, #1
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	e006      	b.n	8000bae <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
  }
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	371c      	adds	r7, #28
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d12e      	bne.n	8000c2a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2202      	movs	r2, #2
 8000bd0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000be4:	f7ff fdf6 	bl	80007d4 <HAL_GetTick>
 8000be8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000bea:	e012      	b.n	8000c12 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bec:	f7ff fdf2 	bl	80007d4 <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b0a      	cmp	r3, #10
 8000bf8:	d90b      	bls.n	8000c12 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bfe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2205      	movs	r2, #5
 8000c0a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e012      	b.n	8000c38 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f003 0301 	and.w	r3, r3, #1
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d1e5      	bne.n	8000bec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e006      	b.n	8000c38 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
  }
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b089      	sub	sp, #36	; 0x24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
 8000c4c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c54:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c5e:	7ffb      	ldrb	r3, [r7, #31]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d003      	beq.n	8000c6c <HAL_CAN_AddTxMessage+0x2c>
 8000c64:	7ffb      	ldrb	r3, [r7, #31]
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	f040 80b8 	bne.w	8000ddc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d10a      	bne.n	8000c8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d105      	bne.n	8000c8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f000 80a0 	beq.w	8000dcc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	0e1b      	lsrs	r3, r3, #24
 8000c90:	f003 0303 	and.w	r3, r3, #3
 8000c94:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d907      	bls.n	8000cac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e09e      	b.n	8000dea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000cac:	2201      	movs	r2, #1
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	409a      	lsls	r2, r3
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d10d      	bne.n	8000cda <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000cc8:	68f9      	ldr	r1, [r7, #12]
 8000cca:	6809      	ldr	r1, [r1, #0]
 8000ccc:	431a      	orrs	r2, r3
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	3318      	adds	r3, #24
 8000cd2:	011b      	lsls	r3, r3, #4
 8000cd4:	440b      	add	r3, r1
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	e00f      	b.n	8000cfa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ce4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000cea:	68f9      	ldr	r1, [r7, #12]
 8000cec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000cee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	3318      	adds	r3, #24
 8000cf4:	011b      	lsls	r3, r3, #4
 8000cf6:	440b      	add	r3, r1
 8000cf8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	6819      	ldr	r1, [r3, #0]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	691a      	ldr	r2, [r3, #16]
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	3318      	adds	r3, #24
 8000d06:	011b      	lsls	r3, r3, #4
 8000d08:	440b      	add	r3, r1
 8000d0a:	3304      	adds	r3, #4
 8000d0c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	7d1b      	ldrb	r3, [r3, #20]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d111      	bne.n	8000d3a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3318      	adds	r3, #24
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	4413      	add	r3, r2
 8000d22:	3304      	adds	r3, #4
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	6811      	ldr	r1, [r2, #0]
 8000d2a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3318      	adds	r3, #24
 8000d32:	011b      	lsls	r3, r3, #4
 8000d34:	440b      	add	r3, r1
 8000d36:	3304      	adds	r3, #4
 8000d38:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	3307      	adds	r3, #7
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	061a      	lsls	r2, r3, #24
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3306      	adds	r3, #6
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	041b      	lsls	r3, r3, #16
 8000d4a:	431a      	orrs	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3305      	adds	r3, #5
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	021b      	lsls	r3, r3, #8
 8000d54:	4313      	orrs	r3, r2
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	3204      	adds	r2, #4
 8000d5a:	7812      	ldrb	r2, [r2, #0]
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	6811      	ldr	r1, [r2, #0]
 8000d62:	ea43 0200 	orr.w	r2, r3, r0
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	011b      	lsls	r3, r3, #4
 8000d6a:	440b      	add	r3, r1
 8000d6c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000d70:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	3303      	adds	r3, #3
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	061a      	lsls	r2, r3, #24
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	041b      	lsls	r3, r3, #16
 8000d82:	431a      	orrs	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3301      	adds	r3, #1
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	7812      	ldrb	r2, [r2, #0]
 8000d92:	4610      	mov	r0, r2
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	6811      	ldr	r1, [r2, #0]
 8000d98:	ea43 0200 	orr.w	r2, r3, r0
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	011b      	lsls	r3, r3, #4
 8000da0:	440b      	add	r3, r1
 8000da2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000da6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	3318      	adds	r3, #24
 8000db0:	011b      	lsls	r3, r3, #4
 8000db2:	4413      	add	r3, r2
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	68fa      	ldr	r2, [r7, #12]
 8000db8:	6811      	ldr	r1, [r2, #0]
 8000dba:	f043 0201 	orr.w	r2, r3, #1
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	3318      	adds	r3, #24
 8000dc2:	011b      	lsls	r3, r3, #4
 8000dc4:	440b      	add	r3, r1
 8000dc6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e00e      	b.n	8000dea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e006      	b.n	8000dea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
  }
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3724      	adds	r7, #36	; 0x24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000df4:	b480      	push	{r7}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e08:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e0a:	7dfb      	ldrb	r3, [r7, #23]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d003      	beq.n	8000e18 <HAL_CAN_GetRxMessage+0x24>
 8000e10:	7dfb      	ldrb	r3, [r7, #23]
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	f040 80f3 	bne.w	8000ffe <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d10e      	bne.n	8000e3c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	f003 0303 	and.w	r3, r3, #3
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d116      	bne.n	8000e5a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e30:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e0e7      	b.n	800100c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	f003 0303 	and.w	r3, r3, #3
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d107      	bne.n	8000e5a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e0d8      	b.n	800100c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	331b      	adds	r3, #27
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	4413      	add	r3, r2
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 0204 	and.w	r2, r3, #4
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d10c      	bne.n	8000e92 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	331b      	adds	r3, #27
 8000e80:	011b      	lsls	r3, r3, #4
 8000e82:	4413      	add	r3, r2
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	0d5b      	lsrs	r3, r3, #21
 8000e88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	e00b      	b.n	8000eaa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	331b      	adds	r3, #27
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	4413      	add	r3, r2
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	08db      	lsrs	r3, r3, #3
 8000ea2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	331b      	adds	r3, #27
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	4413      	add	r3, r2
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 0202 	and.w	r2, r3, #2
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	331b      	adds	r3, #27
 8000ec8:	011b      	lsls	r3, r3, #4
 8000eca:	4413      	add	r3, r2
 8000ecc:	3304      	adds	r3, #4
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 020f 	and.w	r2, r3, #15
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	331b      	adds	r3, #27
 8000ee0:	011b      	lsls	r3, r3, #4
 8000ee2:	4413      	add	r3, r2
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	0a1b      	lsrs	r3, r3, #8
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	331b      	adds	r3, #27
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	4413      	add	r3, r2
 8000efc:	3304      	adds	r3, #4
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	0c1b      	lsrs	r3, r3, #16
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	011b      	lsls	r3, r3, #4
 8000f10:	4413      	add	r3, r2
 8000f12:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	4413      	add	r3, r2
 8000f28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	0a1a      	lsrs	r2, r3, #8
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	011b      	lsls	r3, r3, #4
 8000f40:	4413      	add	r3, r2
 8000f42:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	0c1a      	lsrs	r2, r3, #16
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	3302      	adds	r3, #2
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	4413      	add	r3, r2
 8000f5c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	0e1a      	lsrs	r2, r3, #24
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	3303      	adds	r3, #3
 8000f68:	b2d2      	uxtb	r2, r2
 8000f6a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	4413      	add	r3, r2
 8000f76:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	3304      	adds	r3, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	011b      	lsls	r3, r3, #4
 8000f8c:	4413      	add	r3, r2
 8000f8e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	0a1a      	lsrs	r2, r3, #8
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3305      	adds	r3, #5
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	011b      	lsls	r3, r3, #4
 8000fa6:	4413      	add	r3, r2
 8000fa8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	0c1a      	lsrs	r2, r3, #16
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	3306      	adds	r3, #6
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	011b      	lsls	r3, r3, #4
 8000fc0:	4413      	add	r3, r2
 8000fc2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	0e1a      	lsrs	r2, r3, #24
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	3307      	adds	r3, #7
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d108      	bne.n	8000fea <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f042 0220 	orr.w	r2, r2, #32
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	e007      	b.n	8000ffa <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	691a      	ldr	r2, [r3, #16]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f042 0220 	orr.w	r2, r2, #32
 8000ff8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e006      	b.n	800100c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001002:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
  }
}
 800100c:	4618      	mov	r0, r3
 800100e:	371c      	adds	r7, #28
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr

08001016 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001016:	b480      	push	{r7}
 8001018:	b085      	sub	sp, #20
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001026:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d002      	beq.n	8001034 <HAL_CAN_ActivateNotification+0x1e>
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	2b02      	cmp	r3, #2
 8001032:	d109      	bne.n	8001048 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	6959      	ldr	r1, [r3, #20]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	683a      	ldr	r2, [r7, #0]
 8001040:	430a      	orrs	r2, r1
 8001042:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	e006      	b.n	8001056 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
  }
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr

08001060 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	; 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001068:	2300      	movs	r3, #0
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d07c      	beq.n	80011a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d023      	beq.n	80010f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2201      	movs	r2, #1
 80010b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f000 f983 	bl	80013ce <HAL_CAN_TxMailbox0CompleteCallback>
 80010c8:	e016      	b.n	80010f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80010d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
 80010dc:	e00c      	b.n	80010f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	f003 0308 	and.w	r3, r3, #8
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24
 80010f0:	e002      	b.n	80010f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f986 	bl	8001404 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d024      	beq.n	800114c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f44f 7280 	mov.w	r2, #256	; 0x100
 800110a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f962 	bl	80013e0 <HAL_CAN_TxMailbox1CompleteCallback>
 800111c:	e016      	b.n	800114c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001124:	2b00      	cmp	r3, #0
 8001126:	d004      	beq.n	8001132 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800112e:	627b      	str	r3, [r7, #36]	; 0x24
 8001130:	e00c      	b.n	800114c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001138:	2b00      	cmp	r3, #0
 800113a:	d004      	beq.n	8001146 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800113c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
 8001144:	e002      	b.n	800114c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f000 f965 	bl	8001416 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d024      	beq.n	80011a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800115e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f941 	bl	80013f2 <HAL_CAN_TxMailbox2CompleteCallback>
 8001170:	e016      	b.n	80011a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d004      	beq.n	8001186 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800117c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
 8001184:	e00c      	b.n	80011a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
 8001198:	e002      	b.n	80011a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f000 f944 	bl	8001428 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80011a0:	6a3b      	ldr	r3, [r7, #32]
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d00c      	beq.n	80011c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f003 0310 	and.w	r3, r3, #16
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d007      	beq.n	80011c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80011b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2210      	movs	r2, #16
 80011c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d00b      	beq.n	80011e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f003 0308 	and.w	r3, r3, #8
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d006      	beq.n	80011e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2208      	movs	r2, #8
 80011de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f000 f92a 	bl	800143a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80011e6:	6a3b      	ldr	r3, [r7, #32]
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d009      	beq.n	8001204 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d002      	beq.n	8001204 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7fe ffa4 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001204:	6a3b      	ldr	r3, [r7, #32]
 8001206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800120a:	2b00      	cmp	r3, #0
 800120c:	d00c      	beq.n	8001228 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	2b00      	cmp	r3, #0
 8001216:	d007      	beq.n	8001228 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800121e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2210      	movs	r2, #16
 8001226:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001228:	6a3b      	ldr	r3, [r7, #32]
 800122a:	f003 0320 	and.w	r3, r3, #32
 800122e:	2b00      	cmp	r3, #0
 8001230:	d00b      	beq.n	800124a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	2b00      	cmp	r3, #0
 800123a:	d006      	beq.n	800124a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2208      	movs	r2, #8
 8001242:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f90a 	bl	800145e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800124a:	6a3b      	ldr	r3, [r7, #32]
 800124c:	f003 0310 	and.w	r3, r3, #16
 8001250:	2b00      	cmp	r3, #0
 8001252:	d009      	beq.n	8001268 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	f003 0303 	and.w	r3, r3, #3
 800125e:	2b00      	cmp	r3, #0
 8001260:	d002      	beq.n	8001268 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f8f2 	bl	800144c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d00b      	beq.n	800128a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	f003 0310 	and.w	r3, r3, #16
 8001278:	2b00      	cmp	r3, #0
 800127a:	d006      	beq.n	800128a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2210      	movs	r2, #16
 8001282:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f000 f8f3 	bl	8001470 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800128a:	6a3b      	ldr	r3, [r7, #32]
 800128c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00b      	beq.n	80012ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0308 	and.w	r3, r3, #8
 800129a:	2b00      	cmp	r3, #0
 800129c:	d006      	beq.n	80012ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2208      	movs	r2, #8
 80012a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f000 f8eb 	bl	8001482 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80012ac:	6a3b      	ldr	r3, [r7, #32]
 80012ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d07b      	beq.n	80013ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d072      	beq.n	80013a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80012c0:	6a3b      	ldr	r3, [r7, #32]
 80012c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d008      	beq.n	80012dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80012d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80012dc:	6a3b      	ldr	r3, [r7, #32]
 80012de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d008      	beq.n	80012f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80012f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f2:	f043 0302 	orr.w	r3, r3, #2
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80012f8:	6a3b      	ldr	r3, [r7, #32]
 80012fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d008      	beq.n	8001314 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001308:	2b00      	cmp	r3, #0
 800130a:	d003      	beq.n	8001314 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001314:	6a3b      	ldr	r3, [r7, #32]
 8001316:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800131a:	2b00      	cmp	r3, #0
 800131c:	d043      	beq.n	80013a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001324:	2b00      	cmp	r3, #0
 8001326:	d03e      	beq.n	80013a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800132e:	2b60      	cmp	r3, #96	; 0x60
 8001330:	d02b      	beq.n	800138a <HAL_CAN_IRQHandler+0x32a>
 8001332:	2b60      	cmp	r3, #96	; 0x60
 8001334:	d82e      	bhi.n	8001394 <HAL_CAN_IRQHandler+0x334>
 8001336:	2b50      	cmp	r3, #80	; 0x50
 8001338:	d022      	beq.n	8001380 <HAL_CAN_IRQHandler+0x320>
 800133a:	2b50      	cmp	r3, #80	; 0x50
 800133c:	d82a      	bhi.n	8001394 <HAL_CAN_IRQHandler+0x334>
 800133e:	2b40      	cmp	r3, #64	; 0x40
 8001340:	d019      	beq.n	8001376 <HAL_CAN_IRQHandler+0x316>
 8001342:	2b40      	cmp	r3, #64	; 0x40
 8001344:	d826      	bhi.n	8001394 <HAL_CAN_IRQHandler+0x334>
 8001346:	2b30      	cmp	r3, #48	; 0x30
 8001348:	d010      	beq.n	800136c <HAL_CAN_IRQHandler+0x30c>
 800134a:	2b30      	cmp	r3, #48	; 0x30
 800134c:	d822      	bhi.n	8001394 <HAL_CAN_IRQHandler+0x334>
 800134e:	2b10      	cmp	r3, #16
 8001350:	d002      	beq.n	8001358 <HAL_CAN_IRQHandler+0x2f8>
 8001352:	2b20      	cmp	r3, #32
 8001354:	d005      	beq.n	8001362 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001356:	e01d      	b.n	8001394 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135a:	f043 0308 	orr.w	r3, r3, #8
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001360:	e019      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	f043 0310 	orr.w	r3, r3, #16
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800136a:	e014      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	f043 0320 	orr.w	r3, r3, #32
 8001372:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001374:	e00f      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800137e:	e00a      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001382:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001388:	e005      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001390:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001392:	e000      	b.n	8001396 <HAL_CAN_IRQHandler+0x336>
            break;
 8001394:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	699a      	ldr	r2, [r3, #24]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80013a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2204      	movs	r2, #4
 80013ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d008      	beq.n	80013c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f867 	bl	8001494 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80013c6:	bf00      	nop
 80013c8:	3728      	adds	r7, #40	; 0x28
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr

080013f2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800140c:	bf00      	nop
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr

08001416 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800143a:	b480      	push	{r7}
 800143c:	b083      	sub	sp, #12
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800145e:	b480      	push	{r7}
 8001460:	b083      	sub	sp, #12
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
	...

080014a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b8:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014c4:	4013      	ands	r3, r2
 80014c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014da:	4a04      	ldr	r2, [pc, #16]	; (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60d3      	str	r3, [r2, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f4:	4b04      	ldr	r3, [pc, #16]	; (8001508 <__NVIC_GetPriorityGrouping+0x18>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	f003 0307 	and.w	r3, r3, #7
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	2b00      	cmp	r3, #0
 800151c:	db0b      	blt.n	8001536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	f003 021f 	and.w	r2, r3, #31
 8001524:	4906      	ldr	r1, [pc, #24]	; (8001540 <__NVIC_EnableIRQ+0x34>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	095b      	lsrs	r3, r3, #5
 800152c:	2001      	movs	r0, #1
 800152e:	fa00 f202 	lsl.w	r2, r0, r2
 8001532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	e000e100 	.word	0xe000e100

08001544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001554:	2b00      	cmp	r3, #0
 8001556:	db0a      	blt.n	800156e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2da      	uxtb	r2, r3
 800155c:	490c      	ldr	r1, [pc, #48]	; (8001590 <__NVIC_SetPriority+0x4c>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	0112      	lsls	r2, r2, #4
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	440b      	add	r3, r1
 8001568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800156c:	e00a      	b.n	8001584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4908      	ldr	r1, [pc, #32]	; (8001594 <__NVIC_SetPriority+0x50>)
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	3b04      	subs	r3, #4
 800157c:	0112      	lsls	r2, r2, #4
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	440b      	add	r3, r1
 8001582:	761a      	strb	r2, [r3, #24]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000e100 	.word	0xe000e100
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f1c3 0307 	rsb	r3, r3, #7
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	bf28      	it	cs
 80015b6:	2304      	movcs	r3, #4
 80015b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	3304      	adds	r3, #4
 80015be:	2b06      	cmp	r3, #6
 80015c0:	d902      	bls.n	80015c8 <NVIC_EncodePriority+0x30>
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3b03      	subs	r3, #3
 80015c6:	e000      	b.n	80015ca <NVIC_EncodePriority+0x32>
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015cc:	f04f 32ff 	mov.w	r2, #4294967295
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43da      	mvns	r2, r3
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	401a      	ands	r2, r3
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e0:	f04f 31ff 	mov.w	r1, #4294967295
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	43d9      	mvns	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	4313      	orrs	r3, r2
         );
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3724      	adds	r7, #36	; 0x24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800160c:	d301      	bcc.n	8001612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160e:	2301      	movs	r3, #1
 8001610:	e00f      	b.n	8001632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001612:	4a0a      	ldr	r2, [pc, #40]	; (800163c <SysTick_Config+0x40>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161a:	210f      	movs	r1, #15
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	f7ff ff90 	bl	8001544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001624:	4b05      	ldr	r3, [pc, #20]	; (800163c <SysTick_Config+0x40>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162a:	4b04      	ldr	r3, [pc, #16]	; (800163c <SysTick_Config+0x40>)
 800162c:	2207      	movs	r2, #7
 800162e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	e000e010 	.word	0xe000e010

08001640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff2d 	bl	80014a8 <__NVIC_SetPriorityGrouping>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001668:	f7ff ff42 	bl	80014f0 <__NVIC_GetPriorityGrouping>
 800166c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	6978      	ldr	r0, [r7, #20]
 8001674:	f7ff ff90 	bl	8001598 <NVIC_EncodePriority>
 8001678:	4602      	mov	r2, r0
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167e:	4611      	mov	r1, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff ff5f 	bl	8001544 <__NVIC_SetPriority>
}
 8001686:	bf00      	nop
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff35 	bl	800150c <__NVIC_EnableIRQ>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ffa2 	bl	80015fc <SysTick_Config>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b08b      	sub	sp, #44	; 0x2c
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ce:	2300      	movs	r3, #0
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016d2:	2300      	movs	r3, #0
 80016d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d6:	e169      	b.n	80019ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016d8:	2201      	movs	r2, #1
 80016da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	69fa      	ldr	r2, [r7, #28]
 80016e8:	4013      	ands	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	f040 8158 	bne.w	80019a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	4a9a      	ldr	r2, [pc, #616]	; (8001964 <HAL_GPIO_Init+0x2a0>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d05e      	beq.n	80017be <HAL_GPIO_Init+0xfa>
 8001700:	4a98      	ldr	r2, [pc, #608]	; (8001964 <HAL_GPIO_Init+0x2a0>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d875      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 8001706:	4a98      	ldr	r2, [pc, #608]	; (8001968 <HAL_GPIO_Init+0x2a4>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d058      	beq.n	80017be <HAL_GPIO_Init+0xfa>
 800170c:	4a96      	ldr	r2, [pc, #600]	; (8001968 <HAL_GPIO_Init+0x2a4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d86f      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 8001712:	4a96      	ldr	r2, [pc, #600]	; (800196c <HAL_GPIO_Init+0x2a8>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d052      	beq.n	80017be <HAL_GPIO_Init+0xfa>
 8001718:	4a94      	ldr	r2, [pc, #592]	; (800196c <HAL_GPIO_Init+0x2a8>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d869      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 800171e:	4a94      	ldr	r2, [pc, #592]	; (8001970 <HAL_GPIO_Init+0x2ac>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d04c      	beq.n	80017be <HAL_GPIO_Init+0xfa>
 8001724:	4a92      	ldr	r2, [pc, #584]	; (8001970 <HAL_GPIO_Init+0x2ac>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d863      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 800172a:	4a92      	ldr	r2, [pc, #584]	; (8001974 <HAL_GPIO_Init+0x2b0>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d046      	beq.n	80017be <HAL_GPIO_Init+0xfa>
 8001730:	4a90      	ldr	r2, [pc, #576]	; (8001974 <HAL_GPIO_Init+0x2b0>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d85d      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 8001736:	2b12      	cmp	r3, #18
 8001738:	d82a      	bhi.n	8001790 <HAL_GPIO_Init+0xcc>
 800173a:	2b12      	cmp	r3, #18
 800173c:	d859      	bhi.n	80017f2 <HAL_GPIO_Init+0x12e>
 800173e:	a201      	add	r2, pc, #4	; (adr r2, 8001744 <HAL_GPIO_Init+0x80>)
 8001740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001744:	080017bf 	.word	0x080017bf
 8001748:	08001799 	.word	0x08001799
 800174c:	080017ab 	.word	0x080017ab
 8001750:	080017ed 	.word	0x080017ed
 8001754:	080017f3 	.word	0x080017f3
 8001758:	080017f3 	.word	0x080017f3
 800175c:	080017f3 	.word	0x080017f3
 8001760:	080017f3 	.word	0x080017f3
 8001764:	080017f3 	.word	0x080017f3
 8001768:	080017f3 	.word	0x080017f3
 800176c:	080017f3 	.word	0x080017f3
 8001770:	080017f3 	.word	0x080017f3
 8001774:	080017f3 	.word	0x080017f3
 8001778:	080017f3 	.word	0x080017f3
 800177c:	080017f3 	.word	0x080017f3
 8001780:	080017f3 	.word	0x080017f3
 8001784:	080017f3 	.word	0x080017f3
 8001788:	080017a1 	.word	0x080017a1
 800178c:	080017b5 	.word	0x080017b5
 8001790:	4a79      	ldr	r2, [pc, #484]	; (8001978 <HAL_GPIO_Init+0x2b4>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d013      	beq.n	80017be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001796:	e02c      	b.n	80017f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	623b      	str	r3, [r7, #32]
          break;
 800179e:	e029      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	3304      	adds	r3, #4
 80017a6:	623b      	str	r3, [r7, #32]
          break;
 80017a8:	e024      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	3308      	adds	r3, #8
 80017b0:	623b      	str	r3, [r7, #32]
          break;
 80017b2:	e01f      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	330c      	adds	r3, #12
 80017ba:	623b      	str	r3, [r7, #32]
          break;
 80017bc:	e01a      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d102      	bne.n	80017cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017c6:	2304      	movs	r3, #4
 80017c8:	623b      	str	r3, [r7, #32]
          break;
 80017ca:	e013      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d105      	bne.n	80017e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d4:	2308      	movs	r3, #8
 80017d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	69fa      	ldr	r2, [r7, #28]
 80017dc:	611a      	str	r2, [r3, #16]
          break;
 80017de:	e009      	b.n	80017f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017e0:	2308      	movs	r3, #8
 80017e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	69fa      	ldr	r2, [r7, #28]
 80017e8:	615a      	str	r2, [r3, #20]
          break;
 80017ea:	e003      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017ec:	2300      	movs	r3, #0
 80017ee:	623b      	str	r3, [r7, #32]
          break;
 80017f0:	e000      	b.n	80017f4 <HAL_GPIO_Init+0x130>
          break;
 80017f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2bff      	cmp	r3, #255	; 0xff
 80017f8:	d801      	bhi.n	80017fe <HAL_GPIO_Init+0x13a>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	e001      	b.n	8001802 <HAL_GPIO_Init+0x13e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3304      	adds	r3, #4
 8001802:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2bff      	cmp	r3, #255	; 0xff
 8001808:	d802      	bhi.n	8001810 <HAL_GPIO_Init+0x14c>
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	e002      	b.n	8001816 <HAL_GPIO_Init+0x152>
 8001810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001812:	3b08      	subs	r3, #8
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	210f      	movs	r1, #15
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	401a      	ands	r2, r3
 8001828:	6a39      	ldr	r1, [r7, #32]
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	fa01 f303 	lsl.w	r3, r1, r3
 8001830:	431a      	orrs	r2, r3
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 80b1 	beq.w	80019a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001844:	4b4d      	ldr	r3, [pc, #308]	; (800197c <HAL_GPIO_Init+0x2b8>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a4c      	ldr	r2, [pc, #304]	; (800197c <HAL_GPIO_Init+0x2b8>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b4a      	ldr	r3, [pc, #296]	; (800197c <HAL_GPIO_Init+0x2b8>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800185c:	4a48      	ldr	r2, [pc, #288]	; (8001980 <HAL_GPIO_Init+0x2bc>)
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800186a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	220f      	movs	r2, #15
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	4013      	ands	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a40      	ldr	r2, [pc, #256]	; (8001984 <HAL_GPIO_Init+0x2c0>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d013      	beq.n	80018b0 <HAL_GPIO_Init+0x1ec>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a3f      	ldr	r2, [pc, #252]	; (8001988 <HAL_GPIO_Init+0x2c4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d00d      	beq.n	80018ac <HAL_GPIO_Init+0x1e8>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a3e      	ldr	r2, [pc, #248]	; (800198c <HAL_GPIO_Init+0x2c8>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d007      	beq.n	80018a8 <HAL_GPIO_Init+0x1e4>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a3d      	ldr	r2, [pc, #244]	; (8001990 <HAL_GPIO_Init+0x2cc>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d101      	bne.n	80018a4 <HAL_GPIO_Init+0x1e0>
 80018a0:	2303      	movs	r3, #3
 80018a2:	e006      	b.n	80018b2 <HAL_GPIO_Init+0x1ee>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e004      	b.n	80018b2 <HAL_GPIO_Init+0x1ee>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e002      	b.n	80018b2 <HAL_GPIO_Init+0x1ee>
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <HAL_GPIO_Init+0x1ee>
 80018b0:	2300      	movs	r3, #0
 80018b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b4:	f002 0203 	and.w	r2, r2, #3
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	4093      	lsls	r3, r2
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	4313      	orrs	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018c2:	492f      	ldr	r1, [pc, #188]	; (8001980 <HAL_GPIO_Init+0x2bc>)
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	089b      	lsrs	r3, r3, #2
 80018c8:	3302      	adds	r3, #2
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d006      	beq.n	80018ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018dc:	4b2d      	ldr	r3, [pc, #180]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	492c      	ldr	r1, [pc, #176]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	600b      	str	r3, [r1, #0]
 80018e8:	e006      	b.n	80018f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018ea:	4b2a      	ldr	r3, [pc, #168]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	4928      	ldr	r1, [pc, #160]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 80018f4:	4013      	ands	r3, r2
 80018f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d006      	beq.n	8001912 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001904:	4b23      	ldr	r3, [pc, #140]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	4922      	ldr	r1, [pc, #136]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	4313      	orrs	r3, r2
 800190e:	604b      	str	r3, [r1, #4]
 8001910:	e006      	b.n	8001920 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001912:	4b20      	ldr	r3, [pc, #128]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	43db      	mvns	r3, r3
 800191a:	491e      	ldr	r1, [pc, #120]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 800191c:	4013      	ands	r3, r2
 800191e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800192c:	4b19      	ldr	r3, [pc, #100]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	4918      	ldr	r1, [pc, #96]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	608b      	str	r3, [r1, #8]
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800193a:	4b16      	ldr	r3, [pc, #88]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	43db      	mvns	r3, r3
 8001942:	4914      	ldr	r1, [pc, #80]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001944:	4013      	ands	r3, r2
 8001946:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d021      	beq.n	8001998 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	490e      	ldr	r1, [pc, #56]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	60cb      	str	r3, [r1, #12]
 8001960:	e021      	b.n	80019a6 <HAL_GPIO_Init+0x2e2>
 8001962:	bf00      	nop
 8001964:	10320000 	.word	0x10320000
 8001968:	10310000 	.word	0x10310000
 800196c:	10220000 	.word	0x10220000
 8001970:	10210000 	.word	0x10210000
 8001974:	10120000 	.word	0x10120000
 8001978:	10110000 	.word	0x10110000
 800197c:	40021000 	.word	0x40021000
 8001980:	40010000 	.word	0x40010000
 8001984:	40010800 	.word	0x40010800
 8001988:	40010c00 	.word	0x40010c00
 800198c:	40011000 	.word	0x40011000
 8001990:	40011400 	.word	0x40011400
 8001994:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001998:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <HAL_GPIO_Init+0x304>)
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	43db      	mvns	r3, r3
 80019a0:	4909      	ldr	r1, [pc, #36]	; (80019c8 <HAL_GPIO_Init+0x304>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	3301      	adds	r3, #1
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	fa22 f303 	lsr.w	r3, r2, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f47f ae8e 	bne.w	80016d8 <HAL_GPIO_Init+0x14>
  }
}
 80019bc:	bf00      	nop
 80019be:	bf00      	nop
 80019c0:	372c      	adds	r7, #44	; 0x2c
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	40010400 	.word	0x40010400

080019cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e272      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 8087 	beq.w	8001afa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019ec:	4b92      	ldr	r3, [pc, #584]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 030c 	and.w	r3, r3, #12
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d00c      	beq.n	8001a12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019f8:	4b8f      	ldr	r3, [pc, #572]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 030c 	and.w	r3, r3, #12
 8001a00:	2b08      	cmp	r3, #8
 8001a02:	d112      	bne.n	8001a2a <HAL_RCC_OscConfig+0x5e>
 8001a04:	4b8c      	ldr	r3, [pc, #560]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a10:	d10b      	bne.n	8001a2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a12:	4b89      	ldr	r3, [pc, #548]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d06c      	beq.n	8001af8 <HAL_RCC_OscConfig+0x12c>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d168      	bne.n	8001af8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e24c      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a32:	d106      	bne.n	8001a42 <HAL_RCC_OscConfig+0x76>
 8001a34:	4b80      	ldr	r3, [pc, #512]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a7f      	ldr	r2, [pc, #508]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a3e:	6013      	str	r3, [r2, #0]
 8001a40:	e02e      	b.n	8001aa0 <HAL_RCC_OscConfig+0xd4>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10c      	bne.n	8001a64 <HAL_RCC_OscConfig+0x98>
 8001a4a:	4b7b      	ldr	r3, [pc, #492]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a7a      	ldr	r2, [pc, #488]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	4b78      	ldr	r3, [pc, #480]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a77      	ldr	r2, [pc, #476]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	e01d      	b.n	8001aa0 <HAL_RCC_OscConfig+0xd4>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a6c:	d10c      	bne.n	8001a88 <HAL_RCC_OscConfig+0xbc>
 8001a6e:	4b72      	ldr	r3, [pc, #456]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a71      	ldr	r2, [pc, #452]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	4b6f      	ldr	r3, [pc, #444]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a6e      	ldr	r2, [pc, #440]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	e00b      	b.n	8001aa0 <HAL_RCC_OscConfig+0xd4>
 8001a88:	4b6b      	ldr	r3, [pc, #428]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a6a      	ldr	r2, [pc, #424]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a92:	6013      	str	r3, [r2, #0]
 8001a94:	4b68      	ldr	r3, [pc, #416]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a67      	ldr	r2, [pc, #412]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d013      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7fe fe94 	bl	80007d4 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab0:	f7fe fe90 	bl	80007d4 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b64      	cmp	r3, #100	; 0x64
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e200      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac2:	4b5d      	ldr	r3, [pc, #372]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f0      	beq.n	8001ab0 <HAL_RCC_OscConfig+0xe4>
 8001ace:	e014      	b.n	8001afa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7fe fe80 	bl	80007d4 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad8:	f7fe fe7c 	bl	80007d4 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	; 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e1ec      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aea:	4b53      	ldr	r3, [pc, #332]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f0      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x10c>
 8001af6:	e000      	b.n	8001afa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d063      	beq.n	8001bce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b06:	4b4c      	ldr	r3, [pc, #304]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00b      	beq.n	8001b2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b12:	4b49      	ldr	r3, [pc, #292]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	d11c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x18c>
 8001b1e:	4b46      	ldr	r3, [pc, #280]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d116      	bne.n	8001b58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b2a:	4b43      	ldr	r3, [pc, #268]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d005      	beq.n	8001b42 <HAL_RCC_OscConfig+0x176>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d001      	beq.n	8001b42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e1c0      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b42:	4b3d      	ldr	r3, [pc, #244]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	4939      	ldr	r1, [pc, #228]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b56:	e03a      	b.n	8001bce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d020      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b60:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <HAL_RCC_OscConfig+0x270>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7fe fe35 	bl	80007d4 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b6e:	f7fe fe31 	bl	80007d4 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e1a1      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b80:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0f0      	beq.n	8001b6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8c:	4b2a      	ldr	r3, [pc, #168]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4927      	ldr	r1, [pc, #156]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	600b      	str	r3, [r1, #0]
 8001ba0:	e015      	b.n	8001bce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba2:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <HAL_RCC_OscConfig+0x270>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba8:	f7fe fe14 	bl	80007d4 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb0:	f7fe fe10 	bl	80007d4 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e180      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f0      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0308 	and.w	r3, r3, #8
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d03a      	beq.n	8001c50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d019      	beq.n	8001c16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001be2:	4b17      	ldr	r3, [pc, #92]	; (8001c40 <HAL_RCC_OscConfig+0x274>)
 8001be4:	2201      	movs	r2, #1
 8001be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be8:	f7fe fdf4 	bl	80007d4 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf0:	f7fe fdf0 	bl	80007d4 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e160      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f000 fad8 	bl	80021c4 <RCC_Delay>
 8001c14:	e01c      	b.n	8001c50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c16:	4b0a      	ldr	r3, [pc, #40]	; (8001c40 <HAL_RCC_OscConfig+0x274>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1c:	f7fe fdda 	bl	80007d4 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c22:	e00f      	b.n	8001c44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c24:	f7fe fdd6 	bl	80007d4 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d908      	bls.n	8001c44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e146      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	42420000 	.word	0x42420000
 8001c40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c44:	4b92      	ldr	r3, [pc, #584]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1e9      	bne.n	8001c24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 80a6 	beq.w	8001daa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c62:	4b8b      	ldr	r3, [pc, #556]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d10d      	bne.n	8001c8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4b88      	ldr	r3, [pc, #544]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	4a87      	ldr	r2, [pc, #540]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c78:	61d3      	str	r3, [r2, #28]
 8001c7a:	4b85      	ldr	r3, [pc, #532]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c86:	2301      	movs	r3, #1
 8001c88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8a:	4b82      	ldr	r3, [pc, #520]	; (8001e94 <HAL_RCC_OscConfig+0x4c8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d118      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c96:	4b7f      	ldr	r3, [pc, #508]	; (8001e94 <HAL_RCC_OscConfig+0x4c8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a7e      	ldr	r2, [pc, #504]	; (8001e94 <HAL_RCC_OscConfig+0x4c8>)
 8001c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca2:	f7fe fd97 	bl	80007d4 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001caa:	f7fe fd93 	bl	80007d4 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b64      	cmp	r3, #100	; 0x64
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e103      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbc:	4b75      	ldr	r3, [pc, #468]	; (8001e94 <HAL_RCC_OscConfig+0x4c8>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d106      	bne.n	8001cde <HAL_RCC_OscConfig+0x312>
 8001cd0:	4b6f      	ldr	r3, [pc, #444]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	4a6e      	ldr	r2, [pc, #440]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6213      	str	r3, [r2, #32]
 8001cdc:	e02d      	b.n	8001d3a <HAL_RCC_OscConfig+0x36e>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10c      	bne.n	8001d00 <HAL_RCC_OscConfig+0x334>
 8001ce6:	4b6a      	ldr	r3, [pc, #424]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	4a69      	ldr	r2, [pc, #420]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	f023 0301 	bic.w	r3, r3, #1
 8001cf0:	6213      	str	r3, [r2, #32]
 8001cf2:	4b67      	ldr	r3, [pc, #412]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	4a66      	ldr	r2, [pc, #408]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	f023 0304 	bic.w	r3, r3, #4
 8001cfc:	6213      	str	r3, [r2, #32]
 8001cfe:	e01c      	b.n	8001d3a <HAL_RCC_OscConfig+0x36e>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	2b05      	cmp	r3, #5
 8001d06:	d10c      	bne.n	8001d22 <HAL_RCC_OscConfig+0x356>
 8001d08:	4b61      	ldr	r3, [pc, #388]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	4a60      	ldr	r2, [pc, #384]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	f043 0304 	orr.w	r3, r3, #4
 8001d12:	6213      	str	r3, [r2, #32]
 8001d14:	4b5e      	ldr	r3, [pc, #376]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	4a5d      	ldr	r2, [pc, #372]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6213      	str	r3, [r2, #32]
 8001d20:	e00b      	b.n	8001d3a <HAL_RCC_OscConfig+0x36e>
 8001d22:	4b5b      	ldr	r3, [pc, #364]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	4a5a      	ldr	r2, [pc, #360]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	f023 0301 	bic.w	r3, r3, #1
 8001d2c:	6213      	str	r3, [r2, #32]
 8001d2e:	4b58      	ldr	r3, [pc, #352]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d30:	6a1b      	ldr	r3, [r3, #32]
 8001d32:	4a57      	ldr	r2, [pc, #348]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d34:	f023 0304 	bic.w	r3, r3, #4
 8001d38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d015      	beq.n	8001d6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d42:	f7fe fd47 	bl	80007d4 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d48:	e00a      	b.n	8001d60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d4a:	f7fe fd43 	bl	80007d4 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e0b1      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d60:	4b4b      	ldr	r3, [pc, #300]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d62:	6a1b      	ldr	r3, [r3, #32]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0ee      	beq.n	8001d4a <HAL_RCC_OscConfig+0x37e>
 8001d6c:	e014      	b.n	8001d98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d6e:	f7fe fd31 	bl	80007d4 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d76:	f7fe fd2d 	bl	80007d4 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e09b      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8c:	4b40      	ldr	r3, [pc, #256]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1ee      	bne.n	8001d76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d105      	bne.n	8001daa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d9e:	4b3c      	ldr	r3, [pc, #240]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	4a3b      	ldr	r2, [pc, #236]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 8087 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001db4:	4b36      	ldr	r3, [pc, #216]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d061      	beq.n	8001e84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d146      	bne.n	8001e56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc8:	4b33      	ldr	r3, [pc, #204]	; (8001e98 <HAL_RCC_OscConfig+0x4cc>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7fe fd01 	bl	80007d4 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd6:	f7fe fcfd 	bl	80007d4 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e06d      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de8:	4b29      	ldr	r3, [pc, #164]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f0      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dfc:	d108      	bne.n	8001e10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dfe:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	4921      	ldr	r1, [pc, #132]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e10:	4b1f      	ldr	r3, [pc, #124]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a19      	ldr	r1, [r3, #32]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	430b      	orrs	r3, r1
 8001e22:	491b      	ldr	r1, [pc, #108]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e28:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <HAL_RCC_OscConfig+0x4cc>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2e:	f7fe fcd1 	bl	80007d4 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e36:	f7fe fccd 	bl	80007d4 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e03d      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0x46a>
 8001e54:	e035      	b.n	8001ec2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <HAL_RCC_OscConfig+0x4cc>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5c:	f7fe fcba 	bl	80007d4 <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e64:	f7fe fcb6 	bl	80007d4 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e026      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e76:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f0      	bne.n	8001e64 <HAL_RCC_OscConfig+0x498>
 8001e82:	e01e      	b.n	8001ec2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d107      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e019      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40007000 	.word	0x40007000
 8001e98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <HAL_RCC_OscConfig+0x500>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d106      	bne.n	8001ebe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d001      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40021000 	.word	0x40021000

08001ed0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d101      	bne.n	8001ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e0d0      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ee4:	4b6a      	ldr	r3, [pc, #424]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d910      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef2:	4b67      	ldr	r3, [pc, #412]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f023 0207 	bic.w	r2, r3, #7
 8001efa:	4965      	ldr	r1, [pc, #404]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b63      	ldr	r3, [pc, #396]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0b8      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f2c:	4b59      	ldr	r3, [pc, #356]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4a58      	ldr	r2, [pc, #352]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f44:	4b53      	ldr	r3, [pc, #332]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	4a52      	ldr	r2, [pc, #328]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f50:	4b50      	ldr	r3, [pc, #320]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	494d      	ldr	r1, [pc, #308]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d040      	beq.n	8001ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f76:	4b47      	ldr	r3, [pc, #284]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d115      	bne.n	8001fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e07f      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d107      	bne.n	8001f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8e:	4b41      	ldr	r3, [pc, #260]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d109      	bne.n	8001fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e073      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9e:	4b3d      	ldr	r3, [pc, #244]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e06b      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fae:	4b39      	ldr	r3, [pc, #228]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f023 0203 	bic.w	r2, r3, #3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	4936      	ldr	r1, [pc, #216]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc0:	f7fe fc08 	bl	80007d4 <HAL_GetTick>
 8001fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc6:	e00a      	b.n	8001fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc8:	f7fe fc04 	bl	80007d4 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e053      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fde:	4b2d      	ldr	r3, [pc, #180]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f003 020c 	and.w	r2, r3, #12
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d1eb      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff0:	4b27      	ldr	r3, [pc, #156]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d210      	bcs.n	8002020 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffe:	4b24      	ldr	r3, [pc, #144]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 0207 	bic.w	r2, r3, #7
 8002006:	4922      	ldr	r1, [pc, #136]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	4313      	orrs	r3, r2
 800200c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800200e:	4b20      	ldr	r3, [pc, #128]	; (8002090 <HAL_RCC_ClockConfig+0x1c0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d001      	beq.n	8002020 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e032      	b.n	8002086 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d008      	beq.n	800203e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4916      	ldr	r1, [pc, #88]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 800203a:	4313      	orrs	r3, r2
 800203c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d009      	beq.n	800205e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	490e      	ldr	r1, [pc, #56]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800205e:	f000 f821 	bl	80020a4 <HAL_RCC_GetSysClockFreq>
 8002062:	4602      	mov	r2, r0
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	490a      	ldr	r1, [pc, #40]	; (8002098 <HAL_RCC_ClockConfig+0x1c8>)
 8002070:	5ccb      	ldrb	r3, [r1, r3]
 8002072:	fa22 f303 	lsr.w	r3, r2, r3
 8002076:	4a09      	ldr	r2, [pc, #36]	; (800209c <HAL_RCC_ClockConfig+0x1cc>)
 8002078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_RCC_ClockConfig+0x1d0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe fb66 	bl	8000750 <HAL_InitTick>

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40022000 	.word	0x40022000
 8002094:	40021000 	.word	0x40021000
 8002098:	08002ef4 	.word	0x08002ef4
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a4:	b490      	push	{r4, r7}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80020aa:	4b29      	ldr	r3, [pc, #164]	; (8002150 <HAL_RCC_GetSysClockFreq+0xac>)
 80020ac:	1d3c      	adds	r4, r7, #4
 80020ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80020b4:	f240 2301 	movw	r3, #513	; 0x201
 80020b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]
 80020be:	2300      	movs	r3, #0
 80020c0:	61bb      	str	r3, [r7, #24]
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020ce:	4b21      	ldr	r3, [pc, #132]	; (8002154 <HAL_RCC_GetSysClockFreq+0xb0>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 030c 	and.w	r3, r3, #12
 80020da:	2b04      	cmp	r3, #4
 80020dc:	d002      	beq.n	80020e4 <HAL_RCC_GetSysClockFreq+0x40>
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d003      	beq.n	80020ea <HAL_RCC_GetSysClockFreq+0x46>
 80020e2:	e02b      	b.n	800213c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020e6:	623b      	str	r3, [r7, #32]
      break;
 80020e8:	e02b      	b.n	8002142 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	0c9b      	lsrs	r3, r3, #18
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3328      	adds	r3, #40	; 0x28
 80020f4:	443b      	add	r3, r7
 80020f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80020fa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d012      	beq.n	800212c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002106:	4b13      	ldr	r3, [pc, #76]	; (8002154 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	0c5b      	lsrs	r3, r3, #17
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	3328      	adds	r3, #40	; 0x28
 8002112:	443b      	add	r3, r7
 8002114:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002118:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <HAL_RCC_GetSysClockFreq+0xb4>)
 800211e:	fb03 f202 	mul.w	r2, r3, r2
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	fbb2 f3f3 	udiv	r3, r2, r3
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
 800212a:	e004      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	4a0b      	ldr	r2, [pc, #44]	; (800215c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002130:	fb02 f303 	mul.w	r3, r2, r3
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002138:	623b      	str	r3, [r7, #32]
      break;
 800213a:	e002      	b.n	8002142 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_RCC_GetSysClockFreq+0xb4>)
 800213e:	623b      	str	r3, [r7, #32]
      break;
 8002140:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002142:	6a3b      	ldr	r3, [r7, #32]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3728      	adds	r7, #40	; 0x28
 8002148:	46bd      	mov	sp, r7
 800214a:	bc90      	pop	{r4, r7}
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	08002ee4 	.word	0x08002ee4
 8002154:	40021000 	.word	0x40021000
 8002158:	007a1200 	.word	0x007a1200
 800215c:	003d0900 	.word	0x003d0900

08002160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002164:	4b02      	ldr	r3, [pc, #8]	; (8002170 <HAL_RCC_GetHCLKFreq+0x10>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	20000000 	.word	0x20000000

08002174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002178:	f7ff fff2 	bl	8002160 <HAL_RCC_GetHCLKFreq>
 800217c:	4602      	mov	r2, r0
 800217e:	4b05      	ldr	r3, [pc, #20]	; (8002194 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	4903      	ldr	r1, [pc, #12]	; (8002198 <HAL_RCC_GetPCLK1Freq+0x24>)
 800218a:	5ccb      	ldrb	r3, [r1, r3]
 800218c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002190:	4618      	mov	r0, r3
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40021000 	.word	0x40021000
 8002198:	08002f04 	.word	0x08002f04

0800219c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021a0:	f7ff ffde 	bl	8002160 <HAL_RCC_GetHCLKFreq>
 80021a4:	4602      	mov	r2, r0
 80021a6:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	0adb      	lsrs	r3, r3, #11
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	4903      	ldr	r1, [pc, #12]	; (80021c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021b2:	5ccb      	ldrb	r3, [r1, r3]
 80021b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40021000 	.word	0x40021000
 80021c0:	08002f04 	.word	0x08002f04

080021c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021cc:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <RCC_Delay+0x34>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a0a      	ldr	r2, [pc, #40]	; (80021fc <RCC_Delay+0x38>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	0a5b      	lsrs	r3, r3, #9
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021e0:	bf00      	nop
  }
  while (Delay --);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1e5a      	subs	r2, r3, #1
 80021e6:	60fa      	str	r2, [r7, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f9      	bne.n	80021e0 <RCC_Delay+0x1c>
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	20000000 	.word	0x20000000
 80021fc:	10624dd3 	.word	0x10624dd3

08002200 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e03f      	b.n	8002292 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d106      	bne.n	800222c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe f994 	bl	8000554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2224      	movs	r2, #36	; 0x24
 8002230:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002242:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 f905 	bl	8002454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002258:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	695a      	ldr	r2, [r3, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002268:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002278:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2220      	movs	r2, #32
 8002284:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b08a      	sub	sp, #40	; 0x28
 800229e:	af02      	add	r7, sp, #8
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	603b      	str	r3, [r7, #0]
 80022a6:	4613      	mov	r3, r2
 80022a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	d17c      	bne.n	80023b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <HAL_UART_Transmit+0x2c>
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e075      	b.n	80023b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <HAL_UART_Transmit+0x3e>
 80022d4:	2302      	movs	r3, #2
 80022d6:	e06e      	b.n	80023b6 <HAL_UART_Transmit+0x11c>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2221      	movs	r2, #33	; 0x21
 80022ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80022ee:	f7fe fa71 	bl	80007d4 <HAL_GetTick>
 80022f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	88fa      	ldrh	r2, [r7, #6]
 80022f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	88fa      	ldrh	r2, [r7, #6]
 80022fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002308:	d108      	bne.n	800231c <HAL_UART_Transmit+0x82>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d104      	bne.n	800231c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	61bb      	str	r3, [r7, #24]
 800231a:	e003      	b.n	8002324 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800232c:	e02a      	b.n	8002384 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2200      	movs	r2, #0
 8002336:	2180      	movs	r1, #128	; 0x80
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 f840 	bl	80023be <UART_WaitOnFlagUntilTimeout>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e036      	b.n	80023b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10b      	bne.n	8002366 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800235c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	3302      	adds	r3, #2
 8002362:	61bb      	str	r3, [r7, #24]
 8002364:	e007      	b.n	8002376 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	781a      	ldrb	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	3301      	adds	r3, #1
 8002374:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800237a:	b29b      	uxth	r3, r3
 800237c:	3b01      	subs	r3, #1
 800237e:	b29a      	uxth	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002388:	b29b      	uxth	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1cf      	bne.n	800232e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2200      	movs	r2, #0
 8002396:	2140      	movs	r1, #64	; 0x40
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f000 f810 	bl	80023be <UART_WaitOnFlagUntilTimeout>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e006      	b.n	80023b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2220      	movs	r2, #32
 80023ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	e000      	b.n	80023b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023b4:	2302      	movs	r3, #2
  }
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3720      	adds	r7, #32
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	603b      	str	r3, [r7, #0]
 80023ca:	4613      	mov	r3, r2
 80023cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023ce:	e02c      	b.n	800242a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d6:	d028      	beq.n	800242a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d007      	beq.n	80023ee <UART_WaitOnFlagUntilTimeout+0x30>
 80023de:	f7fe f9f9 	bl	80007d4 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d21d      	bcs.n	800242a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80023fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	695a      	ldr	r2, [r3, #20]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0201 	bic.w	r2, r2, #1
 800240c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2220      	movs	r2, #32
 8002412:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e00f      	b.n	800244a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	4013      	ands	r3, r2
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	429a      	cmp	r2, r3
 8002438:	bf0c      	ite	eq
 800243a:	2301      	moveq	r3, #1
 800243c:	2300      	movne	r3, #0
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	429a      	cmp	r2, r3
 8002446:	d0c3      	beq.n	80023d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	4313      	orrs	r3, r2
 8002482:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800248e:	f023 030c 	bic.w	r3, r3, #12
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	68b9      	ldr	r1, [r7, #8]
 8002498:	430b      	orrs	r3, r1
 800249a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a2c      	ldr	r2, [pc, #176]	; (8002568 <UART_SetConfig+0x114>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d103      	bne.n	80024c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024bc:	f7ff fe6e 	bl	800219c <HAL_RCC_GetPCLK2Freq>
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	e002      	b.n	80024ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80024c4:	f7ff fe56 	bl	8002174 <HAL_RCC_GetPCLK1Freq>
 80024c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	009a      	lsls	r2, r3, #2
 80024d4:	441a      	add	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e0:	4a22      	ldr	r2, [pc, #136]	; (800256c <UART_SetConfig+0x118>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	0119      	lsls	r1, r3, #4
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	009a      	lsls	r2, r3, #2
 80024f4:	441a      	add	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002500:	4b1a      	ldr	r3, [pc, #104]	; (800256c <UART_SetConfig+0x118>)
 8002502:	fba3 0302 	umull	r0, r3, r3, r2
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2064      	movs	r0, #100	; 0x64
 800250a:	fb00 f303 	mul.w	r3, r0, r3
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	3332      	adds	r3, #50	; 0x32
 8002514:	4a15      	ldr	r2, [pc, #84]	; (800256c <UART_SetConfig+0x118>)
 8002516:	fba2 2303 	umull	r2, r3, r2, r3
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002520:	4419      	add	r1, r3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	009a      	lsls	r2, r3, #2
 800252c:	441a      	add	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	fbb2 f2f3 	udiv	r2, r2, r3
 8002538:	4b0c      	ldr	r3, [pc, #48]	; (800256c <UART_SetConfig+0x118>)
 800253a:	fba3 0302 	umull	r0, r3, r3, r2
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2064      	movs	r0, #100	; 0x64
 8002542:	fb00 f303 	mul.w	r3, r0, r3
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	3332      	adds	r3, #50	; 0x32
 800254c:	4a07      	ldr	r2, [pc, #28]	; (800256c <UART_SetConfig+0x118>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	f003 020f 	and.w	r2, r3, #15
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	440a      	add	r2, r1
 800255e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002560:	bf00      	nop
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40013800 	.word	0x40013800
 800256c:	51eb851f 	.word	0x51eb851f

08002570 <__errno>:
 8002570:	4b01      	ldr	r3, [pc, #4]	; (8002578 <__errno+0x8>)
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	2000000c 	.word	0x2000000c

0800257c <__libc_init_array>:
 800257c:	b570      	push	{r4, r5, r6, lr}
 800257e:	2600      	movs	r6, #0
 8002580:	4d0c      	ldr	r5, [pc, #48]	; (80025b4 <__libc_init_array+0x38>)
 8002582:	4c0d      	ldr	r4, [pc, #52]	; (80025b8 <__libc_init_array+0x3c>)
 8002584:	1b64      	subs	r4, r4, r5
 8002586:	10a4      	asrs	r4, r4, #2
 8002588:	42a6      	cmp	r6, r4
 800258a:	d109      	bne.n	80025a0 <__libc_init_array+0x24>
 800258c:	f000 fc9c 	bl	8002ec8 <_init>
 8002590:	2600      	movs	r6, #0
 8002592:	4d0a      	ldr	r5, [pc, #40]	; (80025bc <__libc_init_array+0x40>)
 8002594:	4c0a      	ldr	r4, [pc, #40]	; (80025c0 <__libc_init_array+0x44>)
 8002596:	1b64      	subs	r4, r4, r5
 8002598:	10a4      	asrs	r4, r4, #2
 800259a:	42a6      	cmp	r6, r4
 800259c:	d105      	bne.n	80025aa <__libc_init_array+0x2e>
 800259e:	bd70      	pop	{r4, r5, r6, pc}
 80025a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80025a4:	4798      	blx	r3
 80025a6:	3601      	adds	r6, #1
 80025a8:	e7ee      	b.n	8002588 <__libc_init_array+0xc>
 80025aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ae:	4798      	blx	r3
 80025b0:	3601      	adds	r6, #1
 80025b2:	e7f2      	b.n	800259a <__libc_init_array+0x1e>
 80025b4:	08002f40 	.word	0x08002f40
 80025b8:	08002f40 	.word	0x08002f40
 80025bc:	08002f40 	.word	0x08002f40
 80025c0:	08002f44 	.word	0x08002f44

080025c4 <memset>:
 80025c4:	4603      	mov	r3, r0
 80025c6:	4402      	add	r2, r0
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d100      	bne.n	80025ce <memset+0xa>
 80025cc:	4770      	bx	lr
 80025ce:	f803 1b01 	strb.w	r1, [r3], #1
 80025d2:	e7f9      	b.n	80025c8 <memset+0x4>

080025d4 <siprintf>:
 80025d4:	b40e      	push	{r1, r2, r3}
 80025d6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025da:	b500      	push	{lr}
 80025dc:	b09c      	sub	sp, #112	; 0x70
 80025de:	ab1d      	add	r3, sp, #116	; 0x74
 80025e0:	9002      	str	r0, [sp, #8]
 80025e2:	9006      	str	r0, [sp, #24]
 80025e4:	9107      	str	r1, [sp, #28]
 80025e6:	9104      	str	r1, [sp, #16]
 80025e8:	4808      	ldr	r0, [pc, #32]	; (800260c <siprintf+0x38>)
 80025ea:	4909      	ldr	r1, [pc, #36]	; (8002610 <siprintf+0x3c>)
 80025ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80025f0:	9105      	str	r1, [sp, #20]
 80025f2:	6800      	ldr	r0, [r0, #0]
 80025f4:	a902      	add	r1, sp, #8
 80025f6:	9301      	str	r3, [sp, #4]
 80025f8:	f000 f868 	bl	80026cc <_svfiprintf_r>
 80025fc:	2200      	movs	r2, #0
 80025fe:	9b02      	ldr	r3, [sp, #8]
 8002600:	701a      	strb	r2, [r3, #0]
 8002602:	b01c      	add	sp, #112	; 0x70
 8002604:	f85d eb04 	ldr.w	lr, [sp], #4
 8002608:	b003      	add	sp, #12
 800260a:	4770      	bx	lr
 800260c:	2000000c 	.word	0x2000000c
 8002610:	ffff0208 	.word	0xffff0208

08002614 <__ssputs_r>:
 8002614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002618:	688e      	ldr	r6, [r1, #8]
 800261a:	4682      	mov	sl, r0
 800261c:	429e      	cmp	r6, r3
 800261e:	460c      	mov	r4, r1
 8002620:	4690      	mov	r8, r2
 8002622:	461f      	mov	r7, r3
 8002624:	d838      	bhi.n	8002698 <__ssputs_r+0x84>
 8002626:	898a      	ldrh	r2, [r1, #12]
 8002628:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800262c:	d032      	beq.n	8002694 <__ssputs_r+0x80>
 800262e:	6825      	ldr	r5, [r4, #0]
 8002630:	6909      	ldr	r1, [r1, #16]
 8002632:	3301      	adds	r3, #1
 8002634:	eba5 0901 	sub.w	r9, r5, r1
 8002638:	6965      	ldr	r5, [r4, #20]
 800263a:	444b      	add	r3, r9
 800263c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002640:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002644:	106d      	asrs	r5, r5, #1
 8002646:	429d      	cmp	r5, r3
 8002648:	bf38      	it	cc
 800264a:	461d      	movcc	r5, r3
 800264c:	0553      	lsls	r3, r2, #21
 800264e:	d531      	bpl.n	80026b4 <__ssputs_r+0xa0>
 8002650:	4629      	mov	r1, r5
 8002652:	f000 fb6f 	bl	8002d34 <_malloc_r>
 8002656:	4606      	mov	r6, r0
 8002658:	b950      	cbnz	r0, 8002670 <__ssputs_r+0x5c>
 800265a:	230c      	movs	r3, #12
 800265c:	f04f 30ff 	mov.w	r0, #4294967295
 8002660:	f8ca 3000 	str.w	r3, [sl]
 8002664:	89a3      	ldrh	r3, [r4, #12]
 8002666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800266a:	81a3      	strh	r3, [r4, #12]
 800266c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002670:	464a      	mov	r2, r9
 8002672:	6921      	ldr	r1, [r4, #16]
 8002674:	f000 face 	bl	8002c14 <memcpy>
 8002678:	89a3      	ldrh	r3, [r4, #12]
 800267a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800267e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002682:	81a3      	strh	r3, [r4, #12]
 8002684:	6126      	str	r6, [r4, #16]
 8002686:	444e      	add	r6, r9
 8002688:	6026      	str	r6, [r4, #0]
 800268a:	463e      	mov	r6, r7
 800268c:	6165      	str	r5, [r4, #20]
 800268e:	eba5 0509 	sub.w	r5, r5, r9
 8002692:	60a5      	str	r5, [r4, #8]
 8002694:	42be      	cmp	r6, r7
 8002696:	d900      	bls.n	800269a <__ssputs_r+0x86>
 8002698:	463e      	mov	r6, r7
 800269a:	4632      	mov	r2, r6
 800269c:	4641      	mov	r1, r8
 800269e:	6820      	ldr	r0, [r4, #0]
 80026a0:	f000 fac6 	bl	8002c30 <memmove>
 80026a4:	68a3      	ldr	r3, [r4, #8]
 80026a6:	2000      	movs	r0, #0
 80026a8:	1b9b      	subs	r3, r3, r6
 80026aa:	60a3      	str	r3, [r4, #8]
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	4433      	add	r3, r6
 80026b0:	6023      	str	r3, [r4, #0]
 80026b2:	e7db      	b.n	800266c <__ssputs_r+0x58>
 80026b4:	462a      	mov	r2, r5
 80026b6:	f000 fbb1 	bl	8002e1c <_realloc_r>
 80026ba:	4606      	mov	r6, r0
 80026bc:	2800      	cmp	r0, #0
 80026be:	d1e1      	bne.n	8002684 <__ssputs_r+0x70>
 80026c0:	4650      	mov	r0, sl
 80026c2:	6921      	ldr	r1, [r4, #16]
 80026c4:	f000 face 	bl	8002c64 <_free_r>
 80026c8:	e7c7      	b.n	800265a <__ssputs_r+0x46>
	...

080026cc <_svfiprintf_r>:
 80026cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026d0:	4698      	mov	r8, r3
 80026d2:	898b      	ldrh	r3, [r1, #12]
 80026d4:	4607      	mov	r7, r0
 80026d6:	061b      	lsls	r3, r3, #24
 80026d8:	460d      	mov	r5, r1
 80026da:	4614      	mov	r4, r2
 80026dc:	b09d      	sub	sp, #116	; 0x74
 80026de:	d50e      	bpl.n	80026fe <_svfiprintf_r+0x32>
 80026e0:	690b      	ldr	r3, [r1, #16]
 80026e2:	b963      	cbnz	r3, 80026fe <_svfiprintf_r+0x32>
 80026e4:	2140      	movs	r1, #64	; 0x40
 80026e6:	f000 fb25 	bl	8002d34 <_malloc_r>
 80026ea:	6028      	str	r0, [r5, #0]
 80026ec:	6128      	str	r0, [r5, #16]
 80026ee:	b920      	cbnz	r0, 80026fa <_svfiprintf_r+0x2e>
 80026f0:	230c      	movs	r3, #12
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295
 80026f8:	e0d1      	b.n	800289e <_svfiprintf_r+0x1d2>
 80026fa:	2340      	movs	r3, #64	; 0x40
 80026fc:	616b      	str	r3, [r5, #20]
 80026fe:	2300      	movs	r3, #0
 8002700:	9309      	str	r3, [sp, #36]	; 0x24
 8002702:	2320      	movs	r3, #32
 8002704:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002708:	2330      	movs	r3, #48	; 0x30
 800270a:	f04f 0901 	mov.w	r9, #1
 800270e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002712:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80028b8 <_svfiprintf_r+0x1ec>
 8002716:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800271a:	4623      	mov	r3, r4
 800271c:	469a      	mov	sl, r3
 800271e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002722:	b10a      	cbz	r2, 8002728 <_svfiprintf_r+0x5c>
 8002724:	2a25      	cmp	r2, #37	; 0x25
 8002726:	d1f9      	bne.n	800271c <_svfiprintf_r+0x50>
 8002728:	ebba 0b04 	subs.w	fp, sl, r4
 800272c:	d00b      	beq.n	8002746 <_svfiprintf_r+0x7a>
 800272e:	465b      	mov	r3, fp
 8002730:	4622      	mov	r2, r4
 8002732:	4629      	mov	r1, r5
 8002734:	4638      	mov	r0, r7
 8002736:	f7ff ff6d 	bl	8002614 <__ssputs_r>
 800273a:	3001      	adds	r0, #1
 800273c:	f000 80aa 	beq.w	8002894 <_svfiprintf_r+0x1c8>
 8002740:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002742:	445a      	add	r2, fp
 8002744:	9209      	str	r2, [sp, #36]	; 0x24
 8002746:	f89a 3000 	ldrb.w	r3, [sl]
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 80a2 	beq.w	8002894 <_svfiprintf_r+0x1c8>
 8002750:	2300      	movs	r3, #0
 8002752:	f04f 32ff 	mov.w	r2, #4294967295
 8002756:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800275a:	f10a 0a01 	add.w	sl, sl, #1
 800275e:	9304      	str	r3, [sp, #16]
 8002760:	9307      	str	r3, [sp, #28]
 8002762:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002766:	931a      	str	r3, [sp, #104]	; 0x68
 8002768:	4654      	mov	r4, sl
 800276a:	2205      	movs	r2, #5
 800276c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002770:	4851      	ldr	r0, [pc, #324]	; (80028b8 <_svfiprintf_r+0x1ec>)
 8002772:	f000 fa41 	bl	8002bf8 <memchr>
 8002776:	9a04      	ldr	r2, [sp, #16]
 8002778:	b9d8      	cbnz	r0, 80027b2 <_svfiprintf_r+0xe6>
 800277a:	06d0      	lsls	r0, r2, #27
 800277c:	bf44      	itt	mi
 800277e:	2320      	movmi	r3, #32
 8002780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002784:	0711      	lsls	r1, r2, #28
 8002786:	bf44      	itt	mi
 8002788:	232b      	movmi	r3, #43	; 0x2b
 800278a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800278e:	f89a 3000 	ldrb.w	r3, [sl]
 8002792:	2b2a      	cmp	r3, #42	; 0x2a
 8002794:	d015      	beq.n	80027c2 <_svfiprintf_r+0xf6>
 8002796:	4654      	mov	r4, sl
 8002798:	2000      	movs	r0, #0
 800279a:	f04f 0c0a 	mov.w	ip, #10
 800279e:	9a07      	ldr	r2, [sp, #28]
 80027a0:	4621      	mov	r1, r4
 80027a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027a6:	3b30      	subs	r3, #48	; 0x30
 80027a8:	2b09      	cmp	r3, #9
 80027aa:	d94e      	bls.n	800284a <_svfiprintf_r+0x17e>
 80027ac:	b1b0      	cbz	r0, 80027dc <_svfiprintf_r+0x110>
 80027ae:	9207      	str	r2, [sp, #28]
 80027b0:	e014      	b.n	80027dc <_svfiprintf_r+0x110>
 80027b2:	eba0 0308 	sub.w	r3, r0, r8
 80027b6:	fa09 f303 	lsl.w	r3, r9, r3
 80027ba:	4313      	orrs	r3, r2
 80027bc:	46a2      	mov	sl, r4
 80027be:	9304      	str	r3, [sp, #16]
 80027c0:	e7d2      	b.n	8002768 <_svfiprintf_r+0x9c>
 80027c2:	9b03      	ldr	r3, [sp, #12]
 80027c4:	1d19      	adds	r1, r3, #4
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	9103      	str	r1, [sp, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	bfbb      	ittet	lt
 80027ce:	425b      	neglt	r3, r3
 80027d0:	f042 0202 	orrlt.w	r2, r2, #2
 80027d4:	9307      	strge	r3, [sp, #28]
 80027d6:	9307      	strlt	r3, [sp, #28]
 80027d8:	bfb8      	it	lt
 80027da:	9204      	strlt	r2, [sp, #16]
 80027dc:	7823      	ldrb	r3, [r4, #0]
 80027de:	2b2e      	cmp	r3, #46	; 0x2e
 80027e0:	d10c      	bne.n	80027fc <_svfiprintf_r+0x130>
 80027e2:	7863      	ldrb	r3, [r4, #1]
 80027e4:	2b2a      	cmp	r3, #42	; 0x2a
 80027e6:	d135      	bne.n	8002854 <_svfiprintf_r+0x188>
 80027e8:	9b03      	ldr	r3, [sp, #12]
 80027ea:	3402      	adds	r4, #2
 80027ec:	1d1a      	adds	r2, r3, #4
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	9203      	str	r2, [sp, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	bfb8      	it	lt
 80027f6:	f04f 33ff 	movlt.w	r3, #4294967295
 80027fa:	9305      	str	r3, [sp, #20]
 80027fc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80028bc <_svfiprintf_r+0x1f0>
 8002800:	2203      	movs	r2, #3
 8002802:	4650      	mov	r0, sl
 8002804:	7821      	ldrb	r1, [r4, #0]
 8002806:	f000 f9f7 	bl	8002bf8 <memchr>
 800280a:	b140      	cbz	r0, 800281e <_svfiprintf_r+0x152>
 800280c:	2340      	movs	r3, #64	; 0x40
 800280e:	eba0 000a 	sub.w	r0, r0, sl
 8002812:	fa03 f000 	lsl.w	r0, r3, r0
 8002816:	9b04      	ldr	r3, [sp, #16]
 8002818:	3401      	adds	r4, #1
 800281a:	4303      	orrs	r3, r0
 800281c:	9304      	str	r3, [sp, #16]
 800281e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002822:	2206      	movs	r2, #6
 8002824:	4826      	ldr	r0, [pc, #152]	; (80028c0 <_svfiprintf_r+0x1f4>)
 8002826:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800282a:	f000 f9e5 	bl	8002bf8 <memchr>
 800282e:	2800      	cmp	r0, #0
 8002830:	d038      	beq.n	80028a4 <_svfiprintf_r+0x1d8>
 8002832:	4b24      	ldr	r3, [pc, #144]	; (80028c4 <_svfiprintf_r+0x1f8>)
 8002834:	bb1b      	cbnz	r3, 800287e <_svfiprintf_r+0x1b2>
 8002836:	9b03      	ldr	r3, [sp, #12]
 8002838:	3307      	adds	r3, #7
 800283a:	f023 0307 	bic.w	r3, r3, #7
 800283e:	3308      	adds	r3, #8
 8002840:	9303      	str	r3, [sp, #12]
 8002842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002844:	4433      	add	r3, r6
 8002846:	9309      	str	r3, [sp, #36]	; 0x24
 8002848:	e767      	b.n	800271a <_svfiprintf_r+0x4e>
 800284a:	460c      	mov	r4, r1
 800284c:	2001      	movs	r0, #1
 800284e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002852:	e7a5      	b.n	80027a0 <_svfiprintf_r+0xd4>
 8002854:	2300      	movs	r3, #0
 8002856:	f04f 0c0a 	mov.w	ip, #10
 800285a:	4619      	mov	r1, r3
 800285c:	3401      	adds	r4, #1
 800285e:	9305      	str	r3, [sp, #20]
 8002860:	4620      	mov	r0, r4
 8002862:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002866:	3a30      	subs	r2, #48	; 0x30
 8002868:	2a09      	cmp	r2, #9
 800286a:	d903      	bls.n	8002874 <_svfiprintf_r+0x1a8>
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0c5      	beq.n	80027fc <_svfiprintf_r+0x130>
 8002870:	9105      	str	r1, [sp, #20]
 8002872:	e7c3      	b.n	80027fc <_svfiprintf_r+0x130>
 8002874:	4604      	mov	r4, r0
 8002876:	2301      	movs	r3, #1
 8002878:	fb0c 2101 	mla	r1, ip, r1, r2
 800287c:	e7f0      	b.n	8002860 <_svfiprintf_r+0x194>
 800287e:	ab03      	add	r3, sp, #12
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	462a      	mov	r2, r5
 8002884:	4638      	mov	r0, r7
 8002886:	4b10      	ldr	r3, [pc, #64]	; (80028c8 <_svfiprintf_r+0x1fc>)
 8002888:	a904      	add	r1, sp, #16
 800288a:	f3af 8000 	nop.w
 800288e:	1c42      	adds	r2, r0, #1
 8002890:	4606      	mov	r6, r0
 8002892:	d1d6      	bne.n	8002842 <_svfiprintf_r+0x176>
 8002894:	89ab      	ldrh	r3, [r5, #12]
 8002896:	065b      	lsls	r3, r3, #25
 8002898:	f53f af2c 	bmi.w	80026f4 <_svfiprintf_r+0x28>
 800289c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800289e:	b01d      	add	sp, #116	; 0x74
 80028a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028a4:	ab03      	add	r3, sp, #12
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	462a      	mov	r2, r5
 80028aa:	4638      	mov	r0, r7
 80028ac:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <_svfiprintf_r+0x1fc>)
 80028ae:	a904      	add	r1, sp, #16
 80028b0:	f000 f87c 	bl	80029ac <_printf_i>
 80028b4:	e7eb      	b.n	800288e <_svfiprintf_r+0x1c2>
 80028b6:	bf00      	nop
 80028b8:	08002f0c 	.word	0x08002f0c
 80028bc:	08002f12 	.word	0x08002f12
 80028c0:	08002f16 	.word	0x08002f16
 80028c4:	00000000 	.word	0x00000000
 80028c8:	08002615 	.word	0x08002615

080028cc <_printf_common>:
 80028cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028d0:	4616      	mov	r6, r2
 80028d2:	4699      	mov	r9, r3
 80028d4:	688a      	ldr	r2, [r1, #8]
 80028d6:	690b      	ldr	r3, [r1, #16]
 80028d8:	4607      	mov	r7, r0
 80028da:	4293      	cmp	r3, r2
 80028dc:	bfb8      	it	lt
 80028de:	4613      	movlt	r3, r2
 80028e0:	6033      	str	r3, [r6, #0]
 80028e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028e6:	460c      	mov	r4, r1
 80028e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028ec:	b10a      	cbz	r2, 80028f2 <_printf_common+0x26>
 80028ee:	3301      	adds	r3, #1
 80028f0:	6033      	str	r3, [r6, #0]
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	0699      	lsls	r1, r3, #26
 80028f6:	bf42      	ittt	mi
 80028f8:	6833      	ldrmi	r3, [r6, #0]
 80028fa:	3302      	addmi	r3, #2
 80028fc:	6033      	strmi	r3, [r6, #0]
 80028fe:	6825      	ldr	r5, [r4, #0]
 8002900:	f015 0506 	ands.w	r5, r5, #6
 8002904:	d106      	bne.n	8002914 <_printf_common+0x48>
 8002906:	f104 0a19 	add.w	sl, r4, #25
 800290a:	68e3      	ldr	r3, [r4, #12]
 800290c:	6832      	ldr	r2, [r6, #0]
 800290e:	1a9b      	subs	r3, r3, r2
 8002910:	42ab      	cmp	r3, r5
 8002912:	dc28      	bgt.n	8002966 <_printf_common+0x9a>
 8002914:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002918:	1e13      	subs	r3, r2, #0
 800291a:	6822      	ldr	r2, [r4, #0]
 800291c:	bf18      	it	ne
 800291e:	2301      	movne	r3, #1
 8002920:	0692      	lsls	r2, r2, #26
 8002922:	d42d      	bmi.n	8002980 <_printf_common+0xb4>
 8002924:	4649      	mov	r1, r9
 8002926:	4638      	mov	r0, r7
 8002928:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800292c:	47c0      	blx	r8
 800292e:	3001      	adds	r0, #1
 8002930:	d020      	beq.n	8002974 <_printf_common+0xa8>
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	68e5      	ldr	r5, [r4, #12]
 8002936:	f003 0306 	and.w	r3, r3, #6
 800293a:	2b04      	cmp	r3, #4
 800293c:	bf18      	it	ne
 800293e:	2500      	movne	r5, #0
 8002940:	6832      	ldr	r2, [r6, #0]
 8002942:	f04f 0600 	mov.w	r6, #0
 8002946:	68a3      	ldr	r3, [r4, #8]
 8002948:	bf08      	it	eq
 800294a:	1aad      	subeq	r5, r5, r2
 800294c:	6922      	ldr	r2, [r4, #16]
 800294e:	bf08      	it	eq
 8002950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002954:	4293      	cmp	r3, r2
 8002956:	bfc4      	itt	gt
 8002958:	1a9b      	subgt	r3, r3, r2
 800295a:	18ed      	addgt	r5, r5, r3
 800295c:	341a      	adds	r4, #26
 800295e:	42b5      	cmp	r5, r6
 8002960:	d11a      	bne.n	8002998 <_printf_common+0xcc>
 8002962:	2000      	movs	r0, #0
 8002964:	e008      	b.n	8002978 <_printf_common+0xac>
 8002966:	2301      	movs	r3, #1
 8002968:	4652      	mov	r2, sl
 800296a:	4649      	mov	r1, r9
 800296c:	4638      	mov	r0, r7
 800296e:	47c0      	blx	r8
 8002970:	3001      	adds	r0, #1
 8002972:	d103      	bne.n	800297c <_printf_common+0xb0>
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800297c:	3501      	adds	r5, #1
 800297e:	e7c4      	b.n	800290a <_printf_common+0x3e>
 8002980:	2030      	movs	r0, #48	; 0x30
 8002982:	18e1      	adds	r1, r4, r3
 8002984:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800298e:	4422      	add	r2, r4
 8002990:	3302      	adds	r3, #2
 8002992:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002996:	e7c5      	b.n	8002924 <_printf_common+0x58>
 8002998:	2301      	movs	r3, #1
 800299a:	4622      	mov	r2, r4
 800299c:	4649      	mov	r1, r9
 800299e:	4638      	mov	r0, r7
 80029a0:	47c0      	blx	r8
 80029a2:	3001      	adds	r0, #1
 80029a4:	d0e6      	beq.n	8002974 <_printf_common+0xa8>
 80029a6:	3601      	adds	r6, #1
 80029a8:	e7d9      	b.n	800295e <_printf_common+0x92>
	...

080029ac <_printf_i>:
 80029ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029b0:	7e0f      	ldrb	r7, [r1, #24]
 80029b2:	4691      	mov	r9, r2
 80029b4:	2f78      	cmp	r7, #120	; 0x78
 80029b6:	4680      	mov	r8, r0
 80029b8:	460c      	mov	r4, r1
 80029ba:	469a      	mov	sl, r3
 80029bc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80029be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80029c2:	d807      	bhi.n	80029d4 <_printf_i+0x28>
 80029c4:	2f62      	cmp	r7, #98	; 0x62
 80029c6:	d80a      	bhi.n	80029de <_printf_i+0x32>
 80029c8:	2f00      	cmp	r7, #0
 80029ca:	f000 80d9 	beq.w	8002b80 <_printf_i+0x1d4>
 80029ce:	2f58      	cmp	r7, #88	; 0x58
 80029d0:	f000 80a4 	beq.w	8002b1c <_printf_i+0x170>
 80029d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029dc:	e03a      	b.n	8002a54 <_printf_i+0xa8>
 80029de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029e2:	2b15      	cmp	r3, #21
 80029e4:	d8f6      	bhi.n	80029d4 <_printf_i+0x28>
 80029e6:	a101      	add	r1, pc, #4	; (adr r1, 80029ec <_printf_i+0x40>)
 80029e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029ec:	08002a45 	.word	0x08002a45
 80029f0:	08002a59 	.word	0x08002a59
 80029f4:	080029d5 	.word	0x080029d5
 80029f8:	080029d5 	.word	0x080029d5
 80029fc:	080029d5 	.word	0x080029d5
 8002a00:	080029d5 	.word	0x080029d5
 8002a04:	08002a59 	.word	0x08002a59
 8002a08:	080029d5 	.word	0x080029d5
 8002a0c:	080029d5 	.word	0x080029d5
 8002a10:	080029d5 	.word	0x080029d5
 8002a14:	080029d5 	.word	0x080029d5
 8002a18:	08002b67 	.word	0x08002b67
 8002a1c:	08002a89 	.word	0x08002a89
 8002a20:	08002b49 	.word	0x08002b49
 8002a24:	080029d5 	.word	0x080029d5
 8002a28:	080029d5 	.word	0x080029d5
 8002a2c:	08002b89 	.word	0x08002b89
 8002a30:	080029d5 	.word	0x080029d5
 8002a34:	08002a89 	.word	0x08002a89
 8002a38:	080029d5 	.word	0x080029d5
 8002a3c:	080029d5 	.word	0x080029d5
 8002a40:	08002b51 	.word	0x08002b51
 8002a44:	682b      	ldr	r3, [r5, #0]
 8002a46:	1d1a      	adds	r2, r3, #4
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	602a      	str	r2, [r5, #0]
 8002a4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0a4      	b.n	8002ba2 <_printf_i+0x1f6>
 8002a58:	6820      	ldr	r0, [r4, #0]
 8002a5a:	6829      	ldr	r1, [r5, #0]
 8002a5c:	0606      	lsls	r6, r0, #24
 8002a5e:	f101 0304 	add.w	r3, r1, #4
 8002a62:	d50a      	bpl.n	8002a7a <_printf_i+0xce>
 8002a64:	680e      	ldr	r6, [r1, #0]
 8002a66:	602b      	str	r3, [r5, #0]
 8002a68:	2e00      	cmp	r6, #0
 8002a6a:	da03      	bge.n	8002a74 <_printf_i+0xc8>
 8002a6c:	232d      	movs	r3, #45	; 0x2d
 8002a6e:	4276      	negs	r6, r6
 8002a70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a74:	230a      	movs	r3, #10
 8002a76:	485e      	ldr	r0, [pc, #376]	; (8002bf0 <_printf_i+0x244>)
 8002a78:	e019      	b.n	8002aae <_printf_i+0x102>
 8002a7a:	680e      	ldr	r6, [r1, #0]
 8002a7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a80:	602b      	str	r3, [r5, #0]
 8002a82:	bf18      	it	ne
 8002a84:	b236      	sxthne	r6, r6
 8002a86:	e7ef      	b.n	8002a68 <_printf_i+0xbc>
 8002a88:	682b      	ldr	r3, [r5, #0]
 8002a8a:	6820      	ldr	r0, [r4, #0]
 8002a8c:	1d19      	adds	r1, r3, #4
 8002a8e:	6029      	str	r1, [r5, #0]
 8002a90:	0601      	lsls	r1, r0, #24
 8002a92:	d501      	bpl.n	8002a98 <_printf_i+0xec>
 8002a94:	681e      	ldr	r6, [r3, #0]
 8002a96:	e002      	b.n	8002a9e <_printf_i+0xf2>
 8002a98:	0646      	lsls	r6, r0, #25
 8002a9a:	d5fb      	bpl.n	8002a94 <_printf_i+0xe8>
 8002a9c:	881e      	ldrh	r6, [r3, #0]
 8002a9e:	2f6f      	cmp	r7, #111	; 0x6f
 8002aa0:	bf0c      	ite	eq
 8002aa2:	2308      	moveq	r3, #8
 8002aa4:	230a      	movne	r3, #10
 8002aa6:	4852      	ldr	r0, [pc, #328]	; (8002bf0 <_printf_i+0x244>)
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002aae:	6865      	ldr	r5, [r4, #4]
 8002ab0:	2d00      	cmp	r5, #0
 8002ab2:	bfa8      	it	ge
 8002ab4:	6821      	ldrge	r1, [r4, #0]
 8002ab6:	60a5      	str	r5, [r4, #8]
 8002ab8:	bfa4      	itt	ge
 8002aba:	f021 0104 	bicge.w	r1, r1, #4
 8002abe:	6021      	strge	r1, [r4, #0]
 8002ac0:	b90e      	cbnz	r6, 8002ac6 <_printf_i+0x11a>
 8002ac2:	2d00      	cmp	r5, #0
 8002ac4:	d04d      	beq.n	8002b62 <_printf_i+0x1b6>
 8002ac6:	4615      	mov	r5, r2
 8002ac8:	fbb6 f1f3 	udiv	r1, r6, r3
 8002acc:	fb03 6711 	mls	r7, r3, r1, r6
 8002ad0:	5dc7      	ldrb	r7, [r0, r7]
 8002ad2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002ad6:	4637      	mov	r7, r6
 8002ad8:	42bb      	cmp	r3, r7
 8002ada:	460e      	mov	r6, r1
 8002adc:	d9f4      	bls.n	8002ac8 <_printf_i+0x11c>
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d10b      	bne.n	8002afa <_printf_i+0x14e>
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	07de      	lsls	r6, r3, #31
 8002ae6:	d508      	bpl.n	8002afa <_printf_i+0x14e>
 8002ae8:	6923      	ldr	r3, [r4, #16]
 8002aea:	6861      	ldr	r1, [r4, #4]
 8002aec:	4299      	cmp	r1, r3
 8002aee:	bfde      	ittt	le
 8002af0:	2330      	movle	r3, #48	; 0x30
 8002af2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002af6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002afa:	1b52      	subs	r2, r2, r5
 8002afc:	6122      	str	r2, [r4, #16]
 8002afe:	464b      	mov	r3, r9
 8002b00:	4621      	mov	r1, r4
 8002b02:	4640      	mov	r0, r8
 8002b04:	f8cd a000 	str.w	sl, [sp]
 8002b08:	aa03      	add	r2, sp, #12
 8002b0a:	f7ff fedf 	bl	80028cc <_printf_common>
 8002b0e:	3001      	adds	r0, #1
 8002b10:	d14c      	bne.n	8002bac <_printf_i+0x200>
 8002b12:	f04f 30ff 	mov.w	r0, #4294967295
 8002b16:	b004      	add	sp, #16
 8002b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b1c:	4834      	ldr	r0, [pc, #208]	; (8002bf0 <_printf_i+0x244>)
 8002b1e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b22:	6829      	ldr	r1, [r5, #0]
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b2a:	6029      	str	r1, [r5, #0]
 8002b2c:	061d      	lsls	r5, r3, #24
 8002b2e:	d514      	bpl.n	8002b5a <_printf_i+0x1ae>
 8002b30:	07df      	lsls	r7, r3, #31
 8002b32:	bf44      	itt	mi
 8002b34:	f043 0320 	orrmi.w	r3, r3, #32
 8002b38:	6023      	strmi	r3, [r4, #0]
 8002b3a:	b91e      	cbnz	r6, 8002b44 <_printf_i+0x198>
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	f023 0320 	bic.w	r3, r3, #32
 8002b42:	6023      	str	r3, [r4, #0]
 8002b44:	2310      	movs	r3, #16
 8002b46:	e7af      	b.n	8002aa8 <_printf_i+0xfc>
 8002b48:	6823      	ldr	r3, [r4, #0]
 8002b4a:	f043 0320 	orr.w	r3, r3, #32
 8002b4e:	6023      	str	r3, [r4, #0]
 8002b50:	2378      	movs	r3, #120	; 0x78
 8002b52:	4828      	ldr	r0, [pc, #160]	; (8002bf4 <_printf_i+0x248>)
 8002b54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b58:	e7e3      	b.n	8002b22 <_printf_i+0x176>
 8002b5a:	0659      	lsls	r1, r3, #25
 8002b5c:	bf48      	it	mi
 8002b5e:	b2b6      	uxthmi	r6, r6
 8002b60:	e7e6      	b.n	8002b30 <_printf_i+0x184>
 8002b62:	4615      	mov	r5, r2
 8002b64:	e7bb      	b.n	8002ade <_printf_i+0x132>
 8002b66:	682b      	ldr	r3, [r5, #0]
 8002b68:	6826      	ldr	r6, [r4, #0]
 8002b6a:	1d18      	adds	r0, r3, #4
 8002b6c:	6961      	ldr	r1, [r4, #20]
 8002b6e:	6028      	str	r0, [r5, #0]
 8002b70:	0635      	lsls	r5, r6, #24
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	d501      	bpl.n	8002b7a <_printf_i+0x1ce>
 8002b76:	6019      	str	r1, [r3, #0]
 8002b78:	e002      	b.n	8002b80 <_printf_i+0x1d4>
 8002b7a:	0670      	lsls	r0, r6, #25
 8002b7c:	d5fb      	bpl.n	8002b76 <_printf_i+0x1ca>
 8002b7e:	8019      	strh	r1, [r3, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	4615      	mov	r5, r2
 8002b84:	6123      	str	r3, [r4, #16]
 8002b86:	e7ba      	b.n	8002afe <_printf_i+0x152>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	1d1a      	adds	r2, r3, #4
 8002b8e:	602a      	str	r2, [r5, #0]
 8002b90:	681d      	ldr	r5, [r3, #0]
 8002b92:	6862      	ldr	r2, [r4, #4]
 8002b94:	4628      	mov	r0, r5
 8002b96:	f000 f82f 	bl	8002bf8 <memchr>
 8002b9a:	b108      	cbz	r0, 8002ba0 <_printf_i+0x1f4>
 8002b9c:	1b40      	subs	r0, r0, r5
 8002b9e:	6060      	str	r0, [r4, #4]
 8002ba0:	6863      	ldr	r3, [r4, #4]
 8002ba2:	6123      	str	r3, [r4, #16]
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002baa:	e7a8      	b.n	8002afe <_printf_i+0x152>
 8002bac:	462a      	mov	r2, r5
 8002bae:	4649      	mov	r1, r9
 8002bb0:	4640      	mov	r0, r8
 8002bb2:	6923      	ldr	r3, [r4, #16]
 8002bb4:	47d0      	blx	sl
 8002bb6:	3001      	adds	r0, #1
 8002bb8:	d0ab      	beq.n	8002b12 <_printf_i+0x166>
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	079b      	lsls	r3, r3, #30
 8002bbe:	d413      	bmi.n	8002be8 <_printf_i+0x23c>
 8002bc0:	68e0      	ldr	r0, [r4, #12]
 8002bc2:	9b03      	ldr	r3, [sp, #12]
 8002bc4:	4298      	cmp	r0, r3
 8002bc6:	bfb8      	it	lt
 8002bc8:	4618      	movlt	r0, r3
 8002bca:	e7a4      	b.n	8002b16 <_printf_i+0x16a>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	4632      	mov	r2, r6
 8002bd0:	4649      	mov	r1, r9
 8002bd2:	4640      	mov	r0, r8
 8002bd4:	47d0      	blx	sl
 8002bd6:	3001      	adds	r0, #1
 8002bd8:	d09b      	beq.n	8002b12 <_printf_i+0x166>
 8002bda:	3501      	adds	r5, #1
 8002bdc:	68e3      	ldr	r3, [r4, #12]
 8002bde:	9903      	ldr	r1, [sp, #12]
 8002be0:	1a5b      	subs	r3, r3, r1
 8002be2:	42ab      	cmp	r3, r5
 8002be4:	dcf2      	bgt.n	8002bcc <_printf_i+0x220>
 8002be6:	e7eb      	b.n	8002bc0 <_printf_i+0x214>
 8002be8:	2500      	movs	r5, #0
 8002bea:	f104 0619 	add.w	r6, r4, #25
 8002bee:	e7f5      	b.n	8002bdc <_printf_i+0x230>
 8002bf0:	08002f1d 	.word	0x08002f1d
 8002bf4:	08002f2e 	.word	0x08002f2e

08002bf8 <memchr>:
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	b510      	push	{r4, lr}
 8002bfc:	b2c9      	uxtb	r1, r1
 8002bfe:	4402      	add	r2, r0
 8002c00:	4293      	cmp	r3, r2
 8002c02:	4618      	mov	r0, r3
 8002c04:	d101      	bne.n	8002c0a <memchr+0x12>
 8002c06:	2000      	movs	r0, #0
 8002c08:	e003      	b.n	8002c12 <memchr+0x1a>
 8002c0a:	7804      	ldrb	r4, [r0, #0]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	428c      	cmp	r4, r1
 8002c10:	d1f6      	bne.n	8002c00 <memchr+0x8>
 8002c12:	bd10      	pop	{r4, pc}

08002c14 <memcpy>:
 8002c14:	440a      	add	r2, r1
 8002c16:	4291      	cmp	r1, r2
 8002c18:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c1c:	d100      	bne.n	8002c20 <memcpy+0xc>
 8002c1e:	4770      	bx	lr
 8002c20:	b510      	push	{r4, lr}
 8002c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c26:	4291      	cmp	r1, r2
 8002c28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c2c:	d1f9      	bne.n	8002c22 <memcpy+0xe>
 8002c2e:	bd10      	pop	{r4, pc}

08002c30 <memmove>:
 8002c30:	4288      	cmp	r0, r1
 8002c32:	b510      	push	{r4, lr}
 8002c34:	eb01 0402 	add.w	r4, r1, r2
 8002c38:	d902      	bls.n	8002c40 <memmove+0x10>
 8002c3a:	4284      	cmp	r4, r0
 8002c3c:	4623      	mov	r3, r4
 8002c3e:	d807      	bhi.n	8002c50 <memmove+0x20>
 8002c40:	1e43      	subs	r3, r0, #1
 8002c42:	42a1      	cmp	r1, r4
 8002c44:	d008      	beq.n	8002c58 <memmove+0x28>
 8002c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c4e:	e7f8      	b.n	8002c42 <memmove+0x12>
 8002c50:	4601      	mov	r1, r0
 8002c52:	4402      	add	r2, r0
 8002c54:	428a      	cmp	r2, r1
 8002c56:	d100      	bne.n	8002c5a <memmove+0x2a>
 8002c58:	bd10      	pop	{r4, pc}
 8002c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c62:	e7f7      	b.n	8002c54 <memmove+0x24>

08002c64 <_free_r>:
 8002c64:	b538      	push	{r3, r4, r5, lr}
 8002c66:	4605      	mov	r5, r0
 8002c68:	2900      	cmp	r1, #0
 8002c6a:	d040      	beq.n	8002cee <_free_r+0x8a>
 8002c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c70:	1f0c      	subs	r4, r1, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	bfb8      	it	lt
 8002c76:	18e4      	addlt	r4, r4, r3
 8002c78:	f000 f910 	bl	8002e9c <__malloc_lock>
 8002c7c:	4a1c      	ldr	r2, [pc, #112]	; (8002cf0 <_free_r+0x8c>)
 8002c7e:	6813      	ldr	r3, [r2, #0]
 8002c80:	b933      	cbnz	r3, 8002c90 <_free_r+0x2c>
 8002c82:	6063      	str	r3, [r4, #4]
 8002c84:	6014      	str	r4, [r2, #0]
 8002c86:	4628      	mov	r0, r5
 8002c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c8c:	f000 b90c 	b.w	8002ea8 <__malloc_unlock>
 8002c90:	42a3      	cmp	r3, r4
 8002c92:	d908      	bls.n	8002ca6 <_free_r+0x42>
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	1821      	adds	r1, r4, r0
 8002c98:	428b      	cmp	r3, r1
 8002c9a:	bf01      	itttt	eq
 8002c9c:	6819      	ldreq	r1, [r3, #0]
 8002c9e:	685b      	ldreq	r3, [r3, #4]
 8002ca0:	1809      	addeq	r1, r1, r0
 8002ca2:	6021      	streq	r1, [r4, #0]
 8002ca4:	e7ed      	b.n	8002c82 <_free_r+0x1e>
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	b10b      	cbz	r3, 8002cb0 <_free_r+0x4c>
 8002cac:	42a3      	cmp	r3, r4
 8002cae:	d9fa      	bls.n	8002ca6 <_free_r+0x42>
 8002cb0:	6811      	ldr	r1, [r2, #0]
 8002cb2:	1850      	adds	r0, r2, r1
 8002cb4:	42a0      	cmp	r0, r4
 8002cb6:	d10b      	bne.n	8002cd0 <_free_r+0x6c>
 8002cb8:	6820      	ldr	r0, [r4, #0]
 8002cba:	4401      	add	r1, r0
 8002cbc:	1850      	adds	r0, r2, r1
 8002cbe:	4283      	cmp	r3, r0
 8002cc0:	6011      	str	r1, [r2, #0]
 8002cc2:	d1e0      	bne.n	8002c86 <_free_r+0x22>
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	4401      	add	r1, r0
 8002cca:	6011      	str	r1, [r2, #0]
 8002ccc:	6053      	str	r3, [r2, #4]
 8002cce:	e7da      	b.n	8002c86 <_free_r+0x22>
 8002cd0:	d902      	bls.n	8002cd8 <_free_r+0x74>
 8002cd2:	230c      	movs	r3, #12
 8002cd4:	602b      	str	r3, [r5, #0]
 8002cd6:	e7d6      	b.n	8002c86 <_free_r+0x22>
 8002cd8:	6820      	ldr	r0, [r4, #0]
 8002cda:	1821      	adds	r1, r4, r0
 8002cdc:	428b      	cmp	r3, r1
 8002cde:	bf01      	itttt	eq
 8002ce0:	6819      	ldreq	r1, [r3, #0]
 8002ce2:	685b      	ldreq	r3, [r3, #4]
 8002ce4:	1809      	addeq	r1, r1, r0
 8002ce6:	6021      	streq	r1, [r4, #0]
 8002ce8:	6063      	str	r3, [r4, #4]
 8002cea:	6054      	str	r4, [r2, #4]
 8002cec:	e7cb      	b.n	8002c86 <_free_r+0x22>
 8002cee:	bd38      	pop	{r3, r4, r5, pc}
 8002cf0:	20000174 	.word	0x20000174

08002cf4 <sbrk_aligned>:
 8002cf4:	b570      	push	{r4, r5, r6, lr}
 8002cf6:	4e0e      	ldr	r6, [pc, #56]	; (8002d30 <sbrk_aligned+0x3c>)
 8002cf8:	460c      	mov	r4, r1
 8002cfa:	6831      	ldr	r1, [r6, #0]
 8002cfc:	4605      	mov	r5, r0
 8002cfe:	b911      	cbnz	r1, 8002d06 <sbrk_aligned+0x12>
 8002d00:	f000 f8bc 	bl	8002e7c <_sbrk_r>
 8002d04:	6030      	str	r0, [r6, #0]
 8002d06:	4621      	mov	r1, r4
 8002d08:	4628      	mov	r0, r5
 8002d0a:	f000 f8b7 	bl	8002e7c <_sbrk_r>
 8002d0e:	1c43      	adds	r3, r0, #1
 8002d10:	d00a      	beq.n	8002d28 <sbrk_aligned+0x34>
 8002d12:	1cc4      	adds	r4, r0, #3
 8002d14:	f024 0403 	bic.w	r4, r4, #3
 8002d18:	42a0      	cmp	r0, r4
 8002d1a:	d007      	beq.n	8002d2c <sbrk_aligned+0x38>
 8002d1c:	1a21      	subs	r1, r4, r0
 8002d1e:	4628      	mov	r0, r5
 8002d20:	f000 f8ac 	bl	8002e7c <_sbrk_r>
 8002d24:	3001      	adds	r0, #1
 8002d26:	d101      	bne.n	8002d2c <sbrk_aligned+0x38>
 8002d28:	f04f 34ff 	mov.w	r4, #4294967295
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	bd70      	pop	{r4, r5, r6, pc}
 8002d30:	20000178 	.word	0x20000178

08002d34 <_malloc_r>:
 8002d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d38:	1ccd      	adds	r5, r1, #3
 8002d3a:	f025 0503 	bic.w	r5, r5, #3
 8002d3e:	3508      	adds	r5, #8
 8002d40:	2d0c      	cmp	r5, #12
 8002d42:	bf38      	it	cc
 8002d44:	250c      	movcc	r5, #12
 8002d46:	2d00      	cmp	r5, #0
 8002d48:	4607      	mov	r7, r0
 8002d4a:	db01      	blt.n	8002d50 <_malloc_r+0x1c>
 8002d4c:	42a9      	cmp	r1, r5
 8002d4e:	d905      	bls.n	8002d5c <_malloc_r+0x28>
 8002d50:	230c      	movs	r3, #12
 8002d52:	2600      	movs	r6, #0
 8002d54:	603b      	str	r3, [r7, #0]
 8002d56:	4630      	mov	r0, r6
 8002d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d5c:	4e2e      	ldr	r6, [pc, #184]	; (8002e18 <_malloc_r+0xe4>)
 8002d5e:	f000 f89d 	bl	8002e9c <__malloc_lock>
 8002d62:	6833      	ldr	r3, [r6, #0]
 8002d64:	461c      	mov	r4, r3
 8002d66:	bb34      	cbnz	r4, 8002db6 <_malloc_r+0x82>
 8002d68:	4629      	mov	r1, r5
 8002d6a:	4638      	mov	r0, r7
 8002d6c:	f7ff ffc2 	bl	8002cf4 <sbrk_aligned>
 8002d70:	1c43      	adds	r3, r0, #1
 8002d72:	4604      	mov	r4, r0
 8002d74:	d14d      	bne.n	8002e12 <_malloc_r+0xde>
 8002d76:	6834      	ldr	r4, [r6, #0]
 8002d78:	4626      	mov	r6, r4
 8002d7a:	2e00      	cmp	r6, #0
 8002d7c:	d140      	bne.n	8002e00 <_malloc_r+0xcc>
 8002d7e:	6823      	ldr	r3, [r4, #0]
 8002d80:	4631      	mov	r1, r6
 8002d82:	4638      	mov	r0, r7
 8002d84:	eb04 0803 	add.w	r8, r4, r3
 8002d88:	f000 f878 	bl	8002e7c <_sbrk_r>
 8002d8c:	4580      	cmp	r8, r0
 8002d8e:	d13a      	bne.n	8002e06 <_malloc_r+0xd2>
 8002d90:	6821      	ldr	r1, [r4, #0]
 8002d92:	3503      	adds	r5, #3
 8002d94:	1a6d      	subs	r5, r5, r1
 8002d96:	f025 0503 	bic.w	r5, r5, #3
 8002d9a:	3508      	adds	r5, #8
 8002d9c:	2d0c      	cmp	r5, #12
 8002d9e:	bf38      	it	cc
 8002da0:	250c      	movcc	r5, #12
 8002da2:	4638      	mov	r0, r7
 8002da4:	4629      	mov	r1, r5
 8002da6:	f7ff ffa5 	bl	8002cf4 <sbrk_aligned>
 8002daa:	3001      	adds	r0, #1
 8002dac:	d02b      	beq.n	8002e06 <_malloc_r+0xd2>
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	442b      	add	r3, r5
 8002db2:	6023      	str	r3, [r4, #0]
 8002db4:	e00e      	b.n	8002dd4 <_malloc_r+0xa0>
 8002db6:	6822      	ldr	r2, [r4, #0]
 8002db8:	1b52      	subs	r2, r2, r5
 8002dba:	d41e      	bmi.n	8002dfa <_malloc_r+0xc6>
 8002dbc:	2a0b      	cmp	r2, #11
 8002dbe:	d916      	bls.n	8002dee <_malloc_r+0xba>
 8002dc0:	1961      	adds	r1, r4, r5
 8002dc2:	42a3      	cmp	r3, r4
 8002dc4:	6025      	str	r5, [r4, #0]
 8002dc6:	bf18      	it	ne
 8002dc8:	6059      	strne	r1, [r3, #4]
 8002dca:	6863      	ldr	r3, [r4, #4]
 8002dcc:	bf08      	it	eq
 8002dce:	6031      	streq	r1, [r6, #0]
 8002dd0:	5162      	str	r2, [r4, r5]
 8002dd2:	604b      	str	r3, [r1, #4]
 8002dd4:	4638      	mov	r0, r7
 8002dd6:	f104 060b 	add.w	r6, r4, #11
 8002dda:	f000 f865 	bl	8002ea8 <__malloc_unlock>
 8002dde:	f026 0607 	bic.w	r6, r6, #7
 8002de2:	1d23      	adds	r3, r4, #4
 8002de4:	1af2      	subs	r2, r6, r3
 8002de6:	d0b6      	beq.n	8002d56 <_malloc_r+0x22>
 8002de8:	1b9b      	subs	r3, r3, r6
 8002dea:	50a3      	str	r3, [r4, r2]
 8002dec:	e7b3      	b.n	8002d56 <_malloc_r+0x22>
 8002dee:	6862      	ldr	r2, [r4, #4]
 8002df0:	42a3      	cmp	r3, r4
 8002df2:	bf0c      	ite	eq
 8002df4:	6032      	streq	r2, [r6, #0]
 8002df6:	605a      	strne	r2, [r3, #4]
 8002df8:	e7ec      	b.n	8002dd4 <_malloc_r+0xa0>
 8002dfa:	4623      	mov	r3, r4
 8002dfc:	6864      	ldr	r4, [r4, #4]
 8002dfe:	e7b2      	b.n	8002d66 <_malloc_r+0x32>
 8002e00:	4634      	mov	r4, r6
 8002e02:	6876      	ldr	r6, [r6, #4]
 8002e04:	e7b9      	b.n	8002d7a <_malloc_r+0x46>
 8002e06:	230c      	movs	r3, #12
 8002e08:	4638      	mov	r0, r7
 8002e0a:	603b      	str	r3, [r7, #0]
 8002e0c:	f000 f84c 	bl	8002ea8 <__malloc_unlock>
 8002e10:	e7a1      	b.n	8002d56 <_malloc_r+0x22>
 8002e12:	6025      	str	r5, [r4, #0]
 8002e14:	e7de      	b.n	8002dd4 <_malloc_r+0xa0>
 8002e16:	bf00      	nop
 8002e18:	20000174 	.word	0x20000174

08002e1c <_realloc_r>:
 8002e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e20:	4680      	mov	r8, r0
 8002e22:	4614      	mov	r4, r2
 8002e24:	460e      	mov	r6, r1
 8002e26:	b921      	cbnz	r1, 8002e32 <_realloc_r+0x16>
 8002e28:	4611      	mov	r1, r2
 8002e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e2e:	f7ff bf81 	b.w	8002d34 <_malloc_r>
 8002e32:	b92a      	cbnz	r2, 8002e40 <_realloc_r+0x24>
 8002e34:	f7ff ff16 	bl	8002c64 <_free_r>
 8002e38:	4625      	mov	r5, r4
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e40:	f000 f838 	bl	8002eb4 <_malloc_usable_size_r>
 8002e44:	4284      	cmp	r4, r0
 8002e46:	4607      	mov	r7, r0
 8002e48:	d802      	bhi.n	8002e50 <_realloc_r+0x34>
 8002e4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002e4e:	d812      	bhi.n	8002e76 <_realloc_r+0x5a>
 8002e50:	4621      	mov	r1, r4
 8002e52:	4640      	mov	r0, r8
 8002e54:	f7ff ff6e 	bl	8002d34 <_malloc_r>
 8002e58:	4605      	mov	r5, r0
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d0ed      	beq.n	8002e3a <_realloc_r+0x1e>
 8002e5e:	42bc      	cmp	r4, r7
 8002e60:	4622      	mov	r2, r4
 8002e62:	4631      	mov	r1, r6
 8002e64:	bf28      	it	cs
 8002e66:	463a      	movcs	r2, r7
 8002e68:	f7ff fed4 	bl	8002c14 <memcpy>
 8002e6c:	4631      	mov	r1, r6
 8002e6e:	4640      	mov	r0, r8
 8002e70:	f7ff fef8 	bl	8002c64 <_free_r>
 8002e74:	e7e1      	b.n	8002e3a <_realloc_r+0x1e>
 8002e76:	4635      	mov	r5, r6
 8002e78:	e7df      	b.n	8002e3a <_realloc_r+0x1e>
	...

08002e7c <_sbrk_r>:
 8002e7c:	b538      	push	{r3, r4, r5, lr}
 8002e7e:	2300      	movs	r3, #0
 8002e80:	4d05      	ldr	r5, [pc, #20]	; (8002e98 <_sbrk_r+0x1c>)
 8002e82:	4604      	mov	r4, r0
 8002e84:	4608      	mov	r0, r1
 8002e86:	602b      	str	r3, [r5, #0]
 8002e88:	f7fd fbea 	bl	8000660 <_sbrk>
 8002e8c:	1c43      	adds	r3, r0, #1
 8002e8e:	d102      	bne.n	8002e96 <_sbrk_r+0x1a>
 8002e90:	682b      	ldr	r3, [r5, #0]
 8002e92:	b103      	cbz	r3, 8002e96 <_sbrk_r+0x1a>
 8002e94:	6023      	str	r3, [r4, #0]
 8002e96:	bd38      	pop	{r3, r4, r5, pc}
 8002e98:	2000017c 	.word	0x2000017c

08002e9c <__malloc_lock>:
 8002e9c:	4801      	ldr	r0, [pc, #4]	; (8002ea4 <__malloc_lock+0x8>)
 8002e9e:	f000 b811 	b.w	8002ec4 <__retarget_lock_acquire_recursive>
 8002ea2:	bf00      	nop
 8002ea4:	20000180 	.word	0x20000180

08002ea8 <__malloc_unlock>:
 8002ea8:	4801      	ldr	r0, [pc, #4]	; (8002eb0 <__malloc_unlock+0x8>)
 8002eaa:	f000 b80c 	b.w	8002ec6 <__retarget_lock_release_recursive>
 8002eae:	bf00      	nop
 8002eb0:	20000180 	.word	0x20000180

08002eb4 <_malloc_usable_size_r>:
 8002eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eb8:	1f18      	subs	r0, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	bfbc      	itt	lt
 8002ebe:	580b      	ldrlt	r3, [r1, r0]
 8002ec0:	18c0      	addlt	r0, r0, r3
 8002ec2:	4770      	bx	lr

08002ec4 <__retarget_lock_acquire_recursive>:
 8002ec4:	4770      	bx	lr

08002ec6 <__retarget_lock_release_recursive>:
 8002ec6:	4770      	bx	lr

08002ec8 <_init>:
 8002ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eca:	bf00      	nop
 8002ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ece:	bc08      	pop	{r3}
 8002ed0:	469e      	mov	lr, r3
 8002ed2:	4770      	bx	lr

08002ed4 <_fini>:
 8002ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed6:	bf00      	nop
 8002ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eda:	bc08      	pop	{r3}
 8002edc:	469e      	mov	lr, r3
 8002ede:	4770      	bx	lr
