// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
// Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Tue May  5 08:44:40 2020
// ----------------------------------------------------------------------------
`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 12
`define MEMORY_CONTROLLER_TAG_SIZE 9
// This directory contains the memory initialization files generated by LegUp.
// This relative path is used by ModelSim and FPGA synthesis tool.
`define MEM_INIT_DIR "../mem_init/"
// @main.opcX1 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
`define TAG_g_main_opcX1 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcX1_a {`TAG_g_main_opcX1, 23'd0}
// @main.opcX2 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
`define TAG_g_main_opcX2 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcX2_a {`TAG_g_main_opcX2, 23'd0}
// @main.opcX3 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32...
`define TAG_g_main_opcX3 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcX3_a {`TAG_g_main_opcX3, 23'd0}
// @main.opcY0 = private unnamed_addr constant [62 x i32] [i32 0, i32 1, i32 0, i32 -1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY0 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcY0_a {`TAG_g_main_opcY0, 23'd0}
// @main.opcY1 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY1 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcY1_a {`TAG_g_main_opcY1, 23'd0}
// @main.opcY2 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY2 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcY2_a {`TAG_g_main_opcY2, 23'd0}
// @main.opcY3 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 0, i32 -1, i32 1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY3 `MEMORY_CONTROLLER_TAG_SIZE'd5
`define TAG_g_main_opcY3_a {`TAG_g_main_opcY3, 23'd0}

`timescale 1 ns / 1 ns
module top
(
	clk,
	reset,
	start,
	finish,
	return_val
);

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
reg  main_inst_clk;
reg  main_inst_reset;
reg  main_inst_start;
wire  main_inst_finish;
wire [31:0] main_inst_return_val;
wire  main_inst_memory_controller_1_write_enable_a;
wire [63:0] main_inst_memory_controller_1_in_a;
wire  main_inst_memory_controller_1_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_a;
wire [1:0] main_inst_memory_controller_1_size_a;
reg [63:0] main_inst_memory_controller_1_out_a;
wire  main_inst_memory_controller_1_write_enable_b;
wire [63:0] main_inst_memory_controller_1_in_b;
wire  main_inst_memory_controller_1_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_b;
wire [1:0] main_inst_memory_controller_1_size_b;
reg [63:0] main_inst_memory_controller_1_out_b;
wire  main_inst_memory_controller_0_write_enable_a;
wire [63:0] main_inst_memory_controller_0_in_a;
wire  main_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_a;
wire [1:0] main_inst_memory_controller_0_size_a;
reg [63:0] main_inst_memory_controller_0_out_a;
wire  main_inst_memory_controller_0_write_enable_b;
wire [63:0] main_inst_memory_controller_0_in_b;
wire  main_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_b;
wire [1:0] main_inst_memory_controller_0_size_b;
reg [63:0] main_inst_memory_controller_0_out_b;
reg  main_inst_finish_reg;
reg [31:0] main_inst_return_val_reg;
reg  memory_controller_1_inst_clk;
wire  memory_controller_1_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_a;
reg  memory_controller_1_inst_memory_controller_enable_a;
reg [1:0] memory_controller_1_inst_memory_controller_size_a;
reg  memory_controller_1_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_1_inst_memory_controller_in_a;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_b;
reg  memory_controller_1_inst_memory_controller_enable_b;
reg [1:0] memory_controller_1_inst_memory_controller_size_b;
reg  memory_controller_1_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_1_inst_memory_controller_in_b;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_b;
reg  memory_controller_0_inst_clk;
wire  memory_controller_0_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_a;
reg  memory_controller_0_inst_memory_controller_enable_a;
reg [1:0] memory_controller_0_inst_memory_controller_size_a;
reg  memory_controller_0_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_0_inst_memory_controller_in_a;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_b;
reg  memory_controller_0_inst_memory_controller_enable_b;
reg [1:0] memory_controller_0_inst_memory_controller_size_b;
reg  memory_controller_0_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_0_inst_memory_controller_in_b;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_b;


main main_inst (
	.clk (main_inst_clk),
	.reset (main_inst_reset),
	.start (main_inst_start),
	.finish (main_inst_finish),
	.return_val (main_inst_return_val),
	.memory_controller_1_write_enable_a (main_inst_memory_controller_1_write_enable_a),
	.memory_controller_1_in_a (main_inst_memory_controller_1_in_a),
	.memory_controller_1_enable_a (main_inst_memory_controller_1_enable_a),
	.memory_controller_1_address_a (main_inst_memory_controller_1_address_a),
	.memory_controller_1_size_a (main_inst_memory_controller_1_size_a),
	.memory_controller_1_out_a (main_inst_memory_controller_1_out_a),
	.memory_controller_1_write_enable_b (main_inst_memory_controller_1_write_enable_b),
	.memory_controller_1_in_b (main_inst_memory_controller_1_in_b),
	.memory_controller_1_enable_b (main_inst_memory_controller_1_enable_b),
	.memory_controller_1_address_b (main_inst_memory_controller_1_address_b),
	.memory_controller_1_size_b (main_inst_memory_controller_1_size_b),
	.memory_controller_1_out_b (main_inst_memory_controller_1_out_b),
	.memory_controller_0_write_enable_a (main_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (main_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (main_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (main_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (main_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (main_inst_memory_controller_0_out_a),
	.memory_controller_0_write_enable_b (main_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (main_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (main_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (main_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (main_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (main_inst_memory_controller_0_out_b)
);



memory_controller_1 memory_controller_1_inst (
	.clk (memory_controller_1_inst_clk),
	.memory_controller_waitrequest (memory_controller_1_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_1_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_1_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_1_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_1_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_1_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_1_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_1_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_1_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_1_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_1_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_1_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_1_inst_memory_controller_out_reg_b)
);



memory_controller_0 memory_controller_0_inst (
	.clk (memory_controller_0_inst_clk),
	.memory_controller_waitrequest (memory_controller_0_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_0_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_0_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_0_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_0_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_0_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_0_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_0_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_0_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_0_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_0_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_0_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_0_inst_memory_controller_out_reg_b)
);



always @(*) begin
	main_inst_clk = clk;
end
always @(*) begin
	main_inst_reset = reset;
end
always @(*) begin
	main_inst_start = start;
end
always @(*) begin
	main_inst_memory_controller_1_out_a = memory_controller_1_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_1_out_b = memory_controller_1_inst_memory_controller_out_reg_b;
end
always @(*) begin
	main_inst_memory_controller_0_out_a = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_0_out_b = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_finish_reg <= 1'd0;
	end
	if (main_inst_finish) begin
		main_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_return_val_reg <= 0;
	end
	if (main_inst_finish) begin
		main_inst_return_val_reg <= main_inst_return_val;
	end
end
always @(*) begin
	memory_controller_1_inst_clk = clk;
end
assign memory_controller_1_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_1_inst_memory_controller_address_a = main_inst_memory_controller_1_address_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_a = main_inst_memory_controller_1_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_a = main_inst_memory_controller_1_size_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_a = main_inst_memory_controller_1_write_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_a = main_inst_memory_controller_1_in_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_address_b = main_inst_memory_controller_1_address_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_b = main_inst_memory_controller_1_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_b = main_inst_memory_controller_1_size_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_b = main_inst_memory_controller_1_write_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_b = main_inst_memory_controller_1_in_b;
end
always @(*) begin
	memory_controller_0_inst_clk = clk;
end
assign memory_controller_0_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_0_inst_memory_controller_address_a = main_inst_memory_controller_0_address_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_a = main_inst_memory_controller_0_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_a = main_inst_memory_controller_0_size_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_a = main_inst_memory_controller_0_write_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_a = main_inst_memory_controller_0_in_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_address_b = main_inst_memory_controller_0_address_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_b = main_inst_memory_controller_0_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_b = main_inst_memory_controller_0_size_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_b = main_inst_memory_controller_0_write_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_b = main_inst_memory_controller_0_in_b;
end
always @(*) begin
	finish = main_inst_finish;
end
always @(*) begin
	return_val = main_inst_return_val;
end

endmodule
`timescale 1 ns / 1 ns
module memory_controller_0
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcY0_address_a;
reg [5:0] main_opcY0_address_b;
reg main_opcY0_write_enable_a;
reg main_opcY0_write_enable_b;
reg [31:0] main_opcY0_in_a;
reg [31:0] main_opcY0_in_b;
wire [31:0] main_opcY0_out_a;
wire [31:0] main_opcY0_out_b;

// @main.opcY0 = private unnamed_addr constant [62 x i32] [i32 0, i32 1, i32 0, i32 -1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY0 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY0_address_a ),
	.q_a( main_opcY0_out_a ),
	.address_b( main_opcY0_address_b ),
	.q_b( main_opcY0_out_b )
);
defparam main_opcY0.width_a = 32;
defparam main_opcY0.widthad_a = 6;
defparam main_opcY0.numwords_a = 62;
defparam main_opcY0.width_b = 32;
defparam main_opcY0.widthad_b = 6;
defparam main_opcY0.numwords_b = 62;
defparam main_opcY0.latency = ram_latency;
defparam main_opcY0.init_file = {`MEM_INIT_DIR, "main_opcY0.mif"};

reg [5:0] main_opcY1_address_a;
reg [5:0] main_opcY1_address_b;
reg main_opcY1_write_enable_a;
reg main_opcY1_write_enable_b;
reg [31:0] main_opcY1_in_a;
reg [31:0] main_opcY1_in_b;
wire [31:0] main_opcY1_out_a;
wire [31:0] main_opcY1_out_b;

// @main.opcY1 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY1_address_a ),
	.q_a( main_opcY1_out_a ),
	.address_b( main_opcY1_address_b ),
	.q_b( main_opcY1_out_b )
);
defparam main_opcY1.width_a = 32;
defparam main_opcY1.widthad_a = 6;
defparam main_opcY1.numwords_a = 62;
defparam main_opcY1.width_b = 32;
defparam main_opcY1.widthad_b = 6;
defparam main_opcY1.numwords_b = 62;
defparam main_opcY1.latency = ram_latency;
defparam main_opcY1.init_file = {`MEM_INIT_DIR, "main_opcY1.mif"};

reg [5:0] main_opcY2_address_a;
reg [5:0] main_opcY2_address_b;
reg main_opcY2_write_enable_a;
reg main_opcY2_write_enable_b;
reg [31:0] main_opcY2_in_a;
reg [31:0] main_opcY2_in_b;
wire [31:0] main_opcY2_out_a;
wire [31:0] main_opcY2_out_b;

// @main.opcY2 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY2_address_a ),
	.q_a( main_opcY2_out_a ),
	.address_b( main_opcY2_address_b ),
	.q_b( main_opcY2_out_b )
);
defparam main_opcY2.width_a = 32;
defparam main_opcY2.widthad_a = 6;
defparam main_opcY2.numwords_a = 62;
defparam main_opcY2.width_b = 32;
defparam main_opcY2.widthad_b = 6;
defparam main_opcY2.numwords_b = 62;
defparam main_opcY2.latency = ram_latency;
defparam main_opcY2.init_file = {`MEM_INIT_DIR, "main_opcY2.mif"};

reg [5:0] main_opcY3_address_a;
reg [5:0] main_opcY3_address_b;
reg main_opcY3_write_enable_a;
reg main_opcY3_write_enable_b;
reg [31:0] main_opcY3_in_a;
reg [31:0] main_opcY3_in_b;
wire [31:0] main_opcY3_out_a;
wire [31:0] main_opcY3_out_b;

// @main.opcY3 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 0, i32 -1, i32 1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY3_address_a ),
	.q_a( main_opcY3_out_a ),
	.address_b( main_opcY3_address_b ),
	.q_b( main_opcY3_out_b )
);
defparam main_opcY3.width_a = 32;
defparam main_opcY3.widthad_a = 6;
defparam main_opcY3.numwords_a = 62;
defparam main_opcY3.width_b = 32;
defparam main_opcY3.widthad_b = 6;
defparam main_opcY3.numwords_b = 62;
defparam main_opcY3.latency = ram_latency;
defparam main_opcY3.init_file = {`MEM_INIT_DIR, "main_opcY3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcY0_a;
assign select_main_opcY0_a = (tag_a == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_a;
wire [31:0] memory_controller_main_opcY0_out_a;
assign memory_controller_main_opcY0_out_a = {32{ select_main_opcY0_reg_a[ram_latency]}} & main_opcY0_out_a;

wire select_main_opcY1_a;
assign select_main_opcY1_a = (tag_a == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_a;
wire [31:0] memory_controller_main_opcY1_out_a;
assign memory_controller_main_opcY1_out_a = {32{ select_main_opcY1_reg_a[ram_latency]}} & main_opcY1_out_a;

wire select_main_opcY2_a;
assign select_main_opcY2_a = (tag_a == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_a;
wire [31:0] memory_controller_main_opcY2_out_a;
assign memory_controller_main_opcY2_out_a = {32{ select_main_opcY2_reg_a[ram_latency]}} & main_opcY2_out_a;

wire select_main_opcY3_a;
assign select_main_opcY3_a = (tag_a == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_a;
wire [31:0] memory_controller_main_opcY3_out_a;
assign memory_controller_main_opcY3_out_a = {32{ select_main_opcY3_reg_a[ram_latency]}} & main_opcY3_out_a;

always @(*)
begin
main_opcY0_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY0_a}};
main_opcY0_write_enable_a = memory_controller_write_enable_a & select_main_opcY0_a;
main_opcY0_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY1_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY1_a}};
main_opcY1_write_enable_a = memory_controller_write_enable_a & select_main_opcY1_a;
main_opcY1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY2_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY2_a}};
main_opcY2_write_enable_a = memory_controller_write_enable_a & select_main_opcY2_a;
main_opcY2_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY3_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY3_a}};
main_opcY3_write_enable_a = memory_controller_write_enable_a & select_main_opcY3_a;
main_opcY3_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {2{select_main_opcY0_reg_a[ram_latency]}} | {2{select_main_opcY1_reg_a[ram_latency]}} | {2{select_main_opcY2_reg_a[ram_latency]}} | {2{select_main_opcY3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcY0_out_a | memory_controller_main_opcY1_out_a | memory_controller_main_opcY2_out_a | memory_controller_main_opcY3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_a[j+1] <= select_main_opcY0_reg_a[j];
select_main_opcY1_reg_a[j+1] <= select_main_opcY1_reg_a[j];
select_main_opcY2_reg_a[j+1] <= select_main_opcY2_reg_a[j];
select_main_opcY3_reg_a[j+1] <= select_main_opcY3_reg_a[j];
end
always @(*)
begin
select_main_opcY0_reg_a[0] <= select_main_opcY0_a;
select_main_opcY1_reg_a[0] <= select_main_opcY1_a;
select_main_opcY2_reg_a[0] <= select_main_opcY2_a;
select_main_opcY3_reg_a[0] <= select_main_opcY3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcY0_b;
assign select_main_opcY0_b = (tag_b == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_b;
wire [31:0] memory_controller_main_opcY0_out_b;
assign memory_controller_main_opcY0_out_b = {32{ select_main_opcY0_reg_b[ram_latency]}} & main_opcY0_out_b;

wire select_main_opcY1_b;
assign select_main_opcY1_b = (tag_b == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_b;
wire [31:0] memory_controller_main_opcY1_out_b;
assign memory_controller_main_opcY1_out_b = {32{ select_main_opcY1_reg_b[ram_latency]}} & main_opcY1_out_b;

wire select_main_opcY2_b;
assign select_main_opcY2_b = (tag_b == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_b;
wire [31:0] memory_controller_main_opcY2_out_b;
assign memory_controller_main_opcY2_out_b = {32{ select_main_opcY2_reg_b[ram_latency]}} & main_opcY2_out_b;

wire select_main_opcY3_b;
assign select_main_opcY3_b = (tag_b == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_b;
wire [31:0] memory_controller_main_opcY3_out_b;
assign memory_controller_main_opcY3_out_b = {32{ select_main_opcY3_reg_b[ram_latency]}} & main_opcY3_out_b;

always @(*)
begin
main_opcY0_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY0_b}};
main_opcY0_write_enable_b = memory_controller_write_enable_b & select_main_opcY0_b;
main_opcY0_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY1_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY1_b}};
main_opcY1_write_enable_b = memory_controller_write_enable_b & select_main_opcY1_b;
main_opcY1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY2_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY2_b}};
main_opcY2_write_enable_b = memory_controller_write_enable_b & select_main_opcY2_b;
main_opcY2_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY3_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY3_b}};
main_opcY3_write_enable_b = memory_controller_write_enable_b & select_main_opcY3_b;
main_opcY3_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {2{select_main_opcY0_reg_b[ram_latency]}} | {2{select_main_opcY1_reg_b[ram_latency]}} | {2{select_main_opcY2_reg_b[ram_latency]}} | {2{select_main_opcY3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcY0_out_b | memory_controller_main_opcY1_out_b | memory_controller_main_opcY2_out_b | memory_controller_main_opcY3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_b[j+1] <= select_main_opcY0_reg_b[j];
select_main_opcY1_reg_b[j+1] <= select_main_opcY1_reg_b[j];
select_main_opcY2_reg_b[j+1] <= select_main_opcY2_reg_b[j];
select_main_opcY3_reg_b[j+1] <= select_main_opcY3_reg_b[j];
end
always @(*)
begin
select_main_opcY0_reg_b[0] <= select_main_opcY0_b;
select_main_opcY1_reg_b[0] <= select_main_opcY1_b;
select_main_opcY2_reg_b[0] <= select_main_opcY2_b;
select_main_opcY3_reg_b[0] <= select_main_opcY3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_1
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcX1_address_a;
reg [5:0] main_opcX1_address_b;
reg main_opcX1_write_enable_a;
reg main_opcX1_write_enable_b;
reg [31:0] main_opcX1_in_a;
reg [31:0] main_opcX1_in_b;
wire [31:0] main_opcX1_out_a;
wire [31:0] main_opcX1_out_b;

// @main.opcX1 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
rom_dual_port main_opcX1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX1_address_a ),
	.q_a( main_opcX1_out_a ),
	.address_b( main_opcX1_address_b ),
	.q_b( main_opcX1_out_b )
);
defparam main_opcX1.width_a = 32;
defparam main_opcX1.widthad_a = 6;
defparam main_opcX1.numwords_a = 62;
defparam main_opcX1.width_b = 32;
defparam main_opcX1.widthad_b = 6;
defparam main_opcX1.numwords_b = 62;
defparam main_opcX1.latency = ram_latency;
defparam main_opcX1.init_file = {`MEM_INIT_DIR, "main_opcX1.mif"};

reg [5:0] main_opcX2_address_a;
reg [5:0] main_opcX2_address_b;
reg main_opcX2_write_enable_a;
reg main_opcX2_write_enable_b;
reg [31:0] main_opcX2_in_a;
reg [31:0] main_opcX2_in_b;
wire [31:0] main_opcX2_out_a;
wire [31:0] main_opcX2_out_b;

// @main.opcX2 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
rom_dual_port main_opcX2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX2_address_a ),
	.q_a( main_opcX2_out_a ),
	.address_b( main_opcX2_address_b ),
	.q_b( main_opcX2_out_b )
);
defparam main_opcX2.width_a = 32;
defparam main_opcX2.widthad_a = 6;
defparam main_opcX2.numwords_a = 62;
defparam main_opcX2.width_b = 32;
defparam main_opcX2.widthad_b = 6;
defparam main_opcX2.numwords_b = 62;
defparam main_opcX2.latency = ram_latency;
defparam main_opcX2.init_file = {`MEM_INIT_DIR, "main_opcX2.mif"};

reg [5:0] main_opcX3_address_a;
reg [5:0] main_opcX3_address_b;
reg main_opcX3_write_enable_a;
reg main_opcX3_write_enable_b;
reg [31:0] main_opcX3_in_a;
reg [31:0] main_opcX3_in_b;
wire [31:0] main_opcX3_out_a;
wire [31:0] main_opcX3_out_b;

// @main.opcX3 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32...
rom_dual_port main_opcX3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX3_address_a ),
	.q_a( main_opcX3_out_a ),
	.address_b( main_opcX3_address_b ),
	.q_b( main_opcX3_out_b )
);
defparam main_opcX3.width_a = 32;
defparam main_opcX3.widthad_a = 6;
defparam main_opcX3.numwords_a = 62;
defparam main_opcX3.width_b = 32;
defparam main_opcX3.widthad_b = 6;
defparam main_opcX3.numwords_b = 62;
defparam main_opcX3.latency = ram_latency;
defparam main_opcX3.init_file = {`MEM_INIT_DIR, "main_opcX3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcX1_a;
assign select_main_opcX1_a = (tag_a == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_a;
wire [31:0] memory_controller_main_opcX1_out_a;
assign memory_controller_main_opcX1_out_a = {32{ select_main_opcX1_reg_a[ram_latency]}} & main_opcX1_out_a;

wire select_main_opcX2_a;
assign select_main_opcX2_a = (tag_a == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_a;
wire [31:0] memory_controller_main_opcX2_out_a;
assign memory_controller_main_opcX2_out_a = {32{ select_main_opcX2_reg_a[ram_latency]}} & main_opcX2_out_a;

wire select_main_opcX3_a;
assign select_main_opcX3_a = (tag_a == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_a;
wire [31:0] memory_controller_main_opcX3_out_a;
assign memory_controller_main_opcX3_out_a = {32{ select_main_opcX3_reg_a[ram_latency]}} & main_opcX3_out_a;

always @(*)
begin
main_opcX1_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX1_a}};
main_opcX1_write_enable_a = memory_controller_write_enable_a & select_main_opcX1_a;
main_opcX1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcX2_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX2_a}};
main_opcX2_write_enable_a = memory_controller_write_enable_a & select_main_opcX2_a;
main_opcX2_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcX3_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX3_a}};
main_opcX3_write_enable_a = memory_controller_write_enable_a & select_main_opcX3_a;
main_opcX3_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {2{select_main_opcX1_reg_a[ram_latency]}} | {2{select_main_opcX2_reg_a[ram_latency]}} | {2{select_main_opcX3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcX1_out_a | memory_controller_main_opcX2_out_a | memory_controller_main_opcX3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_a[j+1] <= select_main_opcX1_reg_a[j];
select_main_opcX2_reg_a[j+1] <= select_main_opcX2_reg_a[j];
select_main_opcX3_reg_a[j+1] <= select_main_opcX3_reg_a[j];
end
always @(*)
begin
select_main_opcX1_reg_a[0] <= select_main_opcX1_a;
select_main_opcX2_reg_a[0] <= select_main_opcX2_a;
select_main_opcX3_reg_a[0] <= select_main_opcX3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcX1_b;
assign select_main_opcX1_b = (tag_b == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_b;
wire [31:0] memory_controller_main_opcX1_out_b;
assign memory_controller_main_opcX1_out_b = {32{ select_main_opcX1_reg_b[ram_latency]}} & main_opcX1_out_b;

wire select_main_opcX2_b;
assign select_main_opcX2_b = (tag_b == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_b;
wire [31:0] memory_controller_main_opcX2_out_b;
assign memory_controller_main_opcX2_out_b = {32{ select_main_opcX2_reg_b[ram_latency]}} & main_opcX2_out_b;

wire select_main_opcX3_b;
assign select_main_opcX3_b = (tag_b == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_b;
wire [31:0] memory_controller_main_opcX3_out_b;
assign memory_controller_main_opcX3_out_b = {32{ select_main_opcX3_reg_b[ram_latency]}} & main_opcX3_out_b;

always @(*)
begin
main_opcX1_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX1_b}};
main_opcX1_write_enable_b = memory_controller_write_enable_b & select_main_opcX1_b;
main_opcX1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcX2_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX2_b}};
main_opcX2_write_enable_b = memory_controller_write_enable_b & select_main_opcX2_b;
main_opcX2_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcX3_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX3_b}};
main_opcX3_write_enable_b = memory_controller_write_enable_b & select_main_opcX3_b;
main_opcX3_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {2{select_main_opcX1_reg_b[ram_latency]}} | {2{select_main_opcX2_reg_b[ram_latency]}} | {2{select_main_opcX3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcX1_out_b | memory_controller_main_opcX2_out_b | memory_controller_main_opcX3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_b[j+1] <= select_main_opcX1_reg_b[j];
select_main_opcX2_reg_b[j+1] <= select_main_opcX2_reg_b[j];
select_main_opcX3_reg_b[j+1] <= select_main_opcX3_reg_b[j];
end
always @(*)
begin
select_main_opcX1_reg_b[0] <= select_main_opcX1_b;
select_main_opcX2_reg_b[0] <= select_main_opcX2_b;
select_main_opcX3_reg_b[0] <= select_main_opcX3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module main
(
	clk,
	reset,
	start,
	finish,
	return_val,
	memory_controller_1_write_enable_a,
	memory_controller_1_in_a,
	memory_controller_1_enable_a,
	memory_controller_1_address_a,
	memory_controller_1_size_a,
	memory_controller_1_out_a,
	memory_controller_1_write_enable_b,
	memory_controller_1_in_b,
	memory_controller_1_enable_b,
	memory_controller_1_address_b,
	memory_controller_1_size_b,
	memory_controller_1_out_b,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b
);

parameter [8:0] LEGUP_0 = 9'd0;
parameter [8:0] LEGUP_F_main_BB_entry_1 = 9'd1;
parameter [8:0] LEGUP_F_main_BB_NodeBlock9_2 = 9'd2;
parameter [8:0] LEGUP_F_main_BB_NodeBlock7_3 = 9'd3;
parameter [8:0] LEGUP_F_main_BB_NodeBlock5_4 = 9'd4;
parameter [8:0] LEGUP_F_main_BB_LeafBlock3_5 = 9'd5;
parameter [8:0] LEGUP_F_main_BB_NodeBlock9_backedge_6 = 9'd6;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_preheader_7 = 9'd7;
parameter [8:0] LEGUP_F_main_BB_NodeBlock1_8 = 9'd8;
parameter [8:0] LEGUP_F_main_BB_NodeBlock_9 = 9'd9;
parameter [8:0] LEGUP_F_main_BB_LeafBlock_10 = 9'd10;
parameter [8:0] LEGUP_F_main_BB_sw_bb_11 = 9'd11;
parameter [8:0] LEGUP_F_main_BB_sw_bb_12 = 9'd12;
parameter [8:0] LEGUP_F_main_BB_sw_bb_13 = 9'd13;
parameter [8:0] LEGUP_F_main_BB_sw_bb_14 = 9'd14;
parameter [8:0] LEGUP_F_main_BB_sw_bb_15 = 9'd15;
parameter [8:0] LEGUP_F_main_BB_sw_bb_16 = 9'd16;
parameter [8:0] LEGUP_F_main_BB_sw_bb_17 = 9'd17;
parameter [8:0] LEGUP_F_main_BB_sw_bb_18 = 9'd18;
parameter [8:0] LEGUP_F_main_BB_sw_bb_19 = 9'd19;
parameter [8:0] LEGUP_F_main_BB_sw_bb_20 = 9'd20;
parameter [8:0] LEGUP_F_main_BB_sw_bb_21 = 9'd21;
parameter [8:0] LEGUP_F_main_BB_sw_bb_22 = 9'd22;
parameter [8:0] LEGUP_F_main_BB_sw_bb_23 = 9'd23;
parameter [8:0] LEGUP_F_main_BB_sw_bb_24 = 9'd24;
parameter [8:0] LEGUP_F_main_BB_sw_bb_25 = 9'd25;
parameter [8:0] LEGUP_F_main_BB_sw_bb_26 = 9'd26;
parameter [8:0] LEGUP_F_main_BB_sw_bb_27 = 9'd27;
parameter [8:0] LEGUP_F_main_BB_sw_bb_28 = 9'd28;
parameter [8:0] LEGUP_F_main_BB_sw_bb_29 = 9'd29;
parameter [8:0] LEGUP_F_main_BB_sw_bb_30 = 9'd30;
parameter [8:0] LEGUP_F_main_BB_sw_bb_31 = 9'd31;
parameter [8:0] LEGUP_F_main_BB_sw_bb_32 = 9'd32;
parameter [8:0] LEGUP_F_main_BB_sw_bb_33 = 9'd33;
parameter [8:0] LEGUP_F_main_BB_sw_bb_34 = 9'd34;
parameter [8:0] LEGUP_F_main_BB_sw_bb_35 = 9'd35;
parameter [8:0] LEGUP_F_main_BB_sw_bb_36 = 9'd36;
parameter [8:0] LEGUP_F_main_BB_sw_bb_37 = 9'd37;
parameter [8:0] LEGUP_F_main_BB_sw_bb_38 = 9'd38;
parameter [8:0] LEGUP_F_main_BB_sw_bb_39 = 9'd39;
parameter [8:0] LEGUP_F_main_BB_sw_bb_40 = 9'd40;
parameter [8:0] LEGUP_F_main_BB_sw_bb_41 = 9'd41;
parameter [8:0] LEGUP_F_main_BB_sw_bb_42 = 9'd42;
parameter [8:0] LEGUP_F_main_BB_sw_bb_43 = 9'd43;
parameter [8:0] LEGUP_F_main_BB_sw_bb_44 = 9'd44;
parameter [8:0] LEGUP_F_main_BB_sw_bb_45 = 9'd45;
parameter [8:0] LEGUP_F_main_BB_sw_bb_46 = 9'd46;
parameter [8:0] LEGUP_F_main_BB_sw_bb_47 = 9'd47;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_48 = 9'd48;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_49 = 9'd49;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_50 = 9'd50;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_51 = 9'd51;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_52 = 9'd52;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_53 = 9'd53;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_54 = 9'd54;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_55 = 9'd55;
parameter [8:0] LEGUP_F_main_BB_for_cond147_preheader_56 = 9'd56;
parameter [8:0] LEGUP_F_main_BB_for_body157_preheader_57 = 9'd57;
parameter [8:0] LEGUP_F_main_BB_for_body157_58 = 9'd58;
parameter [8:0] LEGUP_F_main_BB_for_body157_59 = 9'd59;
parameter [8:0] LEGUP_F_main_BB_for_end162_60 = 9'd60;
parameter [8:0] LEGUP_F_main_BB_for_end162_61 = 9'd61;
parameter [8:0] LEGUP_F_main_BB_for_end162_62 = 9'd62;
parameter [8:0] LEGUP_F_main_BB_for_end162_63 = 9'd63;
parameter [8:0] LEGUP_F_main_BB_for_end162_64 = 9'd64;
parameter [8:0] LEGUP_F_main_BB_for_end162_65 = 9'd65;
parameter [8:0] LEGUP_F_main_BB_for_end162_66 = 9'd66;
parameter [8:0] LEGUP_F_main_BB_for_end162_67 = 9'd67;
parameter [8:0] LEGUP_F_main_BB_for_end162_68 = 9'd68;
parameter [8:0] LEGUP_F_main_BB_for_end162_69 = 9'd69;
parameter [8:0] LEGUP_F_main_BB_for_end162_70 = 9'd70;
parameter [8:0] LEGUP_F_main_BB_for_end162_71 = 9'd71;
parameter [8:0] LEGUP_F_main_BB_for_end162_72 = 9'd72;
parameter [8:0] LEGUP_F_main_BB_for_end162_73 = 9'd73;
parameter [8:0] LEGUP_F_main_BB_for_end162_74 = 9'd74;
parameter [8:0] LEGUP_F_main_BB_for_end162_75 = 9'd75;
parameter [8:0] LEGUP_F_main_BB_for_end162_76 = 9'd76;
parameter [8:0] LEGUP_F_main_BB_for_end162_77 = 9'd77;
parameter [8:0] LEGUP_F_main_BB_for_end162_78 = 9'd78;
parameter [8:0] LEGUP_F_main_BB_for_end162_79 = 9'd79;
parameter [8:0] LEGUP_F_main_BB_for_end162_80 = 9'd80;
parameter [8:0] LEGUP_F_main_BB_for_end162_81 = 9'd81;
parameter [8:0] LEGUP_F_main_BB_for_end162_82 = 9'd82;
parameter [8:0] LEGUP_F_main_BB_for_end162_83 = 9'd83;
parameter [8:0] LEGUP_F_main_BB_for_end162_84 = 9'd84;
parameter [8:0] LEGUP_F_main_BB_for_end162_85 = 9'd85;
parameter [8:0] LEGUP_F_main_BB_for_end162_86 = 9'd86;
parameter [8:0] LEGUP_F_main_BB_for_end162_87 = 9'd87;
parameter [8:0] LEGUP_F_main_BB_for_end162_88 = 9'd88;
parameter [8:0] LEGUP_F_main_BB_for_end162_89 = 9'd89;
parameter [8:0] LEGUP_F_main_BB_for_end162_90 = 9'd90;
parameter [8:0] LEGUP_F_main_BB_for_end162_91 = 9'd91;
parameter [8:0] LEGUP_F_main_BB_for_end162_92 = 9'd92;
parameter [8:0] LEGUP_F_main_BB_for_end162_93 = 9'd93;
parameter [8:0] LEGUP_F_main_BB_for_end162_94 = 9'd94;
parameter [8:0] LEGUP_F_main_BB_for_end162_95 = 9'd95;
parameter [8:0] LEGUP_F_main_BB_sw_bb173_96 = 9'd96;
parameter [8:0] LEGUP_F_main_BB_if_end_97 = 9'd97;
parameter [8:0] LEGUP_F_main_BB_if_end_98 = 9'd98;
parameter [8:0] LEGUP_F_main_BB_if_end_99 = 9'd99;
parameter [8:0] LEGUP_F_main_BB_sw_bb184_100 = 9'd100;
parameter [8:0] LEGUP_F_main_BB_if_end187_101 = 9'd101;
parameter [8:0] LEGUP_F_main_BB_if_end187_102 = 9'd102;
parameter [8:0] LEGUP_F_main_BB_if_end187_103 = 9'd103;
parameter [8:0] LEGUP_F_main_BB_if_end187_104 = 9'd104;
parameter [8:0] LEGUP_F_main_BB_if_end187_105 = 9'd105;
parameter [8:0] LEGUP_F_main_BB_if_end187_106 = 9'd106;
parameter [8:0] LEGUP_F_main_BB_if_end187_107 = 9'd107;
parameter [8:0] LEGUP_F_main_BB_if_end187_108 = 9'd108;
parameter [8:0] LEGUP_F_main_BB_if_end187_109 = 9'd109;
parameter [8:0] LEGUP_F_main_BB_if_end187_110 = 9'd110;
parameter [8:0] LEGUP_F_main_BB_if_end187_111 = 9'd111;
parameter [8:0] LEGUP_F_main_BB_if_end187_112 = 9'd112;
parameter [8:0] LEGUP_F_main_BB_if_end187_113 = 9'd113;
parameter [8:0] LEGUP_F_main_BB_if_end187_114 = 9'd114;
parameter [8:0] LEGUP_F_main_BB_if_end187_115 = 9'd115;
parameter [8:0] LEGUP_F_main_BB_if_end187_116 = 9'd116;
parameter [8:0] LEGUP_F_main_BB_if_end187_117 = 9'd117;
parameter [8:0] LEGUP_F_main_BB_if_end187_118 = 9'd118;
parameter [8:0] LEGUP_F_main_BB_if_end187_119 = 9'd119;
parameter [8:0] LEGUP_F_main_BB_if_end187_120 = 9'd120;
parameter [8:0] LEGUP_F_main_BB_if_end187_121 = 9'd121;
parameter [8:0] LEGUP_F_main_BB_if_end187_122 = 9'd122;
parameter [8:0] LEGUP_F_main_BB_if_end187_123 = 9'd123;
parameter [8:0] LEGUP_F_main_BB_if_end187_124 = 9'd124;
parameter [8:0] LEGUP_F_main_BB_if_end187_125 = 9'd125;
parameter [8:0] LEGUP_F_main_BB_if_end187_126 = 9'd126;
parameter [8:0] LEGUP_F_main_BB_if_end187_127 = 9'd127;
parameter [8:0] LEGUP_F_main_BB_if_end187_128 = 9'd128;
parameter [8:0] LEGUP_F_main_BB_if_end187_129 = 9'd129;
parameter [8:0] LEGUP_F_main_BB_if_end187_130 = 9'd130;
parameter [8:0] LEGUP_F_main_BB_if_end187_131 = 9'd131;
parameter [8:0] LEGUP_F_main_BB_if_end187_132 = 9'd132;
parameter [8:0] LEGUP_F_main_BB_if_end187_133 = 9'd133;
parameter [8:0] LEGUP_F_main_BB_if_then192_134 = 9'd134;
parameter [8:0] LEGUP_F_main_BB_if_then194_135 = 9'd135;
parameter [8:0] LEGUP_F_main_BB_if_then194_136 = 9'd136;
parameter [8:0] LEGUP_F_main_BB_if_then194_137 = 9'd137;
parameter [8:0] LEGUP_F_main_BB_if_then194_138 = 9'd138;
parameter [8:0] LEGUP_F_main_BB_if_then194_139 = 9'd139;
parameter [8:0] LEGUP_F_main_BB_if_then194_140 = 9'd140;
parameter [8:0] LEGUP_F_main_BB_if_then194_141 = 9'd141;
parameter [8:0] LEGUP_F_main_BB_if_then194_142 = 9'd142;
parameter [8:0] LEGUP_F_main_BB_if_then194_143 = 9'd143;
parameter [8:0] LEGUP_F_main_BB_if_then194_144 = 9'd144;
parameter [8:0] LEGUP_F_main_BB_if_then194_145 = 9'd145;
parameter [8:0] LEGUP_F_main_BB_if_then194_146 = 9'd146;
parameter [8:0] LEGUP_F_main_BB_if_then194_147 = 9'd147;
parameter [8:0] LEGUP_F_main_BB_if_then194_148 = 9'd148;
parameter [8:0] LEGUP_F_main_BB_if_then194_149 = 9'd149;
parameter [8:0] LEGUP_F_main_BB_if_then194_150 = 9'd150;
parameter [8:0] LEGUP_F_main_BB_if_then194_151 = 9'd151;
parameter [8:0] LEGUP_F_main_BB_if_then194_152 = 9'd152;
parameter [8:0] LEGUP_F_main_BB_if_then194_153 = 9'd153;
parameter [8:0] LEGUP_F_main_BB_if_then194_154 = 9'd154;
parameter [8:0] LEGUP_F_main_BB_if_then194_155 = 9'd155;
parameter [8:0] LEGUP_F_main_BB_if_then194_156 = 9'd156;
parameter [8:0] LEGUP_F_main_BB_if_then194_157 = 9'd157;
parameter [8:0] LEGUP_F_main_BB_if_then194_158 = 9'd158;
parameter [8:0] LEGUP_F_main_BB_if_then194_159 = 9'd159;
parameter [8:0] LEGUP_F_main_BB_if_then194_160 = 9'd160;
parameter [8:0] LEGUP_F_main_BB_if_then194_161 = 9'd161;
parameter [8:0] LEGUP_F_main_BB_if_then194_162 = 9'd162;
parameter [8:0] LEGUP_F_main_BB_if_then194_163 = 9'd163;
parameter [8:0] LEGUP_F_main_BB_if_then194_164 = 9'd164;
parameter [8:0] LEGUP_F_main_BB_if_then194_165 = 9'd165;
parameter [8:0] LEGUP_F_main_BB_if_then194_166 = 9'd166;
parameter [8:0] LEGUP_F_main_BB_if_then194_167 = 9'd167;
parameter [8:0] LEGUP_F_main_BB_if_then194_168 = 9'd168;
parameter [8:0] LEGUP_F_main_BB_if_else205_169 = 9'd169;
parameter [8:0] LEGUP_F_main_BB_if_then207_170 = 9'd170;
parameter [8:0] LEGUP_F_main_BB_if_then207_171 = 9'd171;
parameter [8:0] LEGUP_F_main_BB_if_then207_172 = 9'd172;
parameter [8:0] LEGUP_F_main_BB_if_then207_173 = 9'd173;
parameter [8:0] LEGUP_F_main_BB_if_then207_174 = 9'd174;
parameter [8:0] LEGUP_F_main_BB_if_then207_175 = 9'd175;
parameter [8:0] LEGUP_F_main_BB_if_then207_176 = 9'd176;
parameter [8:0] LEGUP_F_main_BB_if_then207_177 = 9'd177;
parameter [8:0] LEGUP_F_main_BB_if_then207_178 = 9'd178;
parameter [8:0] LEGUP_F_main_BB_if_then207_179 = 9'd179;
parameter [8:0] LEGUP_F_main_BB_if_then207_180 = 9'd180;
parameter [8:0] LEGUP_F_main_BB_if_then207_181 = 9'd181;
parameter [8:0] LEGUP_F_main_BB_if_then207_182 = 9'd182;
parameter [8:0] LEGUP_F_main_BB_if_then207_183 = 9'd183;
parameter [8:0] LEGUP_F_main_BB_if_then207_184 = 9'd184;
parameter [8:0] LEGUP_F_main_BB_if_then207_185 = 9'd185;
parameter [8:0] LEGUP_F_main_BB_if_then207_186 = 9'd186;
parameter [8:0] LEGUP_F_main_BB_if_then207_187 = 9'd187;
parameter [8:0] LEGUP_F_main_BB_if_then207_188 = 9'd188;
parameter [8:0] LEGUP_F_main_BB_if_then207_189 = 9'd189;
parameter [8:0] LEGUP_F_main_BB_if_then207_190 = 9'd190;
parameter [8:0] LEGUP_F_main_BB_if_then207_191 = 9'd191;
parameter [8:0] LEGUP_F_main_BB_if_then207_192 = 9'd192;
parameter [8:0] LEGUP_F_main_BB_if_then207_193 = 9'd193;
parameter [8:0] LEGUP_F_main_BB_if_then207_194 = 9'd194;
parameter [8:0] LEGUP_F_main_BB_if_then207_195 = 9'd195;
parameter [8:0] LEGUP_F_main_BB_if_then207_196 = 9'd196;
parameter [8:0] LEGUP_F_main_BB_if_then207_197 = 9'd197;
parameter [8:0] LEGUP_F_main_BB_if_then207_198 = 9'd198;
parameter [8:0] LEGUP_F_main_BB_if_then207_199 = 9'd199;
parameter [8:0] LEGUP_F_main_BB_if_then207_200 = 9'd200;
parameter [8:0] LEGUP_F_main_BB_if_then207_201 = 9'd201;
parameter [8:0] LEGUP_F_main_BB_if_then207_202 = 9'd202;
parameter [8:0] LEGUP_F_main_BB_if_then207_203 = 9'd203;
parameter [8:0] LEGUP_F_main_BB_if_else218_204 = 9'd204;
parameter [8:0] LEGUP_F_main_BB_if_else218_205 = 9'd205;
parameter [8:0] LEGUP_F_main_BB_if_else218_206 = 9'd206;
parameter [8:0] LEGUP_F_main_BB_if_else218_207 = 9'd207;
parameter [8:0] LEGUP_F_main_BB_if_else218_208 = 9'd208;
parameter [8:0] LEGUP_F_main_BB_if_else218_209 = 9'd209;
parameter [8:0] LEGUP_F_main_BB_if_else218_210 = 9'd210;
parameter [8:0] LEGUP_F_main_BB_if_else218_211 = 9'd211;
parameter [8:0] LEGUP_F_main_BB_if_else218_212 = 9'd212;
parameter [8:0] LEGUP_F_main_BB_if_else218_213 = 9'd213;
parameter [8:0] LEGUP_F_main_BB_if_else218_214 = 9'd214;
parameter [8:0] LEGUP_F_main_BB_if_else218_215 = 9'd215;
parameter [8:0] LEGUP_F_main_BB_if_else218_216 = 9'd216;
parameter [8:0] LEGUP_F_main_BB_if_else218_217 = 9'd217;
parameter [8:0] LEGUP_F_main_BB_if_else218_218 = 9'd218;
parameter [8:0] LEGUP_F_main_BB_if_else218_219 = 9'd219;
parameter [8:0] LEGUP_F_main_BB_if_else218_220 = 9'd220;
parameter [8:0] LEGUP_F_main_BB_if_else218_221 = 9'd221;
parameter [8:0] LEGUP_F_main_BB_if_else218_222 = 9'd222;
parameter [8:0] LEGUP_F_main_BB_if_else218_223 = 9'd223;
parameter [8:0] LEGUP_F_main_BB_if_else218_224 = 9'd224;
parameter [8:0] LEGUP_F_main_BB_if_else218_225 = 9'd225;
parameter [8:0] LEGUP_F_main_BB_if_else218_226 = 9'd226;
parameter [8:0] LEGUP_F_main_BB_if_else218_227 = 9'd227;
parameter [8:0] LEGUP_F_main_BB_if_else218_228 = 9'd228;
parameter [8:0] LEGUP_F_main_BB_if_else218_229 = 9'd229;
parameter [8:0] LEGUP_F_main_BB_if_else218_230 = 9'd230;
parameter [8:0] LEGUP_F_main_BB_if_else218_231 = 9'd231;
parameter [8:0] LEGUP_F_main_BB_if_else218_232 = 9'd232;
parameter [8:0] LEGUP_F_main_BB_if_else218_233 = 9'd233;
parameter [8:0] LEGUP_F_main_BB_if_else218_234 = 9'd234;
parameter [8:0] LEGUP_F_main_BB_if_else218_235 = 9'd235;
parameter [8:0] LEGUP_F_main_BB_if_else218_236 = 9'd236;
parameter [8:0] LEGUP_F_main_BB_if_then220_237 = 9'd237;
parameter [8:0] LEGUP_F_main_BB_if_then220_238 = 9'd238;
parameter [8:0] LEGUP_F_main_BB_if_then220_239 = 9'd239;
parameter [8:0] LEGUP_F_main_BB_if_then220_240 = 9'd240;
parameter [8:0] LEGUP_F_main_BB_if_then220_241 = 9'd241;
parameter [8:0] LEGUP_F_main_BB_if_then220_242 = 9'd242;
parameter [8:0] LEGUP_F_main_BB_if_then220_243 = 9'd243;
parameter [8:0] LEGUP_F_main_BB_if_then220_244 = 9'd244;
parameter [8:0] LEGUP_F_main_BB_if_then220_245 = 9'd245;
parameter [8:0] LEGUP_F_main_BB_if_then220_246 = 9'd246;
parameter [8:0] LEGUP_F_main_BB_if_then220_247 = 9'd247;
parameter [8:0] LEGUP_F_main_BB_if_then220_248 = 9'd248;
parameter [8:0] LEGUP_F_main_BB_if_then220_249 = 9'd249;
parameter [8:0] LEGUP_F_main_BB_if_then220_250 = 9'd250;
parameter [8:0] LEGUP_F_main_BB_if_then220_251 = 9'd251;
parameter [8:0] LEGUP_F_main_BB_if_then220_252 = 9'd252;
parameter [8:0] LEGUP_F_main_BB_if_then220_253 = 9'd253;
parameter [8:0] LEGUP_F_main_BB_if_then220_254 = 9'd254;
parameter [8:0] LEGUP_F_main_BB_if_then220_255 = 9'd255;
parameter [8:0] LEGUP_F_main_BB_if_then220_256 = 9'd256;
parameter [8:0] LEGUP_F_main_BB_if_then220_257 = 9'd257;
parameter [8:0] LEGUP_F_main_BB_if_then220_258 = 9'd258;
parameter [8:0] LEGUP_F_main_BB_if_then220_259 = 9'd259;
parameter [8:0] LEGUP_F_main_BB_if_then220_260 = 9'd260;
parameter [8:0] LEGUP_F_main_BB_if_then220_261 = 9'd261;
parameter [8:0] LEGUP_F_main_BB_if_then220_262 = 9'd262;
parameter [8:0] LEGUP_F_main_BB_if_then220_263 = 9'd263;
parameter [8:0] LEGUP_F_main_BB_if_then220_264 = 9'd264;
parameter [8:0] LEGUP_F_main_BB_if_then220_265 = 9'd265;
parameter [8:0] LEGUP_F_main_BB_if_then220_266 = 9'd266;
parameter [8:0] LEGUP_F_main_BB_if_then220_267 = 9'd267;
parameter [8:0] LEGUP_F_main_BB_if_then220_268 = 9'd268;
parameter [8:0] LEGUP_F_main_BB_if_then220_269 = 9'd269;
parameter [8:0] LEGUP_F_main_BB_if_else231_270 = 9'd270;
parameter [8:0] LEGUP_F_main_BB_if_else231_271 = 9'd271;
parameter [8:0] LEGUP_F_main_BB_if_else231_272 = 9'd272;
parameter [8:0] LEGUP_F_main_BB_if_else231_273 = 9'd273;
parameter [8:0] LEGUP_F_main_BB_if_else231_274 = 9'd274;
parameter [8:0] LEGUP_F_main_BB_if_else231_275 = 9'd275;
parameter [8:0] LEGUP_F_main_BB_if_else231_276 = 9'd276;
parameter [8:0] LEGUP_F_main_BB_if_else231_277 = 9'd277;
parameter [8:0] LEGUP_F_main_BB_if_else231_278 = 9'd278;
parameter [8:0] LEGUP_F_main_BB_if_else231_279 = 9'd279;
parameter [8:0] LEGUP_F_main_BB_if_else231_280 = 9'd280;
parameter [8:0] LEGUP_F_main_BB_if_else231_281 = 9'd281;
parameter [8:0] LEGUP_F_main_BB_if_else231_282 = 9'd282;
parameter [8:0] LEGUP_F_main_BB_if_else231_283 = 9'd283;
parameter [8:0] LEGUP_F_main_BB_if_else231_284 = 9'd284;
parameter [8:0] LEGUP_F_main_BB_if_else231_285 = 9'd285;
parameter [8:0] LEGUP_F_main_BB_if_else231_286 = 9'd286;
parameter [8:0] LEGUP_F_main_BB_if_else231_287 = 9'd287;
parameter [8:0] LEGUP_F_main_BB_if_else231_288 = 9'd288;
parameter [8:0] LEGUP_F_main_BB_if_else231_289 = 9'd289;
parameter [8:0] LEGUP_F_main_BB_if_else231_290 = 9'd290;
parameter [8:0] LEGUP_F_main_BB_if_else231_291 = 9'd291;
parameter [8:0] LEGUP_F_main_BB_if_else231_292 = 9'd292;
parameter [8:0] LEGUP_F_main_BB_if_else231_293 = 9'd293;
parameter [8:0] LEGUP_F_main_BB_if_else231_294 = 9'd294;
parameter [8:0] LEGUP_F_main_BB_if_else231_295 = 9'd295;
parameter [8:0] LEGUP_F_main_BB_if_else231_296 = 9'd296;
parameter [8:0] LEGUP_F_main_BB_if_else231_297 = 9'd297;
parameter [8:0] LEGUP_F_main_BB_if_else231_298 = 9'd298;
parameter [8:0] LEGUP_F_main_BB_if_else231_299 = 9'd299;
parameter [8:0] LEGUP_F_main_BB_if_else231_300 = 9'd300;
parameter [8:0] LEGUP_F_main_BB_if_else231_301 = 9'd301;
parameter [8:0] LEGUP_F_main_BB_if_else231_302 = 9'd302;
parameter [8:0] LEGUP_F_main_BB_if_else245_303 = 9'd303;
parameter [8:0] LEGUP_F_main_BB_if_then247_304 = 9'd304;
parameter [8:0] LEGUP_F_main_BB_if_then247_305 = 9'd305;
parameter [8:0] LEGUP_F_main_BB_if_then247_306 = 9'd306;
parameter [8:0] LEGUP_F_main_BB_NodeBlock16_307 = 9'd307;
parameter [8:0] LEGUP_F_main_BB_LeafBlock14_308 = 9'd308;
parameter [8:0] LEGUP_F_main_BB_LeafBlock12_309 = 9'd309;
parameter [8:0] LEGUP_F_main_BB_if_then254_310 = 9'd310;
parameter [8:0] LEGUP_F_main_BB_if_then254_311 = 9'd311;
parameter [8:0] LEGUP_F_main_BB_if_then254_312 = 9'd312;
parameter [8:0] LEGUP_F_main_BB_if_then261_313 = 9'd313;
parameter [8:0] LEGUP_F_main_BB_if_then261_314 = 9'd314;
parameter [8:0] LEGUP_F_main_BB_if_then261_315 = 9'd315;
parameter [8:0] LEGUP_F_main_BB_if_else266_316 = 9'd316;
parameter [8:0] LEGUP_F_main_BB_if_else266_317 = 9'd317;
parameter [8:0] LEGUP_F_main_BB_if_else266_318 = 9'd318;
parameter [8:0] LEGUP_F_main_BB_if_end274_319 = 9'd319;
parameter [8:0] LEGUP_F_main_BB_if_end274_320 = 9'd320;
parameter [8:0] LEGUP_F_main_BB_if_end274_321 = 9'd321;
parameter [8:0] LEGUP_F_main_BB_if_then286_322 = 9'd322;
parameter [8:0] LEGUP_F_main_BB_if_then286_323 = 9'd323;
parameter [8:0] LEGUP_F_main_BB_if_else291_324 = 9'd324;
parameter [8:0] LEGUP_F_main_BB_if_then293_325 = 9'd325;
parameter [8:0] LEGUP_F_main_BB_if_end296_326 = 9'd326;
parameter [8:0] LEGUP_F_main_BB_sw_bb301_327 = 9'd327;
parameter [8:0] LEGUP_F_main_BB_if_then303_328 = 9'd328;
parameter [8:0] LEGUP_F_main_BB_if_end305_329 = 9'd329;
parameter [8:0] LEGUP_F_main_BB_if_end305_330 = 9'd330;
parameter [8:0] LEGUP_F_main_BB_if_end305_331 = 9'd331;
parameter [8:0] LEGUP_F_main_BB_if_end305_332 = 9'd332;
parameter [8:0] LEGUP_F_main_BB_if_end305_333 = 9'd333;
parameter [8:0] LEGUP_F_main_BB_if_end305_334 = 9'd334;
parameter [8:0] LEGUP_F_main_BB_if_end305_335 = 9'd335;
parameter [8:0] LEGUP_F_main_BB_if_end305_336 = 9'd336;
parameter [8:0] LEGUP_F_main_BB_if_end305_337 = 9'd337;
parameter [8:0] LEGUP_F_main_BB_if_end305_338 = 9'd338;
parameter [8:0] LEGUP_F_main_BB_if_end305_339 = 9'd339;
parameter [8:0] LEGUP_F_main_BB_if_end305_340 = 9'd340;
parameter [8:0] LEGUP_F_main_BB_if_end305_341 = 9'd341;
parameter [8:0] LEGUP_F_main_BB_if_end305_342 = 9'd342;
parameter [8:0] LEGUP_F_main_BB_if_end305_343 = 9'd343;
parameter [8:0] LEGUP_F_main_BB_if_end305_344 = 9'd344;
parameter [8:0] LEGUP_F_main_BB_if_end305_345 = 9'd345;
parameter [8:0] LEGUP_F_main_BB_if_end305_346 = 9'd346;
parameter [8:0] LEGUP_F_main_BB_if_end305_347 = 9'd347;
parameter [8:0] LEGUP_F_main_BB_if_end305_348 = 9'd348;
parameter [8:0] LEGUP_F_main_BB_if_end305_349 = 9'd349;
parameter [8:0] LEGUP_F_main_BB_if_end305_350 = 9'd350;
parameter [8:0] LEGUP_F_main_BB_if_end305_351 = 9'd351;
parameter [8:0] LEGUP_F_main_BB_if_end305_352 = 9'd352;
parameter [8:0] LEGUP_F_main_BB_if_end305_353 = 9'd353;
parameter [8:0] LEGUP_F_main_BB_if_end305_354 = 9'd354;
parameter [8:0] LEGUP_F_main_BB_if_end305_355 = 9'd355;
parameter [8:0] LEGUP_F_main_BB_if_end305_356 = 9'd356;
parameter [8:0] LEGUP_F_main_BB_if_end305_357 = 9'd357;
parameter [8:0] LEGUP_F_main_BB_if_end305_358 = 9'd358;
parameter [8:0] LEGUP_F_main_BB_if_end305_359 = 9'd359;
parameter [8:0] LEGUP_F_main_BB_if_end305_360 = 9'd360;
parameter [8:0] LEGUP_F_main_BB_if_end305_361 = 9'd361;
parameter [8:0] LEGUP_F_main_BB_NodeBlock23_362 = 9'd362;
parameter [8:0] LEGUP_F_main_BB_LeafBlock21_363 = 9'd363;
parameter [8:0] LEGUP_F_main_BB_LeafBlock19_364 = 9'd364;
parameter [8:0] LEGUP_F_main_BB_if_then310_365 = 9'd365;
parameter [8:0] LEGUP_F_main_BB_if_then317_366 = 9'd366;
parameter [8:0] LEGUP_F_main_BB_if_then324_367 = 9'd367;
parameter [8:0] LEGUP_F_main_BB_if_else329_368 = 9'd368;
parameter [8:0] LEGUP_F_main_BB_if_end336_369 = 9'd369;
parameter [8:0] LEGUP_F_main_BB_if_end336_370 = 9'd370;
parameter [8:0] LEGUP_F_main_BB_if_end336_371 = 9'd371;
parameter [8:0] LEGUP_F_main_BB_if_end336_372 = 9'd372;
parameter [8:0] LEGUP_F_main_BB_if_end336_373 = 9'd373;
parameter [8:0] LEGUP_F_main_BB_if_then349_374 = 9'd374;
parameter [8:0] LEGUP_F_main_BB_if_then349_375 = 9'd375;
parameter [8:0] LEGUP_F_main_BB_if_else355_376 = 9'd376;
parameter [8:0] LEGUP_F_main_BB_if_then357_377 = 9'd377;
parameter [8:0] LEGUP_F_main_BB_sw_bb366_378 = 9'd378;
parameter [8:0] LEGUP_F_main_BB_if_end369_379 = 9'd379;
parameter [8:0] LEGUP_F_main_BB_if_end369_380 = 9'd380;
parameter [8:0] LEGUP_F_main_BB_if_end369_381 = 9'd381;
parameter [8:0] LEGUP_F_main_BB_if_end369_382 = 9'd382;
parameter [8:0] LEGUP_F_main_BB_if_end369_383 = 9'd383;
parameter [8:0] LEGUP_F_main_BB_if_end369_384 = 9'd384;
parameter [8:0] LEGUP_F_main_BB_if_end369_385 = 9'd385;
parameter [8:0] LEGUP_F_main_BB_if_end369_386 = 9'd386;
parameter [8:0] LEGUP_F_main_BB_if_end369_387 = 9'd387;
parameter [8:0] LEGUP_F_main_BB_if_end369_388 = 9'd388;
parameter [8:0] LEGUP_F_main_BB_if_end369_389 = 9'd389;
parameter [8:0] LEGUP_F_main_BB_if_end369_390 = 9'd390;
parameter [8:0] LEGUP_F_main_BB_if_end369_391 = 9'd391;
parameter [8:0] LEGUP_F_main_BB_if_end369_392 = 9'd392;
parameter [8:0] LEGUP_F_main_BB_if_end369_393 = 9'd393;
parameter [8:0] LEGUP_F_main_BB_if_end369_394 = 9'd394;
parameter [8:0] LEGUP_F_main_BB_if_end369_395 = 9'd395;
parameter [8:0] LEGUP_F_main_BB_if_end369_396 = 9'd396;
parameter [8:0] LEGUP_F_main_BB_if_end369_397 = 9'd397;
parameter [8:0] LEGUP_F_main_BB_if_end369_398 = 9'd398;
parameter [8:0] LEGUP_F_main_BB_if_end369_399 = 9'd399;
parameter [8:0] LEGUP_F_main_BB_if_end369_400 = 9'd400;
parameter [8:0] LEGUP_F_main_BB_if_end369_401 = 9'd401;
parameter [8:0] LEGUP_F_main_BB_if_end369_402 = 9'd402;
parameter [8:0] LEGUP_F_main_BB_if_end369_403 = 9'd403;
parameter [8:0] LEGUP_F_main_BB_if_end369_404 = 9'd404;
parameter [8:0] LEGUP_F_main_BB_if_end369_405 = 9'd405;
parameter [8:0] LEGUP_F_main_BB_if_end369_406 = 9'd406;
parameter [8:0] LEGUP_F_main_BB_if_end369_407 = 9'd407;
parameter [8:0] LEGUP_F_main_BB_if_end369_408 = 9'd408;
parameter [8:0] LEGUP_F_main_BB_if_end369_409 = 9'd409;
parameter [8:0] LEGUP_F_main_BB_if_end369_410 = 9'd410;
parameter [8:0] LEGUP_F_main_BB_if_end369_411 = 9'd411;
parameter [8:0] LEGUP_F_main_BB_if_end369_412 = 9'd412;
parameter [8:0] LEGUP_F_main_BB_if_end369_413 = 9'd413;
parameter [8:0] LEGUP_F_main_BB_if_end369_414 = 9'd414;
parameter [8:0] LEGUP_F_main_BB_if_end369_415 = 9'd415;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_416 = 9'd416;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_417 = 9'd417;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_418 = 9'd418;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_419 = 9'd419;
parameter [8:0] LEGUP_F_main_BB_for_cond399_preheader_420 = 9'd420;
parameter [8:0] LEGUP_F_main_BB_for_end411_421 = 9'd421;
parameter [8:0] LEGUP_F_main_BB_cleanup_422 = 9'd422;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
output  memory_controller_1_write_enable_a;
output [63:0] memory_controller_1_in_a;
output reg  memory_controller_1_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_a;
output reg [1:0] memory_controller_1_size_a;
input [63:0] memory_controller_1_out_a;
output  memory_controller_1_write_enable_b;
output [63:0] memory_controller_1_in_b;
output  memory_controller_1_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_b;
output [1:0] memory_controller_1_size_b;
input [63:0] memory_controller_1_out_b;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output  memory_controller_0_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
reg [8:0] cur_state/* synthesis syn_encoding="onehot" */;
reg [8:0] next_state;
wire  fsm_stall;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla1594_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla1594_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla593_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla593_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx6_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx7_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx8_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx9_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx10_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx11_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx12_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx13_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx14_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx15_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx16;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx16_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx17_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx18_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx19_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx20_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx21_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx22_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx23_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx24_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx25;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx25_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx26;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx26_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx27;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx27_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx28_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx29_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx30_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx31_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx32_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx33_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx34;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx34_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx35_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx36_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx37;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx37_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx38;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx38_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx39;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx39_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx40_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx41_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx42_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx43;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx43_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx44_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx45;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx45_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx46_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx47;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx47_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx48_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx49;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx49_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx50;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx50_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx51;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx51_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx52_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx53;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx53_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx54_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx55;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx55_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx56_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx57;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx57_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx58_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx59;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx59_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx60_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx61;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx61_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx62;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx62_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx63;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx63_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx64;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx64_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx65;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx65_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx66_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx67;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx67_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx68;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx68_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx69;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx69_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx70_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx71;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx71_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx72;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx72_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx73;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx73_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx74_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx75_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx76;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx76_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx77;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx77_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx78;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx78_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx79;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx79_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx80;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx80_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx81;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx81_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx82;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx82_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx83;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx83_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx84;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx84_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx85;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx85_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx86;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx86_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx87;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx87_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx88;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx88_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx89;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx89_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx90;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx90_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx91;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx91_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx92;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx92_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx93;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx93_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx94;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx94_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx95;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx95_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx96;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx96_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx97;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx97_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx98_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx99;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx99_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx100;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx100_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx101;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx101_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx102_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx103;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx103_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx104;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx104_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx105;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx105_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx106_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx107;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx107_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx108;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx108_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx109;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx109_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx110;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx110_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx111;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx111_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx112;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx112_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx113;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx113_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx114;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx114_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx115;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx115_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx116;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx116_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx117;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx117_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx118;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx118_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx119;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx119_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx120;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx120_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx121;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx121_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx122;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx122_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx123;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx123_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx124;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx124_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx125;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx125_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx126;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx126_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx127;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx127_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx128;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx128_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx129;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx129_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx130;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx130_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx131;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx131_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx132;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx132_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx133;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx133_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx134;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx134_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx135;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx135_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx136;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx136_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx137;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx137_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx138;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx138_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx139;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx139_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx140;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx140_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx141;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx141_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx142;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx142_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx143;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx143_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx144;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx144_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx145;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx145_reg;
reg [31:0] main_NodeBlock9_state_0;
reg [31:0] main_NodeBlock9_state_0_reg;
reg [31:0] main_NodeBlock9_i_0;
reg [31:0] main_NodeBlock9_i_0_reg;
reg [31:0] main_NodeBlock9_j_0;
reg [31:0] main_NodeBlock9_j_0_reg;
reg [31:0] main_NodeBlock9_a_0;
reg [31:0] main_NodeBlock9_a_0_reg;
reg [31:0] main_NodeBlock9_b_0;
reg [31:0] main_NodeBlock9_b_0_reg;
reg [31:0] main_NodeBlock9_pos_a_X_0;
reg [31:0] main_NodeBlock9_pos_a_X_0_reg;
reg [31:0] main_NodeBlock9_pos_a_Y_0;
reg [31:0] main_NodeBlock9_pos_a_Y_0_reg;
reg [31:0] main_NodeBlock9_pos_b_X_0;
reg [31:0] main_NodeBlock9_pos_b_X_0_reg;
reg [31:0] main_NodeBlock9_pos_b_Y_0;
reg [31:0] main_NodeBlock9_pos_b_Y_0_reg;
reg [31:0] main_NodeBlock9_sum_mesh_0;
reg [31:0] main_NodeBlock9_sum_mesh_0_reg;
reg [31:0] main_NodeBlock9_sum_1hop_0;
reg [31:0] main_NodeBlock9_sum_1hop_0_reg;
reg [31:0] main_NodeBlock9_seed_0;
reg [31:0] main_NodeBlock9_seed_0_reg;
reg  main_NodeBlock9_Pivot10;
reg  main_NodeBlock7_Pivot8;
reg  main_NodeBlock5_Pivot6;
reg  main_LeafBlock3_SwitchLeaf4;
reg [31:0] main_NodeBlock9_backedge_state_0_be;
reg [31:0] main_NodeBlock9_backedge_state_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_i_0_be;
reg [31:0] main_NodeBlock9_backedge_i_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_j_0_be;
reg [31:0] main_NodeBlock9_backedge_j_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_a_0_be;
reg [31:0] main_NodeBlock9_backedge_a_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_b_0_be;
reg [31:0] main_NodeBlock9_backedge_b_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_a_X_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_a_X_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_a_Y_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_b_X_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_b_X_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_b_Y_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_sum_mesh_0_be;
reg [31:0] main_NodeBlock9_backedge_sum_mesh_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_sum_1hop_0_be;
reg [31:0] main_NodeBlock9_backedge_sum_1hop_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_seed_0_be;
reg [31:0] main_NodeBlock9_backedge_seed_0_be_reg;
reg  main_NodeBlock1_Pivot2;
reg  main_NodeBlock_Pivot;
reg  main_LeafBlock_SwitchLeaf;
reg [31:0] main_for_cond147_preheader_i_1611;
reg [31:0] main_for_cond147_preheader_i_1611_reg;
reg [28:0] main_for_cond147_preheader_bit_select16;
reg [31:0] main_for_cond147_preheader_bit_concat24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151;
reg [31:0] main_for_cond147_preheader_bit_concat23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_1_reg;
reg [31:0] main_for_cond147_preheader_bit_concat22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_2_reg;
reg [31:0] main_for_cond147_preheader_bit_concat21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_3_reg;
reg [31:0] main_for_cond147_preheader_bit_concat20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_4_reg;
reg [31:0] main_for_cond147_preheader_bit_concat19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_5_reg;
reg [31:0] main_for_cond147_preheader_bit_concat18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_6_reg;
reg [31:0] main_for_cond147_preheader_bit_concat17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond147_preheader_arrayidx151_7_reg;
reg [31:0] main_for_cond147_preheader_0;
reg [31:0] main_for_cond147_preheader_0_reg;
reg  main_for_cond147_preheader_exitcond5;
reg  main_for_cond147_preheader_exitcond5_reg;
reg [31:0] main_for_body157_i_2612;
reg [31:0] main_for_body157_i_2612_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body157_arrayidx158;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body157_arrayidx159;
reg [31:0] main_for_body157_1;
reg [31:0] main_for_body157_1_reg;
reg  main_for_body157_exitcond6;
reg  main_for_body157_exitcond6_reg;
reg [31:0] main_for_end162_2;
reg [31:0] main_for_end162_2_reg;
reg [31:0] main_for_end162_sub_i;
reg [31:0] main_for_end162_xor2_i;
reg [4:0] main_for_end162_rem;
reg [28:0] main_for_end162_bit_select14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end162_arrayidx164;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end162_arrayidx164_reg;
reg [31:0] main_for_end162_xor2_i16;
reg [31:0] main_for_end162_xor2_i16_reg;
reg [4:0] main_for_end162_rem166;
reg [4:0] main_for_end162_rem166_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end162_arrayidx167;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end162_arrayidx167_reg;
reg [31:0] main_for_end162_add168;
reg [31:0] main_for_end162_add168_reg;
reg [31:0] main_for_end162_bit_concat15;
reg [31:0] main_for_end162_bit_concat15_reg;
reg [31:0] main_for_end162_arrayidx171_sum;
reg [31:0] main_for_end162_arrayidx171_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end162_arrayidx172;
reg  main_sw_bb173_cmp174;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx175;
reg [31:0] main_if_end_3;
reg [31:0] main_if_end_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx176;
reg [31:0] main_if_end_4;
reg [31:0] main_if_end_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx177;
reg [31:0] main_if_end_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx178;
reg [31:0] main_if_end_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx179;
reg [31:0] main_if_end_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx180;
reg [31:0] main_if_end_8;
reg  main_if_end_cmp181;
reg [1:0] main_if_end_1;
reg [1:0] main_if_end_1_reg;
reg  main_sw_bb184_cmp185;
reg [31:0] main_if_end187_sub_i14;
reg [31:0] main_if_end187_xor2_i15;
reg [4:0] main_if_end187_rem189;
reg [3:0] main_if_end187_rem189_reg;
reg [31:0] main_if_end187_add190;
reg [31:0] main_if_end187_add190_reg;
reg  main_if_end187_cmp191;
reg  main_if_end187_cmp191_reg;
reg  main_if_end187_cmp193;
reg  main_if_end187_cmp193_reg;
reg [31:0] main_if_then194_xor2_i13;
reg [4:0] main_if_then194_rem196;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then194_arrayidx197;
reg [31:0] main_if_then194_9;
reg [31:0] main_if_then194_9_reg;
reg [31:0] main_if_then194_add198;
reg [31:0] main_if_then194_add198_reg;
reg [31:0] main_if_then194_xor2_i12;
reg [31:0] main_if_then194_xor2_i12_reg;
reg [4:0] main_if_then194_rem201;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then194_arrayidx202;
reg [31:0] main_if_then194_10;
reg [31:0] main_if_then194_10_reg;
reg [31:0] main_if_then194_add203;
reg [31:0] main_if_then194_add204;
reg [31:0] main_if_then194_add204_reg;
reg  main_if_else205_cmp206;
reg [31:0] main_if_then207_xor2_i10;
reg [4:0] main_if_then207_rem209;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then207_arrayidx210;
reg [31:0] main_if_then207_11;
reg [31:0] main_if_then207_11_reg;
reg [31:0] main_if_then207_add211;
reg [31:0] main_if_then207_add211_reg;
reg [31:0] main_if_then207_xor2_i9;
reg [31:0] main_if_then207_xor2_i9_reg;
reg [4:0] main_if_then207_rem214;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then207_arrayidx215;
reg [31:0] main_if_then207_12;
reg [31:0] main_if_then207_12_reg;
reg [31:0] main_if_then207_add216;
reg [31:0] main_if_then207_add217;
reg [31:0] main_if_then207_add217_reg;
reg  main_if_else218_cmp219;
reg  main_if_else218_cmp219_reg;
reg [31:0] main_if_else218_xor2_i7;
reg [4:0] main_if_else218_rem222;
reg [4:0] main_if_else218_rem222_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then220_arrayidx223;
reg [31:0] main_if_then220_13;
reg [31:0] main_if_then220_add224;
reg [31:0] main_if_then220_add224_reg;
reg [31:0] main_if_then220_xor2_i6;
reg [4:0] main_if_then220_rem227;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then220_arrayidx228;
reg [31:0] main_if_then220_14;
reg [31:0] main_if_then220_14_reg;
reg [31:0] main_if_then220_add229;
reg [31:0] main_if_then220_add230;
reg [31:0] main_if_then220_add230_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else231_arrayidx234;
reg [31:0] main_if_else231_15;
reg [31:0] main_if_else231_add235;
reg [31:0] main_if_else231_add235_reg;
reg [31:0] main_if_else231_xor2_i4;
reg [4:0] main_if_else231_rem238;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else231_arrayidx239;
reg [31:0] main_if_else231_16;
reg [31:0] main_if_else231_16_reg;
reg [31:0] main_if_else231_add240;
reg [31:0] main_if_else231_add241;
reg [31:0] main_if_else231_add241_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then247_arrayidx248;
reg [31:0] main_if_then247_17;
reg [31:0] main_if_then247_add249;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then247_arrayidx250;
reg [31:0] main_if_then247_18;
reg [31:0] main_if_then247_add251;
reg  main_NodeBlock16_Pivot17;
reg  main_LeafBlock14_SwitchLeaf15;
reg  main_LeafBlock12_SwitchLeaf13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then254_arrayidx255;
reg [31:0] main_if_then254_19;
reg [31:0] main_if_then254_add256;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then254_arrayidx257;
reg [31:0] main_if_then254_20;
reg [31:0] main_if_then254_add258;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then261_arrayidx262;
reg [31:0] main_if_then261_21;
reg [31:0] main_if_then261_add263;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then261_arrayidx264;
reg [31:0] main_if_then261_22;
reg [31:0] main_if_then261_add265;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else266_arrayidx267;
reg [31:0] main_if_else266_23;
reg [31:0] main_if_else266_add268;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else266_arrayidx269;
reg [31:0] main_if_else266_24;
reg [31:0] main_if_else266_add270;
reg [31:0] main_if_end274_xi_0;
reg [31:0] main_if_end274_xi_0_reg;
reg [31:0] main_if_end274_xj_0;
reg [31:0] main_if_end274_xj_0_reg;
reg [31:0] main_if_end274_seed_1;
reg [31:0] main_if_end274_seed_1_reg;
reg [28:0] main_if_end274_bit_select12;
reg [31:0] main_if_end274_inc275;
reg [31:0] main_if_end274_inc275_reg;
reg [31:0] main_if_end274_bit_concat13;
reg [31:0] main_if_end274_arrayidx276_sum;
reg [31:0] main_if_end274_arrayidx276_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end274_arrayidx277;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end274_arrayidx277_reg;
reg [31:0] main_if_end274_25;
reg  main_if_end274_cmp278;
reg  main_if_end274_26;
reg  main_if_end274_26_reg;
reg  main_if_end274_or_cond;
reg  main_if_end274_27;
reg  main_if_end274_27_reg;
reg  main_if_end274_or_cond599;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then286_arrayidx289;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then286_arrayidx290;
reg  main_if_else291_cmp292;
reg [31:0] main_if_end296_pos_a_X_1;
reg [31:0] main_if_end296_pos_a_X_1_reg;
reg [31:0] main_if_end296_pos_a_Y_1;
reg [31:0] main_if_end296_pos_a_Y_1_reg;
reg  main_if_end296_cmp297;
reg [1:0] main_if_end296_600;
reg [31:0] main_if_end296_inc275_1;
reg  main_sw_bb301_cmp302;
reg [31:0] main_if_then303_inc304;
reg [31:0] main_if_end305_sub_i1;
reg [31:0] main_if_end305_xor2_i2;
reg [4:0] main_if_end305_rem307;
reg [3:0] main_if_end305_rem307_reg;
reg [31:0] main_if_end305_add308;
reg [31:0] main_if_end305_add308_reg;
reg  main_if_end305_Pivot26;
reg  main_NodeBlock23_Pivot24;
reg  main_LeafBlock21_SwitchLeaf22;
reg  main_LeafBlock19_SwitchLeaf20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx311;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx313;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then317_arrayidx318;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then317_arrayidx320;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then324_arrayidx325;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then324_arrayidx327;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else329_arrayidx330;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else329_arrayidx332;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_pn_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_pn_in_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_pn598_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_pn598_in_reg;
reg [31:0] main_if_end336_pn598;
reg [31:0] main_if_end336_pn;
reg [31:0] main_if_end336_xj_1;
reg [31:0] main_if_end336_xj_1_reg;
reg [31:0] main_if_end336_xi_1;
reg [31:0] main_if_end336_xi_1_reg;
reg [28:0] main_if_end336_bit_select10;
reg [31:0] main_if_end336_bit_concat11;
reg [31:0] main_if_end336_arrayidx338_sum;
reg [31:0] main_if_end336_arrayidx338_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_arrayidx339;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end336_arrayidx339_reg;
reg [31:0] main_if_end336_28;
reg  main_if_end336_cmp340;
reg  main_if_end336_29;
reg  main_if_end336_29_reg;
reg  main_if_end336_or_cond601;
reg  main_if_end336_30;
reg  main_if_end336_30_reg;
reg  main_if_end336_or_cond602;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then349_arrayidx352;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then349_arrayidx353;
reg [31:0] main_if_then349_inc354;
reg [31:0] main_if_then349_inc354_reg;
reg [31:0] main_if_else355_inc337;
reg  main_if_else355_cmp356;
reg  main_sw_bb366_cmp367;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx370;
reg [31:0] main_if_end369_31;
reg [31:0] main_if_end369_31_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx371;
reg [31:0] main_if_end369_32;
reg [31:0] main_if_end369_32_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx372;
reg [31:0] main_if_end369_33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx373;
reg [31:0] main_if_end369_34;
reg [31:0] main_if_end369_sub;
reg [31:0] main_if_end369_sub_reg;
reg  main_if_end369_bit_select9;
reg  main_if_end369_bit_select9_reg;
reg [31:0] main_if_end369_mul;
reg [31:0] main_if_end369_mul_reg;
reg [31:0] main_if_end369_mul_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx377;
reg [31:0] main_if_end369_35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end369_arrayidx378;
reg [31:0] main_if_end369_36;
reg [31:0] main_if_end369_sub379;
reg [31:0] main_if_end369_sub379_reg;
reg  main_if_end369_bit_select8;
reg  main_if_end369_bit_select8_reg;
reg [31:0] main_if_end369_mul382;
reg [31:0] main_if_end369_mul382_reg;
reg [31:0] main_if_end369_diff_pos_y_0;
reg [31:0] main_if_end369_diff_pos_y_0_reg;
reg [31:0] main_if_end369_add384;
reg [31:0] main_if_end369_add384_reg;
reg [31:0] main_if_end369_newEarly_add386;
reg [31:0] main_if_end369_newEarly_add386_reg;
reg [31:0] main_if_end369_newCurOp_add386;
reg [31:0] main_if_end369_newCurOp_add386_reg;
reg [30:0] main_if_end369_div;
reg [4:0] main_if_end369_rem387;
reg [4:0] main_if_end369_rem387_reg;
reg [30:0] main_if_end369_div389;
reg [4:0] main_if_end369_rem390;
reg [31:0] main_if_end369_add391;
reg [31:0] main_if_end369_add391_reg;
reg [31:0] main_if_end369_newEarly_add392;
reg [31:0] main_if_end369_newEarly_add392_reg;
reg [31:0] main_if_end369_newEarly_sub393;
reg [31:0] main_if_end369_newEarly_add394;
reg [31:0] main_if_end369_newCurOp_add394;
reg [31:0] main_if_end369_inc395;
reg [31:0] main_if_end369_inc395_reg;
reg [3:0] main_for_cond399_preheader_i_3609;
reg [3:0] main_for_cond399_preheader_i_3609_reg;
reg [28:0] main_for_cond399_preheader_bit_select;
reg [31:0] main_for_cond399_preheader_bit_concat7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403;
reg [31:0] main_for_cond399_preheader_bit_concat6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_1;
reg [31:0] main_for_cond399_preheader_bit_concat5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_2_reg;
reg [31:0] main_for_cond399_preheader_bit_concat4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_3_reg;
reg [31:0] main_for_cond399_preheader_bit_concat3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_4_reg;
reg [31:0] main_for_cond399_preheader_bit_concat2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_5_reg;
reg [31:0] main_for_cond399_preheader_bit_concat1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_6_reg;
reg [31:0] main_for_cond399_preheader_bit_concat;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond399_preheader_arrayidx403_7_reg;
reg [31:0] main_for_cond399_preheader_37;
reg [31:0] main_for_cond399_preheader_38;
reg [31:0] main_for_cond399_preheader_39;
reg [31:0] main_for_cond399_preheader_40;
reg [31:0] main_for_cond399_preheader_41;
reg [31:0] main_for_cond399_preheader_42;
reg [31:0] main_for_cond399_preheader_43;
reg [31:0] main_for_cond399_preheader_44;
reg [4:0] main_for_cond399_preheader_45;
reg [4:0] main_for_cond399_preheader_45_reg;
reg  main_for_cond399_preheader_exitcond;
reg  main_for_cond399_preheader_exitcond_reg;
reg  main_cleanup_retval_0;
reg  main_cleanup_retval_0_reg;
reg [6:0] main_entry_vla593_address_a;
reg  main_entry_vla593_write_enable_a;
reg [31:0] main_entry_vla593_in_a;
wire [31:0] main_entry_vla593_out_a;
reg [6:0] main_entry_vla593_address_b;
reg  main_entry_vla593_write_enable_b;
reg [31:0] main_entry_vla593_in_b;
wire [31:0] main_entry_vla593_out_b;
reg [6:0] main_entry_vla1594_address_a;
reg  main_entry_vla1594_write_enable_a;
reg [31:0] main_entry_vla1594_in_a;
wire [31:0] main_entry_vla1594_out_a;
reg [6:0] main_entry_vla1594_address_b;
reg  main_entry_vla1594_write_enable_b;
reg [31:0] main_entry_vla1594_in_b;
wire [31:0] main_entry_vla1594_out_b;
reg [5:0] main_entry_vla2595_address_a;
reg  main_entry_vla2595_write_enable_a;
reg [31:0] main_entry_vla2595_in_a;
wire [31:0] main_entry_vla2595_out_a;
reg [5:0] main_entry_vla2595_address_b;
reg  main_entry_vla2595_write_enable_b;
reg [31:0] main_entry_vla2595_in_b;
wire [31:0] main_entry_vla2595_out_b;
reg [5:0] main_entry_vla3596_address_a;
reg  main_entry_vla3596_write_enable_a;
reg [31:0] main_entry_vla3596_in_a;
wire [31:0] main_entry_vla3596_out_a;
reg [5:0] main_entry_vla3596_address_b;
reg  main_entry_vla3596_write_enable_b;
reg [31:0] main_entry_vla3596_in_b;
wire [31:0] main_entry_vla3596_out_b;
reg [5:0] main_entry_vla4597_address_a;
reg  main_entry_vla4597_write_enable_a;
reg [31:0] main_entry_vla4597_in_a;
wire [31:0] main_entry_vla4597_out_a;
reg [5:0] main_entry_vla4597_address_b;
reg  main_entry_vla4597_write_enable_b;
reg [31:0] main_entry_vla4597_in_b;
wire [31:0] main_entry_vla4597_out_b;
reg [31:0] main_signed_divide_32_0_op0;
reg [3:0] main_signed_divide_32_0_op1;
reg  main_signed_divide_32_0_inst_clock;
reg  main_signed_divide_32_0_inst_aclr;
reg  main_signed_divide_32_0_inst_clken;
reg [31:0] main_signed_divide_32_0_inst_numer;
reg [3:0] main_signed_divide_32_0_inst_denom;
wire [31:0] main_signed_divide_32_0_inst_quotient;
wire [3:0] main_signed_divide_32_0_inst_remain;
reg [31:0] divide_main_if_end369_div_temp_out;
reg  divide_main_if_end369_div_en;
reg [30:0] divide_main_if_end369_div_out;
reg [30:0] main_signed_divide_32_0;
reg [31:0] main_signed_modulus_32_0_op0;
reg [5:0] main_signed_modulus_32_0_op1;
reg  main_signed_modulus_32_0_inst_clock;
reg  main_signed_modulus_32_0_inst_aclr;
reg  main_signed_modulus_32_0_inst_clken;
reg [31:0] main_signed_modulus_32_0_inst_numer;
reg [5:0] main_signed_modulus_32_0_inst_denom;
wire [31:0] main_signed_modulus_32_0_inst_quotient;
wire [5:0] main_signed_modulus_32_0_inst_remain;
reg [5:0] divide_main_if_end369_rem387_temp_out;
reg  divide_main_if_end369_rem387_en;
reg [4:0] divide_main_if_end369_rem387_out;
reg [4:0] main_signed_modulus_32_0;
wire [3:0] main_NodeBlock9_Pivot10_op1_temp;
wire [4:0] main_NodeBlock7_Pivot8_op1_temp;
wire [4:0] main_NodeBlock5_Pivot6_op1_temp;
wire [2:0] main_NodeBlock1_Pivot2_op1_temp;
wire [3:0] main_NodeBlock_Pivot_op1_temp;
wire [2:0] main_for_cond147_preheader_bit_concat24_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat23_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat22_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat21_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat20_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat19_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat18_bit_select_operand_2;
wire [2:0] main_for_cond147_preheader_bit_concat17_bit_select_operand_2;
reg [28:0] main_for_end162_rem_width_extended;
wire [2:0] main_for_end162_bit_concat15_bit_select_operand_2;
wire [3:0] main_NodeBlock16_Pivot17_op1_temp;
wire [2:0] main_if_end274_bit_concat13_bit_select_operand_2;
wire [7:0] main_if_else291_cmp292_op1_temp;
wire [2:0] main_if_end305_Pivot26_op1_temp;
wire [3:0] main_NodeBlock23_Pivot24_op1_temp;
wire [2:0] main_if_end336_bit_concat11_bit_select_operand_2;
wire [7:0] main_if_else355_cmp356_op1_temp;
reg [28:0] main_for_cond399_preheader_i_3609_reg_width_extended;
wire [2:0] main_for_cond399_preheader_bit_concat7_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat6_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat5_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat4_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat3_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat2_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat1_bit_select_operand_2;
wire [2:0] main_for_cond399_preheader_bit_concat_bit_select_operand_2;

/*   %div = sdiv i32 %mul.sub, 2, !dbg !423, !MSB !227, !LSB !67, !extendFrom !424*/
lpm_divide main_signed_divide_32_0_inst (
	.clock (main_signed_divide_32_0_inst_clock),
	.aclr (main_signed_divide_32_0_inst_aclr),
	.clken (main_signed_divide_32_0_inst_clken),
	.numer (main_signed_divide_32_0_inst_numer),
	.denom (main_signed_divide_32_0_inst_denom),
	.quotient (main_signed_divide_32_0_inst_quotient),
	.remain (main_signed_divide_32_0_inst_remain)
);

defparam
	main_signed_divide_32_0_inst.lpm_widthn = 32,
	main_signed_divide_32_0_inst.lpm_widthd = 4,
	main_signed_divide_32_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_divide_32_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_divide_32_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_divide_32_0_inst.lpm_pipeline = 32;

/*   %rem387 = srem i32 %mul.sub, 2, !dbg !423, !MSB !425, !LSB !67, !extendFrom !425*/
lpm_divide main_signed_modulus_32_0_inst (
	.clock (main_signed_modulus_32_0_inst_clock),
	.aclr (main_signed_modulus_32_0_inst_aclr),
	.clken (main_signed_modulus_32_0_inst_clken),
	.numer (main_signed_modulus_32_0_inst_numer),
	.denom (main_signed_modulus_32_0_inst_denom),
	.quotient (main_signed_modulus_32_0_inst_quotient),
	.remain (main_signed_modulus_32_0_inst_remain)
);

defparam
	main_signed_modulus_32_0_inst.lpm_widthn = 32,
	main_signed_modulus_32_0_inst.lpm_widthd = 6,
	main_signed_modulus_32_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_modulus_32_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_modulus_32_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_modulus_32_0_inst.lpm_pipeline = 32;



//   %vla593 = alloca [71 x i32], align 4, !dbg !65, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla593 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla593_address_a ),
	.wren_a( main_entry_vla593_write_enable_a ),
	.data_a( main_entry_vla593_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla593_out_a ),
	.address_b( main_entry_vla593_address_b ),
	.wren_b( main_entry_vla593_write_enable_b ),
	.data_b( main_entry_vla593_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla593_out_b )
);
defparam main_entry_vla593.width_a = 32;
defparam main_entry_vla593.widthad_a = 7;
defparam main_entry_vla593.width_be_a = 4;
defparam main_entry_vla593.numwords_a = 71;
defparam main_entry_vla593.width_b = 32;
defparam main_entry_vla593.widthad_b = 7;
defparam main_entry_vla593.width_be_b = 4;
defparam main_entry_vla593.numwords_b = 71;
defparam main_entry_vla593.latency = 1;


//   %vla1594 = alloca [71 x i32], align 4, !dbg !65, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla1594 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla1594_address_a ),
	.wren_a( main_entry_vla1594_write_enable_a ),
	.data_a( main_entry_vla1594_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla1594_out_a ),
	.address_b( main_entry_vla1594_address_b ),
	.wren_b( main_entry_vla1594_write_enable_b ),
	.data_b( main_entry_vla1594_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla1594_out_b )
);
defparam main_entry_vla1594.width_a = 32;
defparam main_entry_vla1594.widthad_a = 7;
defparam main_entry_vla1594.width_be_a = 4;
defparam main_entry_vla1594.numwords_a = 71;
defparam main_entry_vla1594.width_b = 32;
defparam main_entry_vla1594.widthad_b = 7;
defparam main_entry_vla1594.width_be_b = 4;
defparam main_entry_vla1594.numwords_b = 71;
defparam main_entry_vla1594.latency = 1;


//   %vla2595 = alloca [59 x i32], align 4, !dbg !68, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla2595 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla2595_address_a ),
	.wren_a( main_entry_vla2595_write_enable_a ),
	.data_a( main_entry_vla2595_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla2595_out_a ),
	.address_b( main_entry_vla2595_address_b ),
	.wren_b( main_entry_vla2595_write_enable_b ),
	.data_b( main_entry_vla2595_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla2595_out_b )
);
defparam main_entry_vla2595.width_a = 32;
defparam main_entry_vla2595.widthad_a = 6;
defparam main_entry_vla2595.width_be_a = 4;
defparam main_entry_vla2595.numwords_a = 59;
defparam main_entry_vla2595.width_b = 32;
defparam main_entry_vla2595.widthad_b = 6;
defparam main_entry_vla2595.width_be_b = 4;
defparam main_entry_vla2595.numwords_b = 59;
defparam main_entry_vla2595.latency = 1;


//   %vla3596 = alloca [59 x i32], align 4, !dbg !68, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla3596 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla3596_address_a ),
	.wren_a( main_entry_vla3596_write_enable_a ),
	.data_a( main_entry_vla3596_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla3596_out_a ),
	.address_b( main_entry_vla3596_address_b ),
	.wren_b( main_entry_vla3596_write_enable_b ),
	.data_b( main_entry_vla3596_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla3596_out_b )
);
defparam main_entry_vla3596.width_a = 32;
defparam main_entry_vla3596.widthad_a = 6;
defparam main_entry_vla3596.width_be_a = 4;
defparam main_entry_vla3596.numwords_a = 59;
defparam main_entry_vla3596.width_b = 32;
defparam main_entry_vla3596.widthad_b = 6;
defparam main_entry_vla3596.width_be_b = 4;
defparam main_entry_vla3596.numwords_b = 59;
defparam main_entry_vla3596.latency = 1;


//   %vla4597 = alloca [64 x i32], align 4, !dbg !69, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla4597 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla4597_address_a ),
	.wren_a( main_entry_vla4597_write_enable_a ),
	.data_a( main_entry_vla4597_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla4597_out_a ),
	.address_b( main_entry_vla4597_address_b ),
	.wren_b( main_entry_vla4597_write_enable_b ),
	.data_b( main_entry_vla4597_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla4597_out_b )
);
defparam main_entry_vla4597.width_a = 32;
defparam main_entry_vla4597.widthad_a = 6;
defparam main_entry_vla4597.width_be_a = 4;
defparam main_entry_vla4597.numwords_a = 64;
defparam main_entry_vla4597.width_b = 32;
defparam main_entry_vla4597.widthad_b = 6;
defparam main_entry_vla4597.width_be_b = 4;
defparam main_entry_vla4597.numwords_b = 64;
defparam main_entry_vla4597.latency = 1;

/* Unsynthesizable Statements */
/* synthesis translate_off */
always @(posedge clk)
	if (!fsm_stall) begin
	if ((cur_state == LEGUP_F_main_BB_if_then293_325)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_if_then357_377)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_417)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_37));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_37) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_417)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_38));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_38) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_418)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_39));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_39) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_418)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_40));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_40) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_419)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_41));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_41) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_419)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_42));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_42) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_420)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_43));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_43) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_420)) begin
		$write("%3d ", $signed(main_for_cond399_preheader_44));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond399_preheader_44) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_420)) begin
		$write("\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_end411_421)) begin
		$write("\nEvaluation = %d\nEvaluation 1-hop = %d\n", $signed(main_NodeBlock9_sum_mesh_0_reg), $signed(main_NodeBlock9_sum_1hop_0_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_mesh_0_reg) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_1hop_0_reg) === 1'bX) finish <= 0;
	end
end
/* synthesis translate_on */
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  /* synthesis parallel_case */
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_main_BB_entry_1;
LEGUP_F_main_BB_LeafBlock12_309:
	if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then254_310;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else266_316;
LEGUP_F_main_BB_LeafBlock14_308:
	if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then261_313;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else266_316;
LEGUP_F_main_BB_LeafBlock19_364:
	if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then310_365;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else329_368;
LEGUP_F_main_BB_LeafBlock21_363:
	if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then324_367;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else329_368;
LEGUP_F_main_BB_LeafBlock3_5:
	if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd1))
		next_state = LEGUP_F_main_BB_for_cond399_preheader_preheader_7;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_LeafBlock_10:
	if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb_11;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_NodeBlock16_307:
	if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock12_309;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock14_308;
LEGUP_F_main_BB_NodeBlock1_8:
	if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock_10;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock_9;
LEGUP_F_main_BB_NodeBlock23_362:
	if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then317_366;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock21_363;
LEGUP_F_main_BB_NodeBlock5_4:
	if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb366_378;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock3_5;
LEGUP_F_main_BB_NodeBlock7_3:
	if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb301_327;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock5_4;
LEGUP_F_main_BB_NodeBlock9_2:
	if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock1_8;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock7_3;
LEGUP_F_main_BB_NodeBlock9_backedge_6:
		next_state = LEGUP_F_main_BB_NodeBlock9_2;
LEGUP_F_main_BB_NodeBlock_9:
	if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb173_96;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd0))
		next_state = LEGUP_F_main_BB_sw_bb184_100;
LEGUP_F_main_BB_cleanup_422:
		next_state = LEGUP_0;
LEGUP_F_main_BB_entry_1:
		next_state = LEGUP_F_main_BB_NodeBlock9_2;
LEGUP_F_main_BB_for_body157_58:
		next_state = LEGUP_F_main_BB_for_body157_59;
LEGUP_F_main_BB_for_body157_59:
	if ((fsm_stall == 1'd0) && (main_for_body157_exitcond6_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end162_60;
	else if ((fsm_stall == 1'd0) && (main_for_body157_exitcond6_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_body157_58;
LEGUP_F_main_BB_for_body157_preheader_57:
		next_state = LEGUP_F_main_BB_for_body157_58;
LEGUP_F_main_BB_for_cond147_preheader_48:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_49;
LEGUP_F_main_BB_for_cond147_preheader_49:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_50;
LEGUP_F_main_BB_for_cond147_preheader_50:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_51;
LEGUP_F_main_BB_for_cond147_preheader_51:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_52;
LEGUP_F_main_BB_for_cond147_preheader_52:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_53;
LEGUP_F_main_BB_for_cond147_preheader_53:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_54;
LEGUP_F_main_BB_for_cond147_preheader_54:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_55;
LEGUP_F_main_BB_for_cond147_preheader_55:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_56;
LEGUP_F_main_BB_for_cond147_preheader_56:
	if ((fsm_stall == 1'd0) && (main_for_cond147_preheader_exitcond5_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body157_preheader_57;
	else if ((fsm_stall == 1'd0) && (main_for_cond147_preheader_exitcond5_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_cond147_preheader_48;
LEGUP_F_main_BB_for_cond399_preheader_416:
		next_state = LEGUP_F_main_BB_for_cond399_preheader_417;
LEGUP_F_main_BB_for_cond399_preheader_417:
		next_state = LEGUP_F_main_BB_for_cond399_preheader_418;
LEGUP_F_main_BB_for_cond399_preheader_418:
		next_state = LEGUP_F_main_BB_for_cond399_preheader_419;
LEGUP_F_main_BB_for_cond399_preheader_419:
		next_state = LEGUP_F_main_BB_for_cond399_preheader_420;
LEGUP_F_main_BB_for_cond399_preheader_420:
	if ((fsm_stall == 1'd0) && (main_for_cond399_preheader_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end411_421;
	else if ((fsm_stall == 1'd0) && (main_for_cond399_preheader_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_cond399_preheader_416;
LEGUP_F_main_BB_for_cond399_preheader_preheader_7:
		next_state = LEGUP_F_main_BB_for_cond399_preheader_416;
LEGUP_F_main_BB_for_end162_60:
		next_state = LEGUP_F_main_BB_for_end162_61;
LEGUP_F_main_BB_for_end162_61:
		next_state = LEGUP_F_main_BB_for_end162_62;
LEGUP_F_main_BB_for_end162_62:
		next_state = LEGUP_F_main_BB_for_end162_63;
LEGUP_F_main_BB_for_end162_63:
		next_state = LEGUP_F_main_BB_for_end162_64;
LEGUP_F_main_BB_for_end162_64:
		next_state = LEGUP_F_main_BB_for_end162_65;
LEGUP_F_main_BB_for_end162_65:
		next_state = LEGUP_F_main_BB_for_end162_66;
LEGUP_F_main_BB_for_end162_66:
		next_state = LEGUP_F_main_BB_for_end162_67;
LEGUP_F_main_BB_for_end162_67:
		next_state = LEGUP_F_main_BB_for_end162_68;
LEGUP_F_main_BB_for_end162_68:
		next_state = LEGUP_F_main_BB_for_end162_69;
LEGUP_F_main_BB_for_end162_69:
		next_state = LEGUP_F_main_BB_for_end162_70;
LEGUP_F_main_BB_for_end162_70:
		next_state = LEGUP_F_main_BB_for_end162_71;
LEGUP_F_main_BB_for_end162_71:
		next_state = LEGUP_F_main_BB_for_end162_72;
LEGUP_F_main_BB_for_end162_72:
		next_state = LEGUP_F_main_BB_for_end162_73;
LEGUP_F_main_BB_for_end162_73:
		next_state = LEGUP_F_main_BB_for_end162_74;
LEGUP_F_main_BB_for_end162_74:
		next_state = LEGUP_F_main_BB_for_end162_75;
LEGUP_F_main_BB_for_end162_75:
		next_state = LEGUP_F_main_BB_for_end162_76;
LEGUP_F_main_BB_for_end162_76:
		next_state = LEGUP_F_main_BB_for_end162_77;
LEGUP_F_main_BB_for_end162_77:
		next_state = LEGUP_F_main_BB_for_end162_78;
LEGUP_F_main_BB_for_end162_78:
		next_state = LEGUP_F_main_BB_for_end162_79;
LEGUP_F_main_BB_for_end162_79:
		next_state = LEGUP_F_main_BB_for_end162_80;
LEGUP_F_main_BB_for_end162_80:
		next_state = LEGUP_F_main_BB_for_end162_81;
LEGUP_F_main_BB_for_end162_81:
		next_state = LEGUP_F_main_BB_for_end162_82;
LEGUP_F_main_BB_for_end162_82:
		next_state = LEGUP_F_main_BB_for_end162_83;
LEGUP_F_main_BB_for_end162_83:
		next_state = LEGUP_F_main_BB_for_end162_84;
LEGUP_F_main_BB_for_end162_84:
		next_state = LEGUP_F_main_BB_for_end162_85;
LEGUP_F_main_BB_for_end162_85:
		next_state = LEGUP_F_main_BB_for_end162_86;
LEGUP_F_main_BB_for_end162_86:
		next_state = LEGUP_F_main_BB_for_end162_87;
LEGUP_F_main_BB_for_end162_87:
		next_state = LEGUP_F_main_BB_for_end162_88;
LEGUP_F_main_BB_for_end162_88:
		next_state = LEGUP_F_main_BB_for_end162_89;
LEGUP_F_main_BB_for_end162_89:
		next_state = LEGUP_F_main_BB_for_end162_90;
LEGUP_F_main_BB_for_end162_90:
		next_state = LEGUP_F_main_BB_for_end162_91;
LEGUP_F_main_BB_for_end162_91:
		next_state = LEGUP_F_main_BB_for_end162_92;
LEGUP_F_main_BB_for_end162_92:
		next_state = LEGUP_F_main_BB_for_end162_93;
LEGUP_F_main_BB_for_end162_93:
		next_state = LEGUP_F_main_BB_for_end162_94;
LEGUP_F_main_BB_for_end162_94:
		next_state = LEGUP_F_main_BB_for_end162_95;
LEGUP_F_main_BB_for_end162_95:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_for_end411_421:
		next_state = LEGUP_F_main_BB_cleanup_422;
LEGUP_F_main_BB_if_else205_169:
	if ((fsm_stall == 1'd0) && (main_if_else205_cmp206 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then207_170;
	else if ((fsm_stall == 1'd0) && (main_if_else205_cmp206 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else218_204;
LEGUP_F_main_BB_if_else218_204:
		next_state = LEGUP_F_main_BB_if_else218_205;
LEGUP_F_main_BB_if_else218_205:
		next_state = LEGUP_F_main_BB_if_else218_206;
LEGUP_F_main_BB_if_else218_206:
		next_state = LEGUP_F_main_BB_if_else218_207;
LEGUP_F_main_BB_if_else218_207:
		next_state = LEGUP_F_main_BB_if_else218_208;
LEGUP_F_main_BB_if_else218_208:
		next_state = LEGUP_F_main_BB_if_else218_209;
LEGUP_F_main_BB_if_else218_209:
		next_state = LEGUP_F_main_BB_if_else218_210;
LEGUP_F_main_BB_if_else218_210:
		next_state = LEGUP_F_main_BB_if_else218_211;
LEGUP_F_main_BB_if_else218_211:
		next_state = LEGUP_F_main_BB_if_else218_212;
LEGUP_F_main_BB_if_else218_212:
		next_state = LEGUP_F_main_BB_if_else218_213;
LEGUP_F_main_BB_if_else218_213:
		next_state = LEGUP_F_main_BB_if_else218_214;
LEGUP_F_main_BB_if_else218_214:
		next_state = LEGUP_F_main_BB_if_else218_215;
LEGUP_F_main_BB_if_else218_215:
		next_state = LEGUP_F_main_BB_if_else218_216;
LEGUP_F_main_BB_if_else218_216:
		next_state = LEGUP_F_main_BB_if_else218_217;
LEGUP_F_main_BB_if_else218_217:
		next_state = LEGUP_F_main_BB_if_else218_218;
LEGUP_F_main_BB_if_else218_218:
		next_state = LEGUP_F_main_BB_if_else218_219;
LEGUP_F_main_BB_if_else218_219:
		next_state = LEGUP_F_main_BB_if_else218_220;
LEGUP_F_main_BB_if_else218_220:
		next_state = LEGUP_F_main_BB_if_else218_221;
LEGUP_F_main_BB_if_else218_221:
		next_state = LEGUP_F_main_BB_if_else218_222;
LEGUP_F_main_BB_if_else218_222:
		next_state = LEGUP_F_main_BB_if_else218_223;
LEGUP_F_main_BB_if_else218_223:
		next_state = LEGUP_F_main_BB_if_else218_224;
LEGUP_F_main_BB_if_else218_224:
		next_state = LEGUP_F_main_BB_if_else218_225;
LEGUP_F_main_BB_if_else218_225:
		next_state = LEGUP_F_main_BB_if_else218_226;
LEGUP_F_main_BB_if_else218_226:
		next_state = LEGUP_F_main_BB_if_else218_227;
LEGUP_F_main_BB_if_else218_227:
		next_state = LEGUP_F_main_BB_if_else218_228;
LEGUP_F_main_BB_if_else218_228:
		next_state = LEGUP_F_main_BB_if_else218_229;
LEGUP_F_main_BB_if_else218_229:
		next_state = LEGUP_F_main_BB_if_else218_230;
LEGUP_F_main_BB_if_else218_230:
		next_state = LEGUP_F_main_BB_if_else218_231;
LEGUP_F_main_BB_if_else218_231:
		next_state = LEGUP_F_main_BB_if_else218_232;
LEGUP_F_main_BB_if_else218_232:
		next_state = LEGUP_F_main_BB_if_else218_233;
LEGUP_F_main_BB_if_else218_233:
		next_state = LEGUP_F_main_BB_if_else218_234;
LEGUP_F_main_BB_if_else218_234:
		next_state = LEGUP_F_main_BB_if_else218_235;
LEGUP_F_main_BB_if_else218_235:
		next_state = LEGUP_F_main_BB_if_else218_236;
LEGUP_F_main_BB_if_else218_236:
	if ((fsm_stall == 1'd0) && (main_if_else218_cmp219_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then220_237;
	else if ((fsm_stall == 1'd0) && (main_if_else218_cmp219_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else231_270;
LEGUP_F_main_BB_if_else231_270:
		next_state = LEGUP_F_main_BB_if_else231_271;
LEGUP_F_main_BB_if_else231_271:
		next_state = LEGUP_F_main_BB_if_else231_272;
LEGUP_F_main_BB_if_else231_272:
		next_state = LEGUP_F_main_BB_if_else231_273;
LEGUP_F_main_BB_if_else231_273:
		next_state = LEGUP_F_main_BB_if_else231_274;
LEGUP_F_main_BB_if_else231_274:
		next_state = LEGUP_F_main_BB_if_else231_275;
LEGUP_F_main_BB_if_else231_275:
		next_state = LEGUP_F_main_BB_if_else231_276;
LEGUP_F_main_BB_if_else231_276:
		next_state = LEGUP_F_main_BB_if_else231_277;
LEGUP_F_main_BB_if_else231_277:
		next_state = LEGUP_F_main_BB_if_else231_278;
LEGUP_F_main_BB_if_else231_278:
		next_state = LEGUP_F_main_BB_if_else231_279;
LEGUP_F_main_BB_if_else231_279:
		next_state = LEGUP_F_main_BB_if_else231_280;
LEGUP_F_main_BB_if_else231_280:
		next_state = LEGUP_F_main_BB_if_else231_281;
LEGUP_F_main_BB_if_else231_281:
		next_state = LEGUP_F_main_BB_if_else231_282;
LEGUP_F_main_BB_if_else231_282:
		next_state = LEGUP_F_main_BB_if_else231_283;
LEGUP_F_main_BB_if_else231_283:
		next_state = LEGUP_F_main_BB_if_else231_284;
LEGUP_F_main_BB_if_else231_284:
		next_state = LEGUP_F_main_BB_if_else231_285;
LEGUP_F_main_BB_if_else231_285:
		next_state = LEGUP_F_main_BB_if_else231_286;
LEGUP_F_main_BB_if_else231_286:
		next_state = LEGUP_F_main_BB_if_else231_287;
LEGUP_F_main_BB_if_else231_287:
		next_state = LEGUP_F_main_BB_if_else231_288;
LEGUP_F_main_BB_if_else231_288:
		next_state = LEGUP_F_main_BB_if_else231_289;
LEGUP_F_main_BB_if_else231_289:
		next_state = LEGUP_F_main_BB_if_else231_290;
LEGUP_F_main_BB_if_else231_290:
		next_state = LEGUP_F_main_BB_if_else231_291;
LEGUP_F_main_BB_if_else231_291:
		next_state = LEGUP_F_main_BB_if_else231_292;
LEGUP_F_main_BB_if_else231_292:
		next_state = LEGUP_F_main_BB_if_else231_293;
LEGUP_F_main_BB_if_else231_293:
		next_state = LEGUP_F_main_BB_if_else231_294;
LEGUP_F_main_BB_if_else231_294:
		next_state = LEGUP_F_main_BB_if_else231_295;
LEGUP_F_main_BB_if_else231_295:
		next_state = LEGUP_F_main_BB_if_else231_296;
LEGUP_F_main_BB_if_else231_296:
		next_state = LEGUP_F_main_BB_if_else231_297;
LEGUP_F_main_BB_if_else231_297:
		next_state = LEGUP_F_main_BB_if_else231_298;
LEGUP_F_main_BB_if_else231_298:
		next_state = LEGUP_F_main_BB_if_else231_299;
LEGUP_F_main_BB_if_else231_299:
		next_state = LEGUP_F_main_BB_if_else231_300;
LEGUP_F_main_BB_if_else231_300:
		next_state = LEGUP_F_main_BB_if_else231_301;
LEGUP_F_main_BB_if_else231_301:
		next_state = LEGUP_F_main_BB_if_else231_302;
LEGUP_F_main_BB_if_else231_302:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_else245_303:
	if ((fsm_stall == 1'd0) && (main_if_end187_cmp193_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then247_304;
	else if ((fsm_stall == 1'd0) && (main_if_end187_cmp193_reg == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock16_307;
LEGUP_F_main_BB_if_else266_316:
		next_state = LEGUP_F_main_BB_if_else266_317;
LEGUP_F_main_BB_if_else266_317:
		next_state = LEGUP_F_main_BB_if_else266_318;
LEGUP_F_main_BB_if_else266_318:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_else291_324:
	if ((fsm_stall == 1'd0) && (main_if_else291_cmp292 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then293_325;
	else if ((fsm_stall == 1'd0) && (main_if_else291_cmp292 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end296_326;
LEGUP_F_main_BB_if_else329_368:
		next_state = LEGUP_F_main_BB_if_end336_369;
LEGUP_F_main_BB_if_else355_376:
	if ((fsm_stall == 1'd0) && (main_if_else355_cmp356 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then357_377;
	else if ((fsm_stall == 1'd0) && (main_if_else355_cmp356 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end187_101:
		next_state = LEGUP_F_main_BB_if_end187_102;
LEGUP_F_main_BB_if_end187_102:
		next_state = LEGUP_F_main_BB_if_end187_103;
LEGUP_F_main_BB_if_end187_103:
		next_state = LEGUP_F_main_BB_if_end187_104;
LEGUP_F_main_BB_if_end187_104:
		next_state = LEGUP_F_main_BB_if_end187_105;
LEGUP_F_main_BB_if_end187_105:
		next_state = LEGUP_F_main_BB_if_end187_106;
LEGUP_F_main_BB_if_end187_106:
		next_state = LEGUP_F_main_BB_if_end187_107;
LEGUP_F_main_BB_if_end187_107:
		next_state = LEGUP_F_main_BB_if_end187_108;
LEGUP_F_main_BB_if_end187_108:
		next_state = LEGUP_F_main_BB_if_end187_109;
LEGUP_F_main_BB_if_end187_109:
		next_state = LEGUP_F_main_BB_if_end187_110;
LEGUP_F_main_BB_if_end187_110:
		next_state = LEGUP_F_main_BB_if_end187_111;
LEGUP_F_main_BB_if_end187_111:
		next_state = LEGUP_F_main_BB_if_end187_112;
LEGUP_F_main_BB_if_end187_112:
		next_state = LEGUP_F_main_BB_if_end187_113;
LEGUP_F_main_BB_if_end187_113:
		next_state = LEGUP_F_main_BB_if_end187_114;
LEGUP_F_main_BB_if_end187_114:
		next_state = LEGUP_F_main_BB_if_end187_115;
LEGUP_F_main_BB_if_end187_115:
		next_state = LEGUP_F_main_BB_if_end187_116;
LEGUP_F_main_BB_if_end187_116:
		next_state = LEGUP_F_main_BB_if_end187_117;
LEGUP_F_main_BB_if_end187_117:
		next_state = LEGUP_F_main_BB_if_end187_118;
LEGUP_F_main_BB_if_end187_118:
		next_state = LEGUP_F_main_BB_if_end187_119;
LEGUP_F_main_BB_if_end187_119:
		next_state = LEGUP_F_main_BB_if_end187_120;
LEGUP_F_main_BB_if_end187_120:
		next_state = LEGUP_F_main_BB_if_end187_121;
LEGUP_F_main_BB_if_end187_121:
		next_state = LEGUP_F_main_BB_if_end187_122;
LEGUP_F_main_BB_if_end187_122:
		next_state = LEGUP_F_main_BB_if_end187_123;
LEGUP_F_main_BB_if_end187_123:
		next_state = LEGUP_F_main_BB_if_end187_124;
LEGUP_F_main_BB_if_end187_124:
		next_state = LEGUP_F_main_BB_if_end187_125;
LEGUP_F_main_BB_if_end187_125:
		next_state = LEGUP_F_main_BB_if_end187_126;
LEGUP_F_main_BB_if_end187_126:
		next_state = LEGUP_F_main_BB_if_end187_127;
LEGUP_F_main_BB_if_end187_127:
		next_state = LEGUP_F_main_BB_if_end187_128;
LEGUP_F_main_BB_if_end187_128:
		next_state = LEGUP_F_main_BB_if_end187_129;
LEGUP_F_main_BB_if_end187_129:
		next_state = LEGUP_F_main_BB_if_end187_130;
LEGUP_F_main_BB_if_end187_130:
		next_state = LEGUP_F_main_BB_if_end187_131;
LEGUP_F_main_BB_if_end187_131:
		next_state = LEGUP_F_main_BB_if_end187_132;
LEGUP_F_main_BB_if_end187_132:
		next_state = LEGUP_F_main_BB_if_end187_133;
LEGUP_F_main_BB_if_end187_133:
	if ((fsm_stall == 1'd0) && (main_if_end187_cmp191_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then192_134;
	else if ((fsm_stall == 1'd0) && (main_if_end187_cmp191_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else245_303;
LEGUP_F_main_BB_if_end274_319:
		next_state = LEGUP_F_main_BB_if_end274_320;
LEGUP_F_main_BB_if_end274_320:
		next_state = LEGUP_F_main_BB_if_end274_321;
LEGUP_F_main_BB_if_end274_321:
	if ((fsm_stall == 1'd0) && (main_if_end274_or_cond599 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then286_322;
	else if ((fsm_stall == 1'd0) && (main_if_end274_or_cond599 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else291_324;
LEGUP_F_main_BB_if_end296_326:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end305_329:
		next_state = LEGUP_F_main_BB_if_end305_330;
LEGUP_F_main_BB_if_end305_330:
		next_state = LEGUP_F_main_BB_if_end305_331;
LEGUP_F_main_BB_if_end305_331:
		next_state = LEGUP_F_main_BB_if_end305_332;
LEGUP_F_main_BB_if_end305_332:
		next_state = LEGUP_F_main_BB_if_end305_333;
LEGUP_F_main_BB_if_end305_333:
		next_state = LEGUP_F_main_BB_if_end305_334;
LEGUP_F_main_BB_if_end305_334:
		next_state = LEGUP_F_main_BB_if_end305_335;
LEGUP_F_main_BB_if_end305_335:
		next_state = LEGUP_F_main_BB_if_end305_336;
LEGUP_F_main_BB_if_end305_336:
		next_state = LEGUP_F_main_BB_if_end305_337;
LEGUP_F_main_BB_if_end305_337:
		next_state = LEGUP_F_main_BB_if_end305_338;
LEGUP_F_main_BB_if_end305_338:
		next_state = LEGUP_F_main_BB_if_end305_339;
LEGUP_F_main_BB_if_end305_339:
		next_state = LEGUP_F_main_BB_if_end305_340;
LEGUP_F_main_BB_if_end305_340:
		next_state = LEGUP_F_main_BB_if_end305_341;
LEGUP_F_main_BB_if_end305_341:
		next_state = LEGUP_F_main_BB_if_end305_342;
LEGUP_F_main_BB_if_end305_342:
		next_state = LEGUP_F_main_BB_if_end305_343;
LEGUP_F_main_BB_if_end305_343:
		next_state = LEGUP_F_main_BB_if_end305_344;
LEGUP_F_main_BB_if_end305_344:
		next_state = LEGUP_F_main_BB_if_end305_345;
LEGUP_F_main_BB_if_end305_345:
		next_state = LEGUP_F_main_BB_if_end305_346;
LEGUP_F_main_BB_if_end305_346:
		next_state = LEGUP_F_main_BB_if_end305_347;
LEGUP_F_main_BB_if_end305_347:
		next_state = LEGUP_F_main_BB_if_end305_348;
LEGUP_F_main_BB_if_end305_348:
		next_state = LEGUP_F_main_BB_if_end305_349;
LEGUP_F_main_BB_if_end305_349:
		next_state = LEGUP_F_main_BB_if_end305_350;
LEGUP_F_main_BB_if_end305_350:
		next_state = LEGUP_F_main_BB_if_end305_351;
LEGUP_F_main_BB_if_end305_351:
		next_state = LEGUP_F_main_BB_if_end305_352;
LEGUP_F_main_BB_if_end305_352:
		next_state = LEGUP_F_main_BB_if_end305_353;
LEGUP_F_main_BB_if_end305_353:
		next_state = LEGUP_F_main_BB_if_end305_354;
LEGUP_F_main_BB_if_end305_354:
		next_state = LEGUP_F_main_BB_if_end305_355;
LEGUP_F_main_BB_if_end305_355:
		next_state = LEGUP_F_main_BB_if_end305_356;
LEGUP_F_main_BB_if_end305_356:
		next_state = LEGUP_F_main_BB_if_end305_357;
LEGUP_F_main_BB_if_end305_357:
		next_state = LEGUP_F_main_BB_if_end305_358;
LEGUP_F_main_BB_if_end305_358:
		next_state = LEGUP_F_main_BB_if_end305_359;
LEGUP_F_main_BB_if_end305_359:
		next_state = LEGUP_F_main_BB_if_end305_360;
LEGUP_F_main_BB_if_end305_360:
		next_state = LEGUP_F_main_BB_if_end305_361;
LEGUP_F_main_BB_if_end305_361:
	if ((fsm_stall == 1'd0) && (main_if_end305_Pivot26 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock19_364;
	else if ((fsm_stall == 1'd0) && (main_if_end305_Pivot26 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock23_362;
LEGUP_F_main_BB_if_end336_369:
		next_state = LEGUP_F_main_BB_if_end336_370;
LEGUP_F_main_BB_if_end336_370:
		next_state = LEGUP_F_main_BB_if_end336_371;
LEGUP_F_main_BB_if_end336_371:
		next_state = LEGUP_F_main_BB_if_end336_372;
LEGUP_F_main_BB_if_end336_372:
		next_state = LEGUP_F_main_BB_if_end336_373;
LEGUP_F_main_BB_if_end336_373:
	if ((fsm_stall == 1'd0) && (main_if_end336_or_cond602 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then349_374;
	else if ((fsm_stall == 1'd0) && (main_if_end336_or_cond602 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else355_376;
LEGUP_F_main_BB_if_end369_379:
		next_state = LEGUP_F_main_BB_if_end369_380;
LEGUP_F_main_BB_if_end369_380:
		next_state = LEGUP_F_main_BB_if_end369_381;
LEGUP_F_main_BB_if_end369_381:
		next_state = LEGUP_F_main_BB_if_end369_382;
LEGUP_F_main_BB_if_end369_382:
		next_state = LEGUP_F_main_BB_if_end369_383;
LEGUP_F_main_BB_if_end369_383:
		next_state = LEGUP_F_main_BB_if_end369_384;
LEGUP_F_main_BB_if_end369_384:
		next_state = LEGUP_F_main_BB_if_end369_385;
LEGUP_F_main_BB_if_end369_385:
		next_state = LEGUP_F_main_BB_if_end369_386;
LEGUP_F_main_BB_if_end369_386:
		next_state = LEGUP_F_main_BB_if_end369_387;
LEGUP_F_main_BB_if_end369_387:
		next_state = LEGUP_F_main_BB_if_end369_388;
LEGUP_F_main_BB_if_end369_388:
		next_state = LEGUP_F_main_BB_if_end369_389;
LEGUP_F_main_BB_if_end369_389:
		next_state = LEGUP_F_main_BB_if_end369_390;
LEGUP_F_main_BB_if_end369_390:
		next_state = LEGUP_F_main_BB_if_end369_391;
LEGUP_F_main_BB_if_end369_391:
		next_state = LEGUP_F_main_BB_if_end369_392;
LEGUP_F_main_BB_if_end369_392:
		next_state = LEGUP_F_main_BB_if_end369_393;
LEGUP_F_main_BB_if_end369_393:
		next_state = LEGUP_F_main_BB_if_end369_394;
LEGUP_F_main_BB_if_end369_394:
		next_state = LEGUP_F_main_BB_if_end369_395;
LEGUP_F_main_BB_if_end369_395:
		next_state = LEGUP_F_main_BB_if_end369_396;
LEGUP_F_main_BB_if_end369_396:
		next_state = LEGUP_F_main_BB_if_end369_397;
LEGUP_F_main_BB_if_end369_397:
		next_state = LEGUP_F_main_BB_if_end369_398;
LEGUP_F_main_BB_if_end369_398:
		next_state = LEGUP_F_main_BB_if_end369_399;
LEGUP_F_main_BB_if_end369_399:
		next_state = LEGUP_F_main_BB_if_end369_400;
LEGUP_F_main_BB_if_end369_400:
		next_state = LEGUP_F_main_BB_if_end369_401;
LEGUP_F_main_BB_if_end369_401:
		next_state = LEGUP_F_main_BB_if_end369_402;
LEGUP_F_main_BB_if_end369_402:
		next_state = LEGUP_F_main_BB_if_end369_403;
LEGUP_F_main_BB_if_end369_403:
		next_state = LEGUP_F_main_BB_if_end369_404;
LEGUP_F_main_BB_if_end369_404:
		next_state = LEGUP_F_main_BB_if_end369_405;
LEGUP_F_main_BB_if_end369_405:
		next_state = LEGUP_F_main_BB_if_end369_406;
LEGUP_F_main_BB_if_end369_406:
		next_state = LEGUP_F_main_BB_if_end369_407;
LEGUP_F_main_BB_if_end369_407:
		next_state = LEGUP_F_main_BB_if_end369_408;
LEGUP_F_main_BB_if_end369_408:
		next_state = LEGUP_F_main_BB_if_end369_409;
LEGUP_F_main_BB_if_end369_409:
		next_state = LEGUP_F_main_BB_if_end369_410;
LEGUP_F_main_BB_if_end369_410:
		next_state = LEGUP_F_main_BB_if_end369_411;
LEGUP_F_main_BB_if_end369_411:
		next_state = LEGUP_F_main_BB_if_end369_412;
LEGUP_F_main_BB_if_end369_412:
		next_state = LEGUP_F_main_BB_if_end369_413;
LEGUP_F_main_BB_if_end369_413:
		next_state = LEGUP_F_main_BB_if_end369_414;
LEGUP_F_main_BB_if_end369_414:
		next_state = LEGUP_F_main_BB_if_end369_415;
LEGUP_F_main_BB_if_end369_415:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end_97:
		next_state = LEGUP_F_main_BB_if_end_98;
LEGUP_F_main_BB_if_end_98:
		next_state = LEGUP_F_main_BB_if_end_99;
LEGUP_F_main_BB_if_end_99:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then192_134:
	if ((fsm_stall == 1'd0) && (main_if_end187_cmp193_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then194_135;
	else if ((fsm_stall == 1'd0) && (main_if_end187_cmp193_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else205_169;
LEGUP_F_main_BB_if_then194_135:
		next_state = LEGUP_F_main_BB_if_then194_136;
LEGUP_F_main_BB_if_then194_136:
		next_state = LEGUP_F_main_BB_if_then194_137;
LEGUP_F_main_BB_if_then194_137:
		next_state = LEGUP_F_main_BB_if_then194_138;
LEGUP_F_main_BB_if_then194_138:
		next_state = LEGUP_F_main_BB_if_then194_139;
LEGUP_F_main_BB_if_then194_139:
		next_state = LEGUP_F_main_BB_if_then194_140;
LEGUP_F_main_BB_if_then194_140:
		next_state = LEGUP_F_main_BB_if_then194_141;
LEGUP_F_main_BB_if_then194_141:
		next_state = LEGUP_F_main_BB_if_then194_142;
LEGUP_F_main_BB_if_then194_142:
		next_state = LEGUP_F_main_BB_if_then194_143;
LEGUP_F_main_BB_if_then194_143:
		next_state = LEGUP_F_main_BB_if_then194_144;
LEGUP_F_main_BB_if_then194_144:
		next_state = LEGUP_F_main_BB_if_then194_145;
LEGUP_F_main_BB_if_then194_145:
		next_state = LEGUP_F_main_BB_if_then194_146;
LEGUP_F_main_BB_if_then194_146:
		next_state = LEGUP_F_main_BB_if_then194_147;
LEGUP_F_main_BB_if_then194_147:
		next_state = LEGUP_F_main_BB_if_then194_148;
LEGUP_F_main_BB_if_then194_148:
		next_state = LEGUP_F_main_BB_if_then194_149;
LEGUP_F_main_BB_if_then194_149:
		next_state = LEGUP_F_main_BB_if_then194_150;
LEGUP_F_main_BB_if_then194_150:
		next_state = LEGUP_F_main_BB_if_then194_151;
LEGUP_F_main_BB_if_then194_151:
		next_state = LEGUP_F_main_BB_if_then194_152;
LEGUP_F_main_BB_if_then194_152:
		next_state = LEGUP_F_main_BB_if_then194_153;
LEGUP_F_main_BB_if_then194_153:
		next_state = LEGUP_F_main_BB_if_then194_154;
LEGUP_F_main_BB_if_then194_154:
		next_state = LEGUP_F_main_BB_if_then194_155;
LEGUP_F_main_BB_if_then194_155:
		next_state = LEGUP_F_main_BB_if_then194_156;
LEGUP_F_main_BB_if_then194_156:
		next_state = LEGUP_F_main_BB_if_then194_157;
LEGUP_F_main_BB_if_then194_157:
		next_state = LEGUP_F_main_BB_if_then194_158;
LEGUP_F_main_BB_if_then194_158:
		next_state = LEGUP_F_main_BB_if_then194_159;
LEGUP_F_main_BB_if_then194_159:
		next_state = LEGUP_F_main_BB_if_then194_160;
LEGUP_F_main_BB_if_then194_160:
		next_state = LEGUP_F_main_BB_if_then194_161;
LEGUP_F_main_BB_if_then194_161:
		next_state = LEGUP_F_main_BB_if_then194_162;
LEGUP_F_main_BB_if_then194_162:
		next_state = LEGUP_F_main_BB_if_then194_163;
LEGUP_F_main_BB_if_then194_163:
		next_state = LEGUP_F_main_BB_if_then194_164;
LEGUP_F_main_BB_if_then194_164:
		next_state = LEGUP_F_main_BB_if_then194_165;
LEGUP_F_main_BB_if_then194_165:
		next_state = LEGUP_F_main_BB_if_then194_166;
LEGUP_F_main_BB_if_then194_166:
		next_state = LEGUP_F_main_BB_if_then194_167;
LEGUP_F_main_BB_if_then194_167:
		next_state = LEGUP_F_main_BB_if_then194_168;
LEGUP_F_main_BB_if_then194_168:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then207_170:
		next_state = LEGUP_F_main_BB_if_then207_171;
LEGUP_F_main_BB_if_then207_171:
		next_state = LEGUP_F_main_BB_if_then207_172;
LEGUP_F_main_BB_if_then207_172:
		next_state = LEGUP_F_main_BB_if_then207_173;
LEGUP_F_main_BB_if_then207_173:
		next_state = LEGUP_F_main_BB_if_then207_174;
LEGUP_F_main_BB_if_then207_174:
		next_state = LEGUP_F_main_BB_if_then207_175;
LEGUP_F_main_BB_if_then207_175:
		next_state = LEGUP_F_main_BB_if_then207_176;
LEGUP_F_main_BB_if_then207_176:
		next_state = LEGUP_F_main_BB_if_then207_177;
LEGUP_F_main_BB_if_then207_177:
		next_state = LEGUP_F_main_BB_if_then207_178;
LEGUP_F_main_BB_if_then207_178:
		next_state = LEGUP_F_main_BB_if_then207_179;
LEGUP_F_main_BB_if_then207_179:
		next_state = LEGUP_F_main_BB_if_then207_180;
LEGUP_F_main_BB_if_then207_180:
		next_state = LEGUP_F_main_BB_if_then207_181;
LEGUP_F_main_BB_if_then207_181:
		next_state = LEGUP_F_main_BB_if_then207_182;
LEGUP_F_main_BB_if_then207_182:
		next_state = LEGUP_F_main_BB_if_then207_183;
LEGUP_F_main_BB_if_then207_183:
		next_state = LEGUP_F_main_BB_if_then207_184;
LEGUP_F_main_BB_if_then207_184:
		next_state = LEGUP_F_main_BB_if_then207_185;
LEGUP_F_main_BB_if_then207_185:
		next_state = LEGUP_F_main_BB_if_then207_186;
LEGUP_F_main_BB_if_then207_186:
		next_state = LEGUP_F_main_BB_if_then207_187;
LEGUP_F_main_BB_if_then207_187:
		next_state = LEGUP_F_main_BB_if_then207_188;
LEGUP_F_main_BB_if_then207_188:
		next_state = LEGUP_F_main_BB_if_then207_189;
LEGUP_F_main_BB_if_then207_189:
		next_state = LEGUP_F_main_BB_if_then207_190;
LEGUP_F_main_BB_if_then207_190:
		next_state = LEGUP_F_main_BB_if_then207_191;
LEGUP_F_main_BB_if_then207_191:
		next_state = LEGUP_F_main_BB_if_then207_192;
LEGUP_F_main_BB_if_then207_192:
		next_state = LEGUP_F_main_BB_if_then207_193;
LEGUP_F_main_BB_if_then207_193:
		next_state = LEGUP_F_main_BB_if_then207_194;
LEGUP_F_main_BB_if_then207_194:
		next_state = LEGUP_F_main_BB_if_then207_195;
LEGUP_F_main_BB_if_then207_195:
		next_state = LEGUP_F_main_BB_if_then207_196;
LEGUP_F_main_BB_if_then207_196:
		next_state = LEGUP_F_main_BB_if_then207_197;
LEGUP_F_main_BB_if_then207_197:
		next_state = LEGUP_F_main_BB_if_then207_198;
LEGUP_F_main_BB_if_then207_198:
		next_state = LEGUP_F_main_BB_if_then207_199;
LEGUP_F_main_BB_if_then207_199:
		next_state = LEGUP_F_main_BB_if_then207_200;
LEGUP_F_main_BB_if_then207_200:
		next_state = LEGUP_F_main_BB_if_then207_201;
LEGUP_F_main_BB_if_then207_201:
		next_state = LEGUP_F_main_BB_if_then207_202;
LEGUP_F_main_BB_if_then207_202:
		next_state = LEGUP_F_main_BB_if_then207_203;
LEGUP_F_main_BB_if_then207_203:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then220_237:
		next_state = LEGUP_F_main_BB_if_then220_238;
LEGUP_F_main_BB_if_then220_238:
		next_state = LEGUP_F_main_BB_if_then220_239;
LEGUP_F_main_BB_if_then220_239:
		next_state = LEGUP_F_main_BB_if_then220_240;
LEGUP_F_main_BB_if_then220_240:
		next_state = LEGUP_F_main_BB_if_then220_241;
LEGUP_F_main_BB_if_then220_241:
		next_state = LEGUP_F_main_BB_if_then220_242;
LEGUP_F_main_BB_if_then220_242:
		next_state = LEGUP_F_main_BB_if_then220_243;
LEGUP_F_main_BB_if_then220_243:
		next_state = LEGUP_F_main_BB_if_then220_244;
LEGUP_F_main_BB_if_then220_244:
		next_state = LEGUP_F_main_BB_if_then220_245;
LEGUP_F_main_BB_if_then220_245:
		next_state = LEGUP_F_main_BB_if_then220_246;
LEGUP_F_main_BB_if_then220_246:
		next_state = LEGUP_F_main_BB_if_then220_247;
LEGUP_F_main_BB_if_then220_247:
		next_state = LEGUP_F_main_BB_if_then220_248;
LEGUP_F_main_BB_if_then220_248:
		next_state = LEGUP_F_main_BB_if_then220_249;
LEGUP_F_main_BB_if_then220_249:
		next_state = LEGUP_F_main_BB_if_then220_250;
LEGUP_F_main_BB_if_then220_250:
		next_state = LEGUP_F_main_BB_if_then220_251;
LEGUP_F_main_BB_if_then220_251:
		next_state = LEGUP_F_main_BB_if_then220_252;
LEGUP_F_main_BB_if_then220_252:
		next_state = LEGUP_F_main_BB_if_then220_253;
LEGUP_F_main_BB_if_then220_253:
		next_state = LEGUP_F_main_BB_if_then220_254;
LEGUP_F_main_BB_if_then220_254:
		next_state = LEGUP_F_main_BB_if_then220_255;
LEGUP_F_main_BB_if_then220_255:
		next_state = LEGUP_F_main_BB_if_then220_256;
LEGUP_F_main_BB_if_then220_256:
		next_state = LEGUP_F_main_BB_if_then220_257;
LEGUP_F_main_BB_if_then220_257:
		next_state = LEGUP_F_main_BB_if_then220_258;
LEGUP_F_main_BB_if_then220_258:
		next_state = LEGUP_F_main_BB_if_then220_259;
LEGUP_F_main_BB_if_then220_259:
		next_state = LEGUP_F_main_BB_if_then220_260;
LEGUP_F_main_BB_if_then220_260:
		next_state = LEGUP_F_main_BB_if_then220_261;
LEGUP_F_main_BB_if_then220_261:
		next_state = LEGUP_F_main_BB_if_then220_262;
LEGUP_F_main_BB_if_then220_262:
		next_state = LEGUP_F_main_BB_if_then220_263;
LEGUP_F_main_BB_if_then220_263:
		next_state = LEGUP_F_main_BB_if_then220_264;
LEGUP_F_main_BB_if_then220_264:
		next_state = LEGUP_F_main_BB_if_then220_265;
LEGUP_F_main_BB_if_then220_265:
		next_state = LEGUP_F_main_BB_if_then220_266;
LEGUP_F_main_BB_if_then220_266:
		next_state = LEGUP_F_main_BB_if_then220_267;
LEGUP_F_main_BB_if_then220_267:
		next_state = LEGUP_F_main_BB_if_then220_268;
LEGUP_F_main_BB_if_then220_268:
		next_state = LEGUP_F_main_BB_if_then220_269;
LEGUP_F_main_BB_if_then220_269:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then247_304:
		next_state = LEGUP_F_main_BB_if_then247_305;
LEGUP_F_main_BB_if_then247_305:
		next_state = LEGUP_F_main_BB_if_then247_306;
LEGUP_F_main_BB_if_then247_306:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then254_310:
		next_state = LEGUP_F_main_BB_if_then254_311;
LEGUP_F_main_BB_if_then254_311:
		next_state = LEGUP_F_main_BB_if_then254_312;
LEGUP_F_main_BB_if_then254_312:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then261_313:
		next_state = LEGUP_F_main_BB_if_then261_314;
LEGUP_F_main_BB_if_then261_314:
		next_state = LEGUP_F_main_BB_if_then261_315;
LEGUP_F_main_BB_if_then261_315:
		next_state = LEGUP_F_main_BB_if_end274_319;
LEGUP_F_main_BB_if_then286_322:
		next_state = LEGUP_F_main_BB_if_then286_323;
LEGUP_F_main_BB_if_then286_323:
		next_state = LEGUP_F_main_BB_if_end296_326;
LEGUP_F_main_BB_if_then293_325:
		next_state = LEGUP_F_main_BB_cleanup_422;
LEGUP_F_main_BB_if_then303_328:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then310_365:
		next_state = LEGUP_F_main_BB_if_end336_369;
LEGUP_F_main_BB_if_then317_366:
		next_state = LEGUP_F_main_BB_if_end336_369;
LEGUP_F_main_BB_if_then324_367:
		next_state = LEGUP_F_main_BB_if_end336_369;
LEGUP_F_main_BB_if_then349_374:
		next_state = LEGUP_F_main_BB_if_then349_375;
LEGUP_F_main_BB_if_then349_375:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then357_377:
		next_state = LEGUP_F_main_BB_cleanup_422;
LEGUP_F_main_BB_sw_bb173_96:
	if ((fsm_stall == 1'd0) && (main_sw_bb173_cmp174 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
	else if ((fsm_stall == 1'd0) && (main_sw_bb173_cmp174 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end_97;
LEGUP_F_main_BB_sw_bb184_100:
	if ((fsm_stall == 1'd0) && (main_sw_bb184_cmp185 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end187_101;
	else if ((fsm_stall == 1'd0) && (main_sw_bb184_cmp185 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_sw_bb301_327:
	if ((fsm_stall == 1'd0) && (main_sw_bb301_cmp302 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end305_329;
	else if ((fsm_stall == 1'd0) && (main_sw_bb301_cmp302 == 1'd0))
		next_state = LEGUP_F_main_BB_if_then303_328;
LEGUP_F_main_BB_sw_bb366_378:
	if ((fsm_stall == 1'd0) && (main_sw_bb366_cmp367 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
	else if ((fsm_stall == 1'd0) && (main_sw_bb366_cmp367 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end369_379;
LEGUP_F_main_BB_sw_bb_11:
		next_state = LEGUP_F_main_BB_sw_bb_12;
LEGUP_F_main_BB_sw_bb_12:
		next_state = LEGUP_F_main_BB_sw_bb_13;
LEGUP_F_main_BB_sw_bb_13:
		next_state = LEGUP_F_main_BB_sw_bb_14;
LEGUP_F_main_BB_sw_bb_14:
		next_state = LEGUP_F_main_BB_sw_bb_15;
LEGUP_F_main_BB_sw_bb_15:
		next_state = LEGUP_F_main_BB_sw_bb_16;
LEGUP_F_main_BB_sw_bb_16:
		next_state = LEGUP_F_main_BB_sw_bb_17;
LEGUP_F_main_BB_sw_bb_17:
		next_state = LEGUP_F_main_BB_sw_bb_18;
LEGUP_F_main_BB_sw_bb_18:
		next_state = LEGUP_F_main_BB_sw_bb_19;
LEGUP_F_main_BB_sw_bb_19:
		next_state = LEGUP_F_main_BB_sw_bb_20;
LEGUP_F_main_BB_sw_bb_20:
		next_state = LEGUP_F_main_BB_sw_bb_21;
LEGUP_F_main_BB_sw_bb_21:
		next_state = LEGUP_F_main_BB_sw_bb_22;
LEGUP_F_main_BB_sw_bb_22:
		next_state = LEGUP_F_main_BB_sw_bb_23;
LEGUP_F_main_BB_sw_bb_23:
		next_state = LEGUP_F_main_BB_sw_bb_24;
LEGUP_F_main_BB_sw_bb_24:
		next_state = LEGUP_F_main_BB_sw_bb_25;
LEGUP_F_main_BB_sw_bb_25:
		next_state = LEGUP_F_main_BB_sw_bb_26;
LEGUP_F_main_BB_sw_bb_26:
		next_state = LEGUP_F_main_BB_sw_bb_27;
LEGUP_F_main_BB_sw_bb_27:
		next_state = LEGUP_F_main_BB_sw_bb_28;
LEGUP_F_main_BB_sw_bb_28:
		next_state = LEGUP_F_main_BB_sw_bb_29;
LEGUP_F_main_BB_sw_bb_29:
		next_state = LEGUP_F_main_BB_sw_bb_30;
LEGUP_F_main_BB_sw_bb_30:
		next_state = LEGUP_F_main_BB_sw_bb_31;
LEGUP_F_main_BB_sw_bb_31:
		next_state = LEGUP_F_main_BB_sw_bb_32;
LEGUP_F_main_BB_sw_bb_32:
		next_state = LEGUP_F_main_BB_sw_bb_33;
LEGUP_F_main_BB_sw_bb_33:
		next_state = LEGUP_F_main_BB_sw_bb_34;
LEGUP_F_main_BB_sw_bb_34:
		next_state = LEGUP_F_main_BB_sw_bb_35;
LEGUP_F_main_BB_sw_bb_35:
		next_state = LEGUP_F_main_BB_sw_bb_36;
LEGUP_F_main_BB_sw_bb_36:
		next_state = LEGUP_F_main_BB_sw_bb_37;
LEGUP_F_main_BB_sw_bb_37:
		next_state = LEGUP_F_main_BB_sw_bb_38;
LEGUP_F_main_BB_sw_bb_38:
		next_state = LEGUP_F_main_BB_sw_bb_39;
LEGUP_F_main_BB_sw_bb_39:
		next_state = LEGUP_F_main_BB_sw_bb_40;
LEGUP_F_main_BB_sw_bb_40:
		next_state = LEGUP_F_main_BB_sw_bb_41;
LEGUP_F_main_BB_sw_bb_41:
		next_state = LEGUP_F_main_BB_sw_bb_42;
LEGUP_F_main_BB_sw_bb_42:
		next_state = LEGUP_F_main_BB_sw_bb_43;
LEGUP_F_main_BB_sw_bb_43:
		next_state = LEGUP_F_main_BB_sw_bb_44;
LEGUP_F_main_BB_sw_bb_44:
		next_state = LEGUP_F_main_BB_sw_bb_45;
LEGUP_F_main_BB_sw_bb_45:
		next_state = LEGUP_F_main_BB_sw_bb_46;
LEGUP_F_main_BB_sw_bb_46:
		next_state = LEGUP_F_main_BB_sw_bb_47;
LEGUP_F_main_BB_sw_bb_47:
		next_state = LEGUP_F_main_BB_for_cond147_preheader_48;
default:
	next_state = cur_state;
endcase

end
assign fsm_stall = 1'd0;
assign main_entry_vla1594_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_vla1594_sub_reg <= main_entry_vla1594_sub;
	end
end
assign main_entry_vla593_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_vla593_sub_reg <= main_entry_vla593_sub;
	end
end
assign main_entry_arrayidx6 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx6_reg <= main_entry_arrayidx6;
	end
end
assign main_entry_arrayidx7 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx7_reg <= main_entry_arrayidx7;
	end
end
assign main_entry_arrayidx8 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx8_reg <= main_entry_arrayidx8;
	end
end
assign main_entry_arrayidx9 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx9_reg <= main_entry_arrayidx9;
	end
end
assign main_entry_arrayidx10 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx10_reg <= main_entry_arrayidx10;
	end
end
assign main_entry_arrayidx11 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx11_reg <= main_entry_arrayidx11;
	end
end
assign main_entry_arrayidx12 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx12_reg <= main_entry_arrayidx12;
	end
end
assign main_entry_arrayidx13 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx13_reg <= main_entry_arrayidx13;
	end
end
assign main_entry_arrayidx14 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx14_reg <= main_entry_arrayidx14;
	end
end
assign main_entry_arrayidx15 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx15_reg <= main_entry_arrayidx15;
	end
end
assign main_entry_arrayidx16 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx16_reg <= main_entry_arrayidx16;
	end
end
assign main_entry_arrayidx17 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx17_reg <= main_entry_arrayidx17;
	end
end
assign main_entry_arrayidx18 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx18_reg <= main_entry_arrayidx18;
	end
end
assign main_entry_arrayidx19 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx19_reg <= main_entry_arrayidx19;
	end
end
assign main_entry_arrayidx20 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx20_reg <= main_entry_arrayidx20;
	end
end
assign main_entry_arrayidx21 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx21_reg <= main_entry_arrayidx21;
	end
end
assign main_entry_arrayidx22 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx22_reg <= main_entry_arrayidx22;
	end
end
assign main_entry_arrayidx23 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx23_reg <= main_entry_arrayidx23;
	end
end
assign main_entry_arrayidx24 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx24_reg <= main_entry_arrayidx24;
	end
end
assign main_entry_arrayidx25 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx25_reg <= main_entry_arrayidx25;
	end
end
assign main_entry_arrayidx26 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx26_reg <= main_entry_arrayidx26;
	end
end
assign main_entry_arrayidx27 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx27_reg <= main_entry_arrayidx27;
	end
end
assign main_entry_arrayidx28 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx28_reg <= main_entry_arrayidx28;
	end
end
assign main_entry_arrayidx29 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx29_reg <= main_entry_arrayidx29;
	end
end
assign main_entry_arrayidx30 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx30_reg <= main_entry_arrayidx30;
	end
end
assign main_entry_arrayidx31 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx31_reg <= main_entry_arrayidx31;
	end
end
assign main_entry_arrayidx32 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx32_reg <= main_entry_arrayidx32;
	end
end
assign main_entry_arrayidx33 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx33_reg <= main_entry_arrayidx33;
	end
end
assign main_entry_arrayidx34 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx34_reg <= main_entry_arrayidx34;
	end
end
assign main_entry_arrayidx35 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx35_reg <= main_entry_arrayidx35;
	end
end
assign main_entry_arrayidx36 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx36_reg <= main_entry_arrayidx36;
	end
end
assign main_entry_arrayidx37 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx37_reg <= main_entry_arrayidx37;
	end
end
assign main_entry_arrayidx38 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx38_reg <= main_entry_arrayidx38;
	end
end
assign main_entry_arrayidx39 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx39_reg <= main_entry_arrayidx39;
	end
end
assign main_entry_arrayidx40 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx40_reg <= main_entry_arrayidx40;
	end
end
assign main_entry_arrayidx41 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx41_reg <= main_entry_arrayidx41;
	end
end
assign main_entry_arrayidx42 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx42_reg <= main_entry_arrayidx42;
	end
end
assign main_entry_arrayidx43 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx43_reg <= main_entry_arrayidx43;
	end
end
assign main_entry_arrayidx44 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx44_reg <= main_entry_arrayidx44;
	end
end
assign main_entry_arrayidx45 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx45_reg <= main_entry_arrayidx45;
	end
end
assign main_entry_arrayidx46 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx46_reg <= main_entry_arrayidx46;
	end
end
assign main_entry_arrayidx47 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx47_reg <= main_entry_arrayidx47;
	end
end
assign main_entry_arrayidx48 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx48_reg <= main_entry_arrayidx48;
	end
end
assign main_entry_arrayidx49 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx49_reg <= main_entry_arrayidx49;
	end
end
assign main_entry_arrayidx50 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx50_reg <= main_entry_arrayidx50;
	end
end
assign main_entry_arrayidx51 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx51_reg <= main_entry_arrayidx51;
	end
end
assign main_entry_arrayidx52 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx52_reg <= main_entry_arrayidx52;
	end
end
assign main_entry_arrayidx53 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx53_reg <= main_entry_arrayidx53;
	end
end
assign main_entry_arrayidx54 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx54_reg <= main_entry_arrayidx54;
	end
end
assign main_entry_arrayidx55 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx55_reg <= main_entry_arrayidx55;
	end
end
assign main_entry_arrayidx56 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx56_reg <= main_entry_arrayidx56;
	end
end
assign main_entry_arrayidx57 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx57_reg <= main_entry_arrayidx57;
	end
end
assign main_entry_arrayidx58 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx58_reg <= main_entry_arrayidx58;
	end
end
assign main_entry_arrayidx59 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx59_reg <= main_entry_arrayidx59;
	end
end
assign main_entry_arrayidx60 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx60_reg <= main_entry_arrayidx60;
	end
end
assign main_entry_arrayidx61 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx61_reg <= main_entry_arrayidx61;
	end
end
assign main_entry_arrayidx62 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx62_reg <= main_entry_arrayidx62;
	end
end
assign main_entry_arrayidx63 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx63_reg <= main_entry_arrayidx63;
	end
end
assign main_entry_arrayidx64 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx64_reg <= main_entry_arrayidx64;
	end
end
assign main_entry_arrayidx65 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx65_reg <= main_entry_arrayidx65;
	end
end
assign main_entry_arrayidx66 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx66_reg <= main_entry_arrayidx66;
	end
end
assign main_entry_arrayidx67 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx67_reg <= main_entry_arrayidx67;
	end
end
assign main_entry_arrayidx68 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx68_reg <= main_entry_arrayidx68;
	end
end
assign main_entry_arrayidx69 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx69_reg <= main_entry_arrayidx69;
	end
end
assign main_entry_arrayidx70 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx70_reg <= main_entry_arrayidx70;
	end
end
assign main_entry_arrayidx71 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx71_reg <= main_entry_arrayidx71;
	end
end
assign main_entry_arrayidx72 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx72_reg <= main_entry_arrayidx72;
	end
end
assign main_entry_arrayidx73 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx73_reg <= main_entry_arrayidx73;
	end
end
assign main_entry_arrayidx74 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx74_reg <= main_entry_arrayidx74;
	end
end
assign main_entry_arrayidx75 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx75_reg <= main_entry_arrayidx75;
	end
end
assign main_entry_arrayidx76 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx76_reg <= main_entry_arrayidx76;
	end
end
assign main_entry_arrayidx77 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx77_reg <= main_entry_arrayidx77;
	end
end
assign main_entry_arrayidx78 = (1'd0 + (4 * 32'd37));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx78_reg <= main_entry_arrayidx78;
	end
end
assign main_entry_arrayidx79 = (1'd0 + (4 * 32'd37));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx79_reg <= main_entry_arrayidx79;
	end
end
assign main_entry_arrayidx80 = (1'd0 + (4 * 32'd38));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx80_reg <= main_entry_arrayidx80;
	end
end
assign main_entry_arrayidx81 = (1'd0 + (4 * 32'd38));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx81_reg <= main_entry_arrayidx81;
	end
end
assign main_entry_arrayidx82 = (1'd0 + (4 * 32'd39));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx82_reg <= main_entry_arrayidx82;
	end
end
assign main_entry_arrayidx83 = (1'd0 + (4 * 32'd39));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx83_reg <= main_entry_arrayidx83;
	end
end
assign main_entry_arrayidx84 = (1'd0 + (4 * 32'd40));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx84_reg <= main_entry_arrayidx84;
	end
end
assign main_entry_arrayidx85 = (1'd0 + (4 * 32'd40));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx85_reg <= main_entry_arrayidx85;
	end
end
assign main_entry_arrayidx86 = (1'd0 + (4 * 32'd41));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx86_reg <= main_entry_arrayidx86;
	end
end
assign main_entry_arrayidx87 = (1'd0 + (4 * 32'd41));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx87_reg <= main_entry_arrayidx87;
	end
end
assign main_entry_arrayidx88 = (1'd0 + (4 * 32'd42));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx88_reg <= main_entry_arrayidx88;
	end
end
assign main_entry_arrayidx89 = (1'd0 + (4 * 32'd42));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx89_reg <= main_entry_arrayidx89;
	end
end
assign main_entry_arrayidx90 = (1'd0 + (4 * 32'd43));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx90_reg <= main_entry_arrayidx90;
	end
end
assign main_entry_arrayidx91 = (1'd0 + (4 * 32'd43));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx91_reg <= main_entry_arrayidx91;
	end
end
assign main_entry_arrayidx92 = (1'd0 + (4 * 32'd44));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx92_reg <= main_entry_arrayidx92;
	end
end
assign main_entry_arrayidx93 = (1'd0 + (4 * 32'd44));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx93_reg <= main_entry_arrayidx93;
	end
end
assign main_entry_arrayidx94 = (1'd0 + (4 * 32'd45));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx94_reg <= main_entry_arrayidx94;
	end
end
assign main_entry_arrayidx95 = (1'd0 + (4 * 32'd45));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx95_reg <= main_entry_arrayidx95;
	end
end
assign main_entry_arrayidx96 = (1'd0 + (4 * 32'd46));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx96_reg <= main_entry_arrayidx96;
	end
end
assign main_entry_arrayidx97 = (1'd0 + (4 * 32'd46));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx97_reg <= main_entry_arrayidx97;
	end
end
assign main_entry_arrayidx98 = (1'd0 + (4 * 32'd47));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx98_reg <= main_entry_arrayidx98;
	end
end
assign main_entry_arrayidx99 = (1'd0 + (4 * 32'd47));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx99_reg <= main_entry_arrayidx99;
	end
end
assign main_entry_arrayidx100 = (1'd0 + (4 * 32'd48));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx100_reg <= main_entry_arrayidx100;
	end
end
assign main_entry_arrayidx101 = (1'd0 + (4 * 32'd48));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx101_reg <= main_entry_arrayidx101;
	end
end
assign main_entry_arrayidx102 = (1'd0 + (4 * 32'd49));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx102_reg <= main_entry_arrayidx102;
	end
end
assign main_entry_arrayidx103 = (1'd0 + (4 * 32'd49));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx103_reg <= main_entry_arrayidx103;
	end
end
assign main_entry_arrayidx104 = (1'd0 + (4 * 32'd50));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx104_reg <= main_entry_arrayidx104;
	end
end
assign main_entry_arrayidx105 = (1'd0 + (4 * 32'd50));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx105_reg <= main_entry_arrayidx105;
	end
end
assign main_entry_arrayidx106 = (1'd0 + (4 * 32'd51));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx106_reg <= main_entry_arrayidx106;
	end
end
assign main_entry_arrayidx107 = (1'd0 + (4 * 32'd51));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx107_reg <= main_entry_arrayidx107;
	end
end
assign main_entry_arrayidx108 = (1'd0 + (4 * 32'd52));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx108_reg <= main_entry_arrayidx108;
	end
end
assign main_entry_arrayidx109 = (1'd0 + (4 * 32'd52));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx109_reg <= main_entry_arrayidx109;
	end
end
assign main_entry_arrayidx110 = (1'd0 + (4 * 32'd53));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx110_reg <= main_entry_arrayidx110;
	end
end
assign main_entry_arrayidx111 = (1'd0 + (4 * 32'd53));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx111_reg <= main_entry_arrayidx111;
	end
end
assign main_entry_arrayidx112 = (1'd0 + (4 * 32'd54));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx112_reg <= main_entry_arrayidx112;
	end
end
assign main_entry_arrayidx113 = (1'd0 + (4 * 32'd54));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx113_reg <= main_entry_arrayidx113;
	end
end
assign main_entry_arrayidx114 = (1'd0 + (4 * 32'd55));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx114_reg <= main_entry_arrayidx114;
	end
end
assign main_entry_arrayidx115 = (1'd0 + (4 * 32'd55));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx115_reg <= main_entry_arrayidx115;
	end
end
assign main_entry_arrayidx116 = (1'd0 + (4 * 32'd56));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx116_reg <= main_entry_arrayidx116;
	end
end
assign main_entry_arrayidx117 = (1'd0 + (4 * 32'd56));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx117_reg <= main_entry_arrayidx117;
	end
end
assign main_entry_arrayidx118 = (1'd0 + (4 * 32'd57));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx118_reg <= main_entry_arrayidx118;
	end
end
assign main_entry_arrayidx119 = (1'd0 + (4 * 32'd57));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx119_reg <= main_entry_arrayidx119;
	end
end
assign main_entry_arrayidx120 = (1'd0 + (4 * 32'd58));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx120_reg <= main_entry_arrayidx120;
	end
end
assign main_entry_arrayidx121 = (1'd0 + (4 * 32'd58));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx121_reg <= main_entry_arrayidx121;
	end
end
assign main_entry_arrayidx122 = (1'd0 + (4 * 32'd59));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx122_reg <= main_entry_arrayidx122;
	end
end
assign main_entry_arrayidx123 = (1'd0 + (4 * 32'd59));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx123_reg <= main_entry_arrayidx123;
	end
end
assign main_entry_arrayidx124 = (1'd0 + (4 * 32'd60));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx124_reg <= main_entry_arrayidx124;
	end
end
assign main_entry_arrayidx125 = (1'd0 + (4 * 32'd60));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx125_reg <= main_entry_arrayidx125;
	end
end
assign main_entry_arrayidx126 = (1'd0 + (4 * 32'd61));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx126_reg <= main_entry_arrayidx126;
	end
end
assign main_entry_arrayidx127 = (1'd0 + (4 * 32'd61));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx127_reg <= main_entry_arrayidx127;
	end
end
assign main_entry_arrayidx128 = (1'd0 + (4 * 32'd62));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx128_reg <= main_entry_arrayidx128;
	end
end
assign main_entry_arrayidx129 = (1'd0 + (4 * 32'd62));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx129_reg <= main_entry_arrayidx129;
	end
end
assign main_entry_arrayidx130 = (1'd0 + (4 * 32'd63));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx130_reg <= main_entry_arrayidx130;
	end
end
assign main_entry_arrayidx131 = (1'd0 + (4 * 32'd63));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx131_reg <= main_entry_arrayidx131;
	end
end
assign main_entry_arrayidx132 = (1'd0 + (4 * 32'd64));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx132_reg <= main_entry_arrayidx132;
	end
end
assign main_entry_arrayidx133 = (1'd0 + (4 * 32'd64));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx133_reg <= main_entry_arrayidx133;
	end
end
assign main_entry_arrayidx134 = (1'd0 + (4 * 32'd65));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx134_reg <= main_entry_arrayidx134;
	end
end
assign main_entry_arrayidx135 = (1'd0 + (4 * 32'd65));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx135_reg <= main_entry_arrayidx135;
	end
end
assign main_entry_arrayidx136 = (1'd0 + (4 * 32'd66));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx136_reg <= main_entry_arrayidx136;
	end
end
assign main_entry_arrayidx137 = (1'd0 + (4 * 32'd66));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx137_reg <= main_entry_arrayidx137;
	end
end
assign main_entry_arrayidx138 = (1'd0 + (4 * 32'd67));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx138_reg <= main_entry_arrayidx138;
	end
end
assign main_entry_arrayidx139 = (1'd0 + (4 * 32'd67));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx139_reg <= main_entry_arrayidx139;
	end
end
assign main_entry_arrayidx140 = (1'd0 + (4 * 32'd68));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx140_reg <= main_entry_arrayidx140;
	end
end
assign main_entry_arrayidx141 = (1'd0 + (4 * 32'd68));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx141_reg <= main_entry_arrayidx141;
	end
end
assign main_entry_arrayidx142 = (1'd0 + (4 * 32'd69));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx142_reg <= main_entry_arrayidx142;
	end
end
assign main_entry_arrayidx143 = (1'd0 + (4 * 32'd69));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx143_reg <= main_entry_arrayidx143;
	end
end
assign main_entry_arrayidx144 = (1'd0 + (4 * 32'd70));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx144_reg <= main_entry_arrayidx144;
	end
end
assign main_entry_arrayidx145 = (1'd0 + (4 * 32'd70));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx145_reg <= main_entry_arrayidx145;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_state_0 = main_NodeBlock9_backedge_state_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_i_0 = main_NodeBlock9_backedge_i_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_j_0 = main_NodeBlock9_backedge_j_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_a_0 = main_NodeBlock9_backedge_a_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_b_0 = main_NodeBlock9_backedge_b_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_X_0 = main_NodeBlock9_backedge_pos_a_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_Y_0 = main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_X_0 = main_NodeBlock9_backedge_pos_b_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_Y_0 = main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_mesh_0 = main_NodeBlock9_backedge_sum_mesh_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_1hop_0 = main_NodeBlock9_backedge_sum_1hop_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0 = 32'd212681713;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_seed_0 = main_NodeBlock9_backedge_seed_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0_reg <= main_NodeBlock9_seed_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0_reg <= main_NodeBlock9_seed_0;
	end
end
always @(*) begin
		main_NodeBlock9_Pivot10 = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock9_Pivot10_op1_temp}));
end
always @(*) begin
		main_NodeBlock7_Pivot8 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock7_Pivot8_op1_temp}));
end
always @(*) begin
		main_NodeBlock5_Pivot6 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock5_Pivot6_op1_temp}));
end
always @(*) begin
		main_LeafBlock3_SwitchLeaf4 = (main_NodeBlock9_state_0_reg == 32'd5);
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end_1_reg};
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end296_600};
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd5;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then303_inc304;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then349_inc354_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd71;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_i_0_be = main_if_end369_inc395_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_end296_inc275_1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_else355_inc337;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_for_end162_2_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_if_end_3_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_a_0_be = main_if_end369_31_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_if_end_4_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_b_0_be = main_if_end369_32_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end_5;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end296_pos_a_X_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end_6;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end296_pos_a_Y_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end_7;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end336_xi_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = -32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end_8;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end336_xj_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_if_end369_newCurOp_add386_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_if_end369_newCurOp_add394;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_for_end162_add168_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end274_seed_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end305_add308_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end305_add308_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end162_95) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb173_96) & (fsm_stall == 1'd0)) & (main_sw_bb173_cmp174 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb184_100) & (fsm_stall == 1'd0)) & (main_sw_bb184_cmp185 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end296_326) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then303_328) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then349_375) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else355_376) & (fsm_stall == 1'd0)) & (main_if_else355_cmp356 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_378) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end369_415) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
end
always @(*) begin
		main_NodeBlock1_Pivot2 = ($signed(main_NodeBlock9_state_0_reg) < $signed({29'd0,main_NodeBlock1_Pivot2_op1_temp}));
end
always @(*) begin
		main_NodeBlock_Pivot = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock_Pivot_op1_temp}));
end
always @(*) begin
		main_LeafBlock_SwitchLeaf = (main_NodeBlock9_state_0_reg == 32'd0);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_47) & (fsm_stall == 1'd0))) begin
		main_for_cond147_preheader_i_1611 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_cond147_preheader_56) & (fsm_stall == 1'd0)) & (main_for_cond147_preheader_exitcond5_reg == 1'd0))) */ begin
		main_for_cond147_preheader_i_1611 = main_for_cond147_preheader_0_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_47) & (fsm_stall == 1'd0))) begin
		main_for_cond147_preheader_i_1611_reg <= main_for_cond147_preheader_i_1611;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_cond147_preheader_56) & (fsm_stall == 1'd0)) & (main_for_cond147_preheader_exitcond5_reg == 1'd0))) begin
		main_for_cond147_preheader_i_1611_reg <= main_for_cond147_preheader_i_1611;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_select16 = main_for_cond147_preheader_i_1611_reg[28:0];
end
always @(*) begin
		main_for_cond147_preheader_bit_concat24 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat24_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat24));
end
always @(*) begin
		main_for_cond147_preheader_bit_concat23 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat23_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_1 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat23));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_1_reg <= main_for_cond147_preheader_arrayidx151_1;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat22 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat22_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_2 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat22));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_2_reg <= main_for_cond147_preheader_arrayidx151_2;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat21 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat21_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_3 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat21));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_3_reg <= main_for_cond147_preheader_arrayidx151_3;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat20 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat20_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_4 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat20));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_4_reg <= main_for_cond147_preheader_arrayidx151_4;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat19 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat19_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_5 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat19));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_5_reg <= main_for_cond147_preheader_arrayidx151_5;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat18 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat18_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_6 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat18));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_6_reg <= main_for_cond147_preheader_arrayidx151_6;
	end
end
always @(*) begin
		main_for_cond147_preheader_bit_concat17 = {main_for_cond147_preheader_bit_select16[28:0], main_for_cond147_preheader_bit_concat17_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond147_preheader_arrayidx151_7 = (1'd0 + (4 * main_for_cond147_preheader_bit_concat17));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_arrayidx151_7_reg <= main_for_cond147_preheader_arrayidx151_7;
	end
end
always @(*) begin
		main_for_cond147_preheader_0 = (main_for_cond147_preheader_i_1611_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_0_reg <= main_for_cond147_preheader_0;
	end
end
always @(*) begin
		main_for_cond147_preheader_exitcond5 = (main_for_cond147_preheader_0 == 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_for_cond147_preheader_exitcond5_reg <= main_for_cond147_preheader_exitcond5;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_body157_preheader_57) & (fsm_stall == 1'd0))) begin
		main_for_body157_i_2612 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_body157_59) & (fsm_stall == 1'd0)) & (main_for_body157_exitcond6_reg == 1'd0))) */ begin
		main_for_body157_i_2612 = main_for_body157_1_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_body157_preheader_57) & (fsm_stall == 1'd0))) begin
		main_for_body157_i_2612_reg <= main_for_body157_i_2612;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_body157_59) & (fsm_stall == 1'd0)) & (main_for_body157_exitcond6_reg == 1'd0))) begin
		main_for_body157_i_2612_reg <= main_for_body157_i_2612;
	end
end
always @(*) begin
		main_for_body157_arrayidx158 = (1'd0 + (4 * main_for_body157_i_2612_reg));
end
always @(*) begin
		main_for_body157_arrayidx159 = (1'd0 + (4 * main_for_body157_i_2612_reg));
end
always @(*) begin
		main_for_body157_1 = (main_for_body157_i_2612_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_for_body157_1_reg <= main_for_body157_1;
	end
end
always @(*) begin
		main_for_body157_exitcond6 = (main_for_body157_1 == 32'd59);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_for_body157_exitcond6_reg <= main_for_body157_exitcond6;
	end
end
always @(*) begin
		main_for_end162_2 = main_entry_vla593_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_61)) begin
		main_for_end162_2_reg <= main_for_end162_2;
	end
end
always @(*) begin
		main_for_end162_sub_i = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_for_end162_xor2_i = (main_for_end162_sub_i ^ 32'd1);
end
always @(*) begin
	main_for_end162_rem = main_signed_modulus_32_0;
end
always @(*) begin
		main_for_end162_bit_select14 = main_for_end162_rem_width_extended[28:0];
end
always @(*) begin
		main_for_end162_arrayidx164 = (1'd0 + (4 * main_for_end162_2));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_61)) begin
		main_for_end162_arrayidx164_reg <= main_for_end162_arrayidx164;
	end
end
always @(*) begin
		main_for_end162_xor2_i16 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_60)) begin
		main_for_end162_xor2_i16_reg <= main_for_end162_xor2_i16;
	end
end
always @(*) begin
	main_for_end162_rem166 = main_signed_modulus_32_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_93)) begin
		main_for_end162_rem166_reg <= main_for_end162_rem166;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else218_236)) begin
		main_for_end162_rem166_reg <= main_if_else218_rem222;
	end
end
always @(*) begin
		main_for_end162_arrayidx167 = (1'd0 + (4 * main_for_end162_2));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_61)) begin
		main_for_end162_arrayidx167_reg <= main_for_end162_arrayidx167;
	end
end
always @(*) begin
		main_for_end162_add168 = (main_NodeBlock9_seed_0_reg + 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_60)) begin
		main_for_end162_add168_reg <= main_for_end162_add168;
	end
end
always @(*) begin
		main_for_end162_bit_concat15 = {main_for_end162_bit_select14[28:0], main_for_end162_bit_concat15_bit_select_operand_2[2:0]};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_92)) begin
		main_for_end162_bit_concat15_reg <= main_for_end162_bit_concat15;
	end
end
always @(*) begin
		main_for_end162_arrayidx171_sum = (main_for_end162_bit_concat15_reg + $signed({{27{main_for_end162_rem166[4]}},main_for_end162_rem166}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_93)) begin
		main_for_end162_arrayidx171_sum_reg <= main_for_end162_arrayidx171_sum;
	end
end
always @(*) begin
		main_for_end162_arrayidx172 = (1'd0 + (4 * main_for_end162_arrayidx171_sum_reg));
end
always @(*) begin
		main_sw_bb173_cmp174 = (main_NodeBlock9_i_0_reg == 32'd71);
end
always @(*) begin
		main_if_end_arrayidx175 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_3 = main_entry_vla593_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_if_end_3_reg <= main_if_end_3;
	end
end
always @(*) begin
		main_if_end_arrayidx176 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_4 = main_entry_vla1594_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_if_end_4_reg <= main_if_end_4;
	end
end
always @(*) begin
		main_if_end_arrayidx177 = (1'd0 + (4 * main_if_end_3));
end
always @(*) begin
		main_if_end_5 = main_entry_vla2595_out_a;
end
always @(*) begin
		main_if_end_arrayidx178 = (1'd0 + (4 * main_if_end_3));
end
always @(*) begin
		main_if_end_6 = main_entry_vla3596_out_a;
end
always @(*) begin
		main_if_end_arrayidx179 = (1'd0 + (4 * main_if_end_4));
end
always @(*) begin
		main_if_end_7 = main_entry_vla2595_out_b;
end
always @(*) begin
		main_if_end_arrayidx180 = (1'd0 + (4 * main_if_end_4));
end
always @(*) begin
		main_if_end_8 = main_entry_vla3596_out_b;
end
always @(*) begin
		main_if_end_cmp181 = (main_NodeBlock9_i_0_reg == 32'd0);
end
always @(*) begin
		main_if_end_1 = (main_if_end_cmp181 ? 32'd3 : 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_97)) begin
		main_if_end_1_reg <= main_if_end_1;
	end
end
always @(*) begin
		main_sw_bb184_cmp185 = (main_NodeBlock9_pos_a_X_0_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_end187_sub_i14 = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_if_end187_xor2_i15 = (main_if_end187_sub_i14 ^ 32'd1);
end
always @(*) begin
	main_if_end187_rem189 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_end187_rem189_reg = main_if_end369_rem387_reg;
end
always @(*) begin
		main_if_end187_add190 = (main_NodeBlock9_seed_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end187_101)) begin
		main_if_end187_add190_reg <= main_if_end187_add190;
	end
end
always @(*) begin
		main_if_end187_cmp191 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end187_101)) begin
		main_if_end187_cmp191_reg <= main_if_end187_cmp191;
	end
end
always @(*) begin
		main_if_end187_cmp193 = ($signed(main_if_end187_rem189) == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end187_133)) begin
		main_if_end187_cmp193_reg <= main_if_end187_cmp193;
	end
end
always @(*) begin
		main_if_then194_xor2_i13 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_then194_rem196 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then194_arrayidx197 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then194_9 = memory_controller_1_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then194_137)) begin
		main_if_then194_9_reg <= main_if_then194_9;
	end
end
always @(*) begin
		main_if_then194_add198 = (main_if_then194_9_reg + $signed({{27{main_if_then194_rem196[4]}},main_if_then194_rem196}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then194_167)) begin
		main_if_then194_add198_reg <= main_if_then194_add198;
	end
end
always @(*) begin
		main_if_then194_xor2_i12 = (main_if_end187_add190_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		main_if_then194_xor2_i12_reg <= main_if_then194_xor2_i12;
	end
end
always @(*) begin
	main_if_then194_rem201 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then194_arrayidx202 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then194_10 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then194_137)) begin
		main_if_then194_10_reg <= main_if_then194_10;
	end
end
always @(*) begin
		main_if_then194_add203 = (main_if_then194_10_reg + $signed({{27{main_if_then194_rem201[4]}},main_if_then194_rem201}));
end
always @(*) begin
		main_if_then194_add204 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		main_if_then194_add204_reg <= main_if_then194_add204;
	end
end
always @(*) begin
		main_if_else205_cmp206 = ($signed(main_if_end187_rem189_reg) == 32'd1);
end
always @(*) begin
		main_if_then207_xor2_i10 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_then207_rem209 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then207_arrayidx210 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then207_11 = memory_controller_1_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then207_172)) begin
		main_if_then207_11_reg <= main_if_then207_11;
	end
end
always @(*) begin
		main_if_then207_add211 = (main_if_then207_11_reg + $signed({{27{main_if_then207_rem209[4]}},main_if_then207_rem209}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then207_202)) begin
		main_if_then207_add211_reg <= main_if_then207_add211;
	end
end
always @(*) begin
		main_if_then207_xor2_i9 = (main_if_end187_add190_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		main_if_then207_xor2_i9_reg <= main_if_then207_xor2_i9;
	end
end
always @(*) begin
	main_if_then207_rem214 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then207_arrayidx215 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then207_12 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then207_172)) begin
		main_if_then207_12_reg <= main_if_then207_12;
	end
end
always @(*) begin
		main_if_then207_add216 = (main_if_then207_12_reg + $signed({{27{main_if_then207_rem214[4]}},main_if_then207_rem214}));
end
always @(*) begin
		main_if_then207_add217 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		main_if_then207_add217_reg <= main_if_then207_add217;
	end
end
always @(*) begin
		main_if_else218_cmp219 = ($signed(main_if_end187_rem189_reg) == 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else218_204)) begin
		main_if_else218_cmp219_reg <= main_if_else218_cmp219;
	end
end
always @(*) begin
		main_if_else218_xor2_i7 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_else218_rem222 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_else218_rem222_reg = main_for_end162_rem166_reg;
end
always @(*) begin
		main_if_then220_arrayidx223 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then220_13 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then220_add224 = (main_if_then220_13 + $signed({{27{main_if_else218_rem222_reg[4]}},main_if_else218_rem222_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then220_239)) begin
		main_if_then220_add224_reg <= main_if_then220_add224;
	end
end
always @(*) begin
		main_if_then220_xor2_i6 = (main_if_end187_add190_reg ^ 32'd1);
end
always @(*) begin
	main_if_then220_rem227 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then220_arrayidx228 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then220_14 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then220_239)) begin
		main_if_then220_14_reg <= main_if_then220_14;
	end
end
always @(*) begin
		main_if_then220_add229 = (main_if_then220_14_reg + $signed({{27{main_if_then220_rem227[4]}},main_if_then220_rem227}));
end
always @(*) begin
		main_if_then220_add230 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		main_if_then220_add230_reg <= main_if_then220_add230;
	end
end
always @(*) begin
		main_if_else231_arrayidx234 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else231_15 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_else231_add235 = (main_if_else231_15 + $signed({{27{main_if_else218_rem222_reg[4]}},main_if_else218_rem222_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else231_272)) begin
		main_if_else231_add235_reg <= main_if_else231_add235;
	end
end
always @(*) begin
		main_if_else231_xor2_i4 = (main_if_end187_add190_reg ^ 32'd1);
end
always @(*) begin
	main_if_else231_rem238 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_else231_arrayidx239 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else231_16 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else231_272)) begin
		main_if_else231_16_reg <= main_if_else231_16;
	end
end
always @(*) begin
		main_if_else231_add240 = (main_if_else231_16_reg + $signed({{27{main_if_else231_rem238[4]}},main_if_else231_rem238}));
end
always @(*) begin
		main_if_else231_add241 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		main_if_else231_add241_reg <= main_if_else231_add241;
	end
end
always @(*) begin
		main_if_then247_arrayidx248 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then247_17 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then247_add249 = (main_if_then247_17 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then247_arrayidx250 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then247_18 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then247_add251 = (main_if_then247_18 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_NodeBlock16_Pivot17 = ($signed($signed({{28{main_if_end187_rem189_reg[3]}},main_if_end187_rem189_reg})) < $signed({28'd0,main_NodeBlock16_Pivot17_op1_temp}));
end
always @(*) begin
		main_LeafBlock14_SwitchLeaf15 = ($signed(main_if_end187_rem189_reg) == 32'd2);
end
always @(*) begin
		main_LeafBlock12_SwitchLeaf13 = ($signed(main_if_end187_rem189_reg) == 32'd1);
end
always @(*) begin
		main_if_then254_arrayidx255 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then254_19 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then254_add256 = (main_if_then254_19 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then254_arrayidx257 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then254_20 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then254_add258 = (main_if_then254_20 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_then261_arrayidx262 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then261_21 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then261_add263 = (main_if_then261_21 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then261_arrayidx264 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then261_22 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then261_add265 = (main_if_then261_22 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_else266_arrayidx267 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else266_23 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_else266_add268 = (main_if_else266_23 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_else266_arrayidx269 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else266_24 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_else266_add270 = (main_if_else266_24 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then194_add198_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then207_add211_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then220_add224_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_else231_add235_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then247_add249;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then254_add256;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0 = main_if_then261_add263;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) */ begin
		main_if_end274_xi_0 = main_if_else266_add268;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) begin
		main_if_end274_xi_0_reg <= main_if_end274_xi_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then194_add203;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then207_add216;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then220_add229;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_else231_add240;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then247_add251;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then254_add258;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0 = main_if_then261_add265;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) */ begin
		main_if_end274_xj_0 = main_if_else266_add270;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) begin
		main_if_end274_xj_0_reg <= main_if_end274_xj_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_then194_add204_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_then207_add217_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_then220_add230_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_else231_add241_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_end187_add190_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_end187_add190_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1 = main_if_end187_add190_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) */ begin
		main_if_end274_seed_1 = main_if_end187_add190_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then194_168) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then207_203) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then220_269) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else231_302) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then247_306) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then254_312) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then261_315) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else266_318) & (fsm_stall == 1'd0))) begin
		main_if_end274_seed_1_reg <= main_if_end274_seed_1;
	end
end
always @(*) begin
		main_if_end274_bit_select12 = main_if_end274_xi_0_reg[28:0];
end
always @(*) begin
		main_if_end274_inc275 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end274_319)) begin
		main_if_end274_inc275_reg <= main_if_end274_inc275;
	end
end
always @(*) begin
		main_if_end274_bit_concat13 = {main_if_end274_bit_select12[28:0], main_if_end274_bit_concat13_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_if_end274_arrayidx276_sum = (main_if_end274_bit_concat13 + main_if_end274_xj_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end274_319)) begin
		main_if_end274_arrayidx276_sum_reg <= main_if_end274_arrayidx276_sum;
	end
end
always @(*) begin
		main_if_end274_arrayidx277 = (1'd0 + (4 * main_if_end274_arrayidx276_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end274_320)) begin
		main_if_end274_arrayidx277_reg <= main_if_end274_arrayidx277;
	end
end
always @(*) begin
		main_if_end274_25 = main_entry_vla4597_out_b;
end
always @(*) begin
		main_if_end274_cmp278 = (main_if_end274_25 == $signed(-32'd1));
end
always @(*) begin
		main_if_end274_26 = (main_if_end274_xi_0_reg < 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end274_319)) begin
		main_if_end274_26_reg <= main_if_end274_26;
	end
end
always @(*) begin
		main_if_end274_or_cond = (main_if_end274_cmp278 & main_if_end274_26_reg);
end
always @(*) begin
		main_if_end274_27 = (main_if_end274_xj_0_reg < 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end274_319)) begin
		main_if_end274_27_reg <= main_if_end274_27;
	end
end
always @(*) begin
		main_if_end274_or_cond599 = (main_if_end274_or_cond & main_if_end274_27_reg);
end
always @(*) begin
		main_if_then286_arrayidx289 = (1'd0 + (4 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_then286_arrayidx290 = (1'd0 + (4 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_else291_cmp292 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else291_cmp292_op1_temp}));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then286_323) & (fsm_stall == 1'd0))) begin
		main_if_end296_pos_a_X_1 = main_if_end274_xi_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else291_324) & (fsm_stall == 1'd0)) & (main_if_else291_cmp292 == 1'd0))) */ begin
		main_if_end296_pos_a_X_1 = -32'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then286_323) & (fsm_stall == 1'd0))) begin
		main_if_end296_pos_a_X_1_reg <= main_if_end296_pos_a_X_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else291_324) & (fsm_stall == 1'd0)) & (main_if_else291_cmp292 == 1'd0))) begin
		main_if_end296_pos_a_X_1_reg <= main_if_end296_pos_a_X_1;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then286_323) & (fsm_stall == 1'd0))) begin
		main_if_end296_pos_a_Y_1 = main_if_end274_xj_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else291_324) & (fsm_stall == 1'd0)) & (main_if_else291_cmp292 == 1'd0))) */ begin
		main_if_end296_pos_a_Y_1 = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then286_323) & (fsm_stall == 1'd0))) begin
		main_if_end296_pos_a_Y_1_reg <= main_if_end296_pos_a_Y_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else291_324) & (fsm_stall == 1'd0)) & (main_if_else291_cmp292 == 1'd0))) begin
		main_if_end296_pos_a_Y_1_reg <= main_if_end296_pos_a_Y_1;
	end
end
always @(*) begin
		main_if_end296_cmp297 = (main_if_end296_pos_a_X_1_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_end296_600 = (main_if_end296_cmp297 ? 32'd2 : 32'd3);
end
always @(*) begin
		main_if_end296_inc275_1 = (main_if_end296_cmp297 ? main_if_end274_inc275_reg : 32'd0);
end
always @(*) begin
		main_sw_bb301_cmp302 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_then303_inc304 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(*) begin
		main_if_end305_sub_i1 = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_if_end305_xor2_i2 = (main_if_end305_sub_i1 ^ 32'd1);
end
always @(*) begin
	main_if_end305_rem307 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_end305_rem307_reg = main_if_end369_rem387_reg;
end
always @(*) begin
		main_if_end305_add308 = (main_NodeBlock9_seed_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end305_329)) begin
		main_if_end305_add308_reg <= main_if_end305_add308;
	end
end
always @(*) begin
		main_if_end305_Pivot26 = ($signed($signed({{27{main_if_end305_rem307[4]}},main_if_end305_rem307})) < $signed({29'd0,main_if_end305_Pivot26_op1_temp}));
end
always @(*) begin
		main_NodeBlock23_Pivot24 = ($signed($signed({{28{main_if_end305_rem307_reg[3]}},main_if_end305_rem307_reg})) < $signed({28'd0,main_NodeBlock23_Pivot24_op1_temp}));
end
always @(*) begin
		main_LeafBlock21_SwitchLeaf22 = ($signed(main_if_end305_rem307_reg) == 32'd2);
end
always @(*) begin
		main_LeafBlock19_SwitchLeaf20 = ($signed(main_if_end305_rem307_reg) == 32'd0);
end
always @(*) begin
		main_if_then310_arrayidx311 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then310_arrayidx313 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then317_arrayidx318 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then317_arrayidx320 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then324_arrayidx325 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then324_arrayidx327 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else329_arrayidx330 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else329_arrayidx332 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_365) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in = main_if_then310_arrayidx311;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then317_366) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in = main_if_then317_arrayidx318;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then324_367) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in = main_if_then324_arrayidx325;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else329_368) & (fsm_stall == 1'd0))) */ begin
		main_if_end336_pn_in = main_if_else329_arrayidx330;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_365) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in_reg <= main_if_end336_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then317_366) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in_reg <= main_if_end336_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then324_367) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in_reg <= main_if_end336_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else329_368) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn_in_reg <= main_if_end336_pn_in;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_365) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in = main_if_then310_arrayidx313;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then317_366) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in = main_if_then317_arrayidx320;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then324_367) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in = main_if_then324_arrayidx327;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else329_368) & (fsm_stall == 1'd0))) */ begin
		main_if_end336_pn598_in = main_if_else329_arrayidx332;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_365) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in_reg <= main_if_end336_pn598_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then317_366) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in_reg <= main_if_end336_pn598_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then324_367) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in_reg <= main_if_end336_pn598_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else329_368) & (fsm_stall == 1'd0))) begin
		main_if_end336_pn598_in_reg <= main_if_end336_pn598_in;
	end
end
always @(*) begin
		main_if_end336_pn598 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_end336_pn = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_end336_xj_1 = (main_if_end336_pn598 + main_NodeBlock9_pos_a_Y_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_371)) begin
		main_if_end336_xj_1_reg <= main_if_end336_xj_1;
	end
end
always @(*) begin
		main_if_end336_xi_1 = (main_if_end336_pn + main_NodeBlock9_pos_a_X_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_371)) begin
		main_if_end336_xi_1_reg <= main_if_end336_xi_1;
	end
end
always @(*) begin
		main_if_end336_bit_select10 = main_if_end336_xi_1[28:0];
end
always @(*) begin
		main_if_end336_bit_concat11 = {main_if_end336_bit_select10[28:0], main_if_end336_bit_concat11_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_if_end336_arrayidx338_sum = (main_if_end336_bit_concat11 + main_if_end336_xj_1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_371)) begin
		main_if_end336_arrayidx338_sum_reg <= main_if_end336_arrayidx338_sum;
	end
end
always @(*) begin
		main_if_end336_arrayidx339 = (1'd0 + (4 * main_if_end336_arrayidx338_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_372)) begin
		main_if_end336_arrayidx339_reg <= main_if_end336_arrayidx339;
	end
end
always @(*) begin
		main_if_end336_28 = main_entry_vla4597_out_a;
end
always @(*) begin
		main_if_end336_cmp340 = (main_if_end336_28 == $signed(-32'd1));
end
always @(*) begin
		main_if_end336_29 = (main_if_end336_xi_1 < 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_371)) begin
		main_if_end336_29_reg <= main_if_end336_29;
	end
end
always @(*) begin
		main_if_end336_or_cond601 = (main_if_end336_cmp340 & main_if_end336_29_reg);
end
always @(*) begin
		main_if_end336_30 = (main_if_end336_xj_1 < 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end336_371)) begin
		main_if_end336_30_reg <= main_if_end336_30;
	end
end
always @(*) begin
		main_if_end336_or_cond602 = (main_if_end336_or_cond601 & main_if_end336_30_reg);
end
always @(*) begin
		main_if_then349_arrayidx352 = (1'd0 + (4 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then349_arrayidx353 = (1'd0 + (4 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then349_inc354 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_if_then349_inc354_reg <= main_if_then349_inc354;
	end
end
always @(*) begin
		main_if_else355_inc337 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(*) begin
		main_if_else355_cmp356 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else355_cmp356_op1_temp}));
end
always @(*) begin
		main_sw_bb366_cmp367 = (main_NodeBlock9_i_0_reg == 32'd71);
end
always @(*) begin
		main_if_end369_arrayidx370 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end369_31 = main_entry_vla593_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_if_end369_31_reg <= main_if_end369_31;
	end
end
always @(*) begin
		main_if_end369_arrayidx371 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end369_32 = main_entry_vla1594_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_if_end369_32_reg <= main_if_end369_32;
	end
end
always @(*) begin
		main_if_end369_arrayidx372 = (1'd0 + (4 * main_if_end369_31));
end
always @(*) begin
		main_if_end369_33 = main_entry_vla2595_out_a;
end
always @(*) begin
		main_if_end369_arrayidx373 = (1'd0 + (4 * main_if_end369_32));
end
always @(*) begin
		main_if_end369_34 = main_entry_vla2595_out_b;
end
always @(*) begin
		main_if_end369_sub = (main_if_end369_33 - main_if_end369_34);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_sub_reg <= main_if_end369_sub;
	end
end
always @(*) begin
		main_if_end369_bit_select9 = main_if_end369_sub[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_bit_select9_reg <= main_if_end369_bit_select9;
	end
end
always @(*) begin
		main_if_end369_mul = (32'd0 - main_if_end369_sub);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_mul_reg <= main_if_end369_mul;
	end
end
always @(*) begin
		main_if_end369_mul_sub = (main_if_end369_bit_select9_reg ? main_if_end369_mul_reg : main_if_end369_sub_reg);
end
always @(*) begin
		main_if_end369_arrayidx377 = (1'd0 + (4 * main_if_end369_31));
end
always @(*) begin
		main_if_end369_35 = main_entry_vla3596_out_a;
end
always @(*) begin
		main_if_end369_arrayidx378 = (1'd0 + (4 * main_if_end369_32));
end
always @(*) begin
		main_if_end369_36 = main_entry_vla3596_out_b;
end
always @(*) begin
		main_if_end369_sub379 = (main_if_end369_35 - main_if_end369_36);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_sub379_reg <= main_if_end369_sub379;
	end
end
always @(*) begin
		main_if_end369_bit_select8 = main_if_end369_sub379[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_bit_select8_reg <= main_if_end369_bit_select8;
	end
end
always @(*) begin
		main_if_end369_mul382 = (32'd0 - main_if_end369_sub379);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_381)) begin
		main_if_end369_mul382_reg <= main_if_end369_mul382;
	end
end
always @(*) begin
		main_if_end369_diff_pos_y_0 = (main_if_end369_bit_select8_reg ? main_if_end369_mul382_reg : main_if_end369_sub379_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_if_end369_diff_pos_y_0_reg <= main_if_end369_diff_pos_y_0;
	end
end
always @(*) begin
		main_if_end369_add384 = (main_NodeBlock9_sum_mesh_0_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_379)) begin
		main_if_end369_add384_reg <= main_if_end369_add384;
	end
end
always @(*) begin
		main_if_end369_newEarly_add386 = (main_if_end369_mul_sub + main_if_end369_diff_pos_y_0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_if_end369_newEarly_add386_reg <= main_if_end369_newEarly_add386;
	end
end
always @(*) begin
		main_if_end369_newCurOp_add386 = (main_if_end369_add384_reg + main_if_end369_newEarly_add386_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_383)) begin
		main_if_end369_newCurOp_add386_reg <= main_if_end369_newCurOp_add386;
	end
end
always @(*) begin
	main_if_end369_div = main_signed_divide_32_0;
end
always @(*) begin
	main_if_end369_rem387 = main_signed_modulus_32_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_414)) begin
		main_if_end369_rem387_reg <= main_if_end369_rem387;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_415)) begin
		main_if_end369_rem387_reg <= main_if_end369_rem390;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end305_361)) begin
		main_if_end369_rem387_reg <= main_if_end305_rem307;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_92)) begin
		main_if_end369_rem387_reg <= main_for_end162_rem;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end187_133)) begin
		main_if_end369_rem387_reg <= main_if_end187_rem189;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then194_167)) begin
		main_if_end369_rem387_reg <= main_if_then194_rem196;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then194_168)) begin
		main_if_end369_rem387_reg <= main_if_then194_rem201;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_202)) begin
		main_if_end369_rem387_reg <= main_if_then207_rem209;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_203)) begin
		main_if_end369_rem387_reg <= main_if_then207_rem214;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_269)) begin
		main_if_end369_rem387_reg <= main_if_then220_rem227;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_302)) begin
		main_if_end369_rem387_reg <= main_if_else231_rem238;
	end
end
always @(*) begin
	main_if_end369_div389 = main_signed_divide_32_0;
end
always @(*) begin
	main_if_end369_rem390 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_end369_add391 = (main_NodeBlock9_sum_1hop_0_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_379)) begin
		main_if_end369_add391_reg <= main_if_end369_add391;
	end
end
always @(*) begin
		main_if_end369_newEarly_add392 = ($signed({{1{main_if_end369_div[30]}},main_if_end369_div}) + $signed({{27{main_if_end369_rem387[4]}},main_if_end369_rem387}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_414)) begin
		main_if_end369_newEarly_add392_reg <= main_if_end369_newEarly_add392;
	end
end
always @(*) begin
		main_if_end369_newEarly_sub393 = (main_if_end369_add391_reg + $signed({{1{main_if_end369_div389[30]}},main_if_end369_div389}));
end
always @(*) begin
		main_if_end369_newEarly_add394 = (main_if_end369_newEarly_add392_reg + $signed({{27{main_if_end369_rem390[4]}},main_if_end369_rem390}));
end
always @(*) begin
		main_if_end369_newCurOp_add394 = (main_if_end369_newEarly_sub393 + main_if_end369_newEarly_add394);
end
always @(*) begin
		main_if_end369_inc395 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_379)) begin
		main_if_end369_inc395_reg <= main_if_end369_inc395;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond399_preheader_preheader_7) & (fsm_stall == 1'd0))) begin
		main_for_cond399_preheader_i_3609 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_cond399_preheader_420) & (fsm_stall == 1'd0)) & (main_for_cond399_preheader_exitcond_reg == 1'd0))) */ begin
		main_for_cond399_preheader_i_3609 = main_for_cond399_preheader_45_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond399_preheader_preheader_7) & (fsm_stall == 1'd0))) begin
		main_for_cond399_preheader_i_3609_reg <= main_for_cond399_preheader_i_3609;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_cond399_preheader_420) & (fsm_stall == 1'd0)) & (main_for_cond399_preheader_exitcond_reg == 1'd0))) begin
		main_for_cond399_preheader_i_3609_reg <= main_for_cond399_preheader_i_3609;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_select = main_for_cond399_preheader_i_3609_reg_width_extended[28:0];
end
always @(*) begin
		main_for_cond399_preheader_bit_concat7 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat7_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat7));
end
always @(*) begin
		main_for_cond399_preheader_bit_concat6 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat6_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_1 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat6));
end
always @(*) begin
		main_for_cond399_preheader_bit_concat5 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat5_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_2 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat5));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_2_reg <= main_for_cond399_preheader_arrayidx403_2;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_concat4 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat4_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_3 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat4));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_3_reg <= main_for_cond399_preheader_arrayidx403_3;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_concat3 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat3_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_4 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat3));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_4_reg <= main_for_cond399_preheader_arrayidx403_4;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_concat2 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat2_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_5 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat2));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_5_reg <= main_for_cond399_preheader_arrayidx403_5;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_concat1 = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat1_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_6 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_6_reg <= main_for_cond399_preheader_arrayidx403_6;
	end
end
always @(*) begin
		main_for_cond399_preheader_bit_concat = {main_for_cond399_preheader_bit_select[28:0], main_for_cond399_preheader_bit_concat_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond399_preheader_arrayidx403_7 = (1'd0 + (4 * main_for_cond399_preheader_bit_concat));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_arrayidx403_7_reg <= main_for_cond399_preheader_arrayidx403_7;
	end
end
always @(*) begin
		main_for_cond399_preheader_37 = main_entry_vla4597_out_a;
end
always @(*) begin
		main_for_cond399_preheader_38 = main_entry_vla4597_out_b;
end
always @(*) begin
		main_for_cond399_preheader_39 = main_entry_vla4597_out_a;
end
always @(*) begin
		main_for_cond399_preheader_40 = main_entry_vla4597_out_b;
end
always @(*) begin
		main_for_cond399_preheader_41 = main_entry_vla4597_out_a;
end
always @(*) begin
		main_for_cond399_preheader_42 = main_entry_vla4597_out_b;
end
always @(*) begin
		main_for_cond399_preheader_43 = main_entry_vla4597_out_a;
end
always @(*) begin
		main_for_cond399_preheader_44 = main_entry_vla4597_out_b;
end
always @(*) begin
		main_for_cond399_preheader_45 = ({1'd0,main_for_cond399_preheader_i_3609_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_45_reg <= main_for_cond399_preheader_45;
	end
end
always @(*) begin
		main_for_cond399_preheader_exitcond = (main_for_cond399_preheader_45 == 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_for_cond399_preheader_exitcond_reg <= main_for_cond399_preheader_exitcond;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then293_325) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then357_377) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_end411_421) & (fsm_stall == 1'd0))) */ begin
		main_cleanup_retval_0 = 32'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then293_325) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then357_377) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end411_421) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
end
always @(*) begin
	main_entry_vla593_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_address_a = (main_entry_vla593_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx12_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx16_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx20_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx24_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx28_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx32_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx36_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx40_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx44_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx48_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx52_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx56_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx60_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx64_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx68_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx72_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx76_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx80_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx84_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx88_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx92_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx96_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx100_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx104_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx108_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx112_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx116_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx120_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx124_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx128_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx132_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx136_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx140_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla593_address_a = (main_entry_arrayidx144_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_60)) begin
		main_entry_vla593_address_a = (main_entry_vla593_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_379)) begin
		main_entry_vla593_address_a = (main_if_end369_arrayidx370 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla593_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla593_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla593_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_in_a = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_in_a = 32'd51;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_in_a = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_in_a = 32'd42;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_in_a = 32'd41;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_in_a = 32'd47;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_in_a = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_in_a = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_in_a = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_in_a = 32'd38;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_in_a = 32'd6;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_in_a = 32'd40;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_in_a = 32'd33;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_in_a = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_in_a = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_in_a = 32'd57;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_in_a = 32'd53;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_in_a = 32'd46;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_in_a = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_in_a = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_in_a = 32'd7;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_in_a = 32'd5;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_in_a = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_in_a = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_in_a = 32'd34;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_in_a = 32'd39;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla593_in_a = 32'd49;
	end
end
always @(*) begin
	main_entry_vla593_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx10_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx14_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx18_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx22_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx26_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx30_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx34_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx38_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx42_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx46_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx50_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx54_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx58_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx62_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx66_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx70_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx74_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx78_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx82_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx86_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx90_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx94_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx98_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx102_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx106_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx110_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx114_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx118_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx122_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx126_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx130_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx134_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx138_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_address_b = (main_entry_arrayidx142_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_97)) begin
		main_entry_vla593_address_b = (main_if_end_arrayidx175 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla593_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla593_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla593_in_b = 32'd58;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla593_in_b = 32'd52;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla593_in_b = 32'd43;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla593_in_b = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla593_in_b = 32'd13;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla593_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla593_in_b = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla593_in_b = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla593_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla593_in_b = 32'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla593_in_b = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla593_in_b = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla593_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla593_in_b = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla593_in_b = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla593_in_b = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla593_in_b = 32'd39;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla593_in_b = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla593_in_b = 32'd32;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla593_in_b = 32'd45;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla593_in_b = 32'd55;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla593_in_b = 32'd50;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla593_in_b = 32'd36;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla593_in_b = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla593_in_b = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla593_in_b = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla593_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla593_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla593_in_b = 32'd4;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla593_in_b = 32'd9;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla593_in_b = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla593_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla593_in_b = 32'd32;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla593_in_b = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla593_in_b = 32'd45;
	end
end
always @(*) begin
	main_entry_vla1594_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_address_a = (main_entry_vla1594_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx9_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx13_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx21_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx25_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx29_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx33_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx37_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx41_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx49_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx53_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx57_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx61_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx65_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx69_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx77_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx81_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx85_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx89_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx93_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx97_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx101_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx105_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx109_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx113_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx117_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx121_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx125_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx129_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx133_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx137_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx141_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1594_address_a = (main_entry_arrayidx145_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_379)) begin
		main_entry_vla1594_address_a = (main_if_end369_arrayidx371 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1594_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1594_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1594_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_in_a = 32'd56;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_in_a = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_in_a = 32'd51;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_in_a = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_in_a = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_in_a = 32'd41;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_in_a = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_in_a = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_in_a = 32'd38;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_in_a = 32'd34;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_in_a = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_in_a = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_in_a = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_in_a = 32'd33;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_in_a = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_in_a = 32'd32;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_in_a = 32'd49;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_in_a = 32'd58;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_in_a = 32'd55;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_in_a = 32'd50;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_in_a = 32'd36;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_in_a = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_in_a = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_in_a = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_in_a = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_in_a = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_in_a = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_in_a = 32'd39;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_in_a = 32'd43;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_in_a = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_in_a = 32'd47;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1594_in_a = 32'd52;
	end
end
always @(*) begin
	main_entry_vla1594_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx11_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx15_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx19_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx23_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx27_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx35_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx39_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx43_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx47_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx51_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx55_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx63_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx67_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx71_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx75_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx79_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx83_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx87_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx91_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx95_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx99_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx103_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx107_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx111_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx115_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx119_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx123_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx127_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx131_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx135_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx139_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_address_b = (main_entry_arrayidx143_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_97)) begin
		main_entry_vla1594_address_b = (main_if_end_arrayidx176 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1594_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1594_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1594_in_b = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1594_in_b = 32'd51;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1594_in_b = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1594_in_b = 32'd42;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1594_in_b = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1594_in_b = 32'd41;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1594_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1594_in_b = 32'd38;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1594_in_b = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1594_in_b = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1594_in_b = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1594_in_b = 32'd34;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1594_in_b = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1594_in_b = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1594_in_b = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1594_in_b = 32'd33;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1594_in_b = 32'd40;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1594_in_b = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1594_in_b = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1594_in_b = 32'd49;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1594_in_b = 32'd57;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1594_in_b = 32'd53;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1594_in_b = 32'd46;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1594_in_b = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1594_in_b = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1594_in_b = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1594_in_b = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1594_in_b = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1594_in_b = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1594_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1594_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1594_in_b = 32'd40;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1594_in_b = 32'd45;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1594_in_b = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1594_in_b = 32'd43;
	end
end
always @(*) begin
	main_entry_vla2595_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla2595_address_a = (main_for_body157_arrayidx158 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_92)) begin
		main_entry_vla2595_address_a = (main_for_end162_arrayidx164_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_entry_vla2595_address_a = (main_if_end_arrayidx177 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_entry_vla2595_address_a = (main_if_end369_arrayidx372 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla2595_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla2595_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_92)) begin
		main_entry_vla2595_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2595_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla2595_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_92)) begin
		main_entry_vla2595_in_a = {{27{main_for_end162_rem[4]}},main_for_end162_rem};
	end
end
always @(*) begin
	main_entry_vla2595_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_entry_vla2595_address_b = (main_if_end_arrayidx179 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla2595_address_b = (main_if_then286_arrayidx289 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla2595_address_b = (main_if_then349_arrayidx352 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_entry_vla2595_address_b = (main_if_end369_arrayidx373 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla2595_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla2595_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla2595_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2595_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla2595_in_b = main_if_end274_xi_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla2595_in_b = main_if_end336_xi_1_reg;
	end
end
always @(*) begin
	main_entry_vla3596_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla3596_address_a = (main_for_body157_arrayidx159 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_93)) begin
		main_entry_vla3596_address_a = (main_for_end162_arrayidx167_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_entry_vla3596_address_a = (main_if_end_arrayidx178 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_entry_vla3596_address_a = (main_if_end369_arrayidx377 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla3596_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla3596_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_93)) begin
		main_entry_vla3596_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3596_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body157_58)) begin
		main_entry_vla3596_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_93)) begin
		main_entry_vla3596_in_a = {{27{main_for_end162_rem166[4]}},main_for_end162_rem166};
	end
end
always @(*) begin
	main_entry_vla3596_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_98)) begin
		main_entry_vla3596_address_b = (main_if_end_arrayidx180 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla3596_address_b = (main_if_then286_arrayidx290 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla3596_address_b = (main_if_then349_arrayidx353 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end369_380)) begin
		main_entry_vla3596_address_b = (main_if_end369_arrayidx378 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla3596_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla3596_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla3596_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3596_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla3596_in_b = main_if_end274_xj_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla3596_in_b = main_if_end336_xj_1_reg;
	end
end
always @(*) begin
	main_entry_vla4597_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_49)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151_1_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_50)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_51)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_52)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_53)) begin
		main_entry_vla4597_address_a = (main_for_cond147_preheader_arrayidx151_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_372)) begin
		main_entry_vla4597_address_a = (main_if_end336_arrayidx339 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla4597_address_a = (main_if_end336_arrayidx339_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_entry_vla4597_address_a = (main_for_cond399_preheader_arrayidx403 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_417)) begin
		main_entry_vla4597_address_a = (main_for_cond399_preheader_arrayidx403_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_418)) begin
		main_entry_vla4597_address_a = (main_for_cond399_preheader_arrayidx403_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_419)) begin
		main_entry_vla4597_address_a = (main_for_cond399_preheader_arrayidx403_6_reg >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla4597_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_49)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_50)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_51)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_52)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_53)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla4597_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4597_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_48)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_49)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_50)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_51)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_52)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_53)) begin
		main_entry_vla4597_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then349_374)) begin
		main_entry_vla4597_in_a = main_NodeBlock9_b_0_reg;
	end
end
always @(*) begin
	main_entry_vla4597_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_54)) begin
		main_entry_vla4597_address_b = (main_for_cond147_preheader_arrayidx151_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_55)) begin
		main_entry_vla4597_address_b = (main_for_cond147_preheader_arrayidx151_7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_94)) begin
		main_entry_vla4597_address_b = (main_for_end162_arrayidx172 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end274_320)) begin
		main_entry_vla4597_address_b = (main_if_end274_arrayidx277 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla4597_address_b = (main_if_end274_arrayidx277_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_416)) begin
		main_entry_vla4597_address_b = (main_for_cond399_preheader_arrayidx403_1 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_417)) begin
		main_entry_vla4597_address_b = (main_for_cond399_preheader_arrayidx403_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_418)) begin
		main_entry_vla4597_address_b = (main_for_cond399_preheader_arrayidx403_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond399_preheader_419)) begin
		main_entry_vla4597_address_b = (main_for_cond399_preheader_arrayidx403_7_reg >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla4597_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_54)) begin
		main_entry_vla4597_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_55)) begin
		main_entry_vla4597_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_94)) begin
		main_entry_vla4597_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla4597_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4597_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_54)) begin
		main_entry_vla4597_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond147_preheader_55)) begin
		main_entry_vla4597_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end162_94)) begin
		main_entry_vla4597_in_b = main_for_end162_2_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then286_322)) begin
		main_entry_vla4597_in_b = main_NodeBlock9_a_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_signed_divide_32_0_op0 = main_if_end369_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end369_383)) */ begin
		main_signed_divide_32_0_op0 = main_if_end369_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_signed_divide_32_0_op1 = 32'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end369_383)) */ begin
		main_signed_divide_32_0_op1 = 32'd2;
	end
end
always @(*) begin
	main_signed_divide_32_0_inst_clock = clk;
end
always @(*) begin
	main_signed_divide_32_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_divide_32_0_inst_clken = divide_main_if_end369_div_en;
end
always @(*) begin
	main_signed_divide_32_0_inst_numer = main_signed_divide_32_0_op0;
end
always @(*) begin
	main_signed_divide_32_0_inst_denom = main_signed_divide_32_0_op1;
end
always @(*) begin
	divide_main_if_end369_div_temp_out = main_signed_divide_32_0_inst_quotient;
end
always @(*) begin
	divide_main_if_end369_div_en = ~(fsm_stall);
end
always @(*) begin
	divide_main_if_end369_div_out = divide_main_if_end369_div_temp_out;
end
always @(*) begin
	main_signed_divide_32_0 = divide_main_if_end369_div_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_60)) begin
		main_signed_modulus_32_0_op0 = main_for_end162_xor2_i;
	end
	else if ((cur_state == LEGUP_F_main_BB_for_end162_61)) begin
		main_signed_modulus_32_0_op0 = main_for_end162_xor2_i16_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end187_101)) begin
		main_signed_modulus_32_0_op0 = main_if_end187_xor2_i15;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		main_signed_modulus_32_0_op0 = main_if_then194_xor2_i13;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then194_136)) begin
		main_signed_modulus_32_0_op0 = main_if_then194_xor2_i12_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		main_signed_modulus_32_0_op0 = main_if_then207_xor2_i10;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then207_171)) begin
		main_signed_modulus_32_0_op0 = main_if_then207_xor2_i9_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else218_204)) begin
		main_signed_modulus_32_0_op0 = main_if_else218_xor2_i7;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		main_signed_modulus_32_0_op0 = main_if_then220_xor2_i6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		main_signed_modulus_32_0_op0 = main_if_else231_xor2_i4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end305_329)) begin
		main_signed_modulus_32_0_op0 = main_if_end305_xor2_i2;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_signed_modulus_32_0_op0 = main_if_end369_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end369_383)) */ begin
		main_signed_modulus_32_0_op0 = main_if_end369_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end162_60)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_for_end162_61)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end187_101)) begin
		main_signed_modulus_32_0_op1 = 32'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then194_136)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then207_171)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else218_204)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		main_signed_modulus_32_0_op1 = 32'd8;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end305_329)) begin
		main_signed_modulus_32_0_op1 = 32'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end369_382)) begin
		main_signed_modulus_32_0_op1 = 32'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end369_383)) */ begin
		main_signed_modulus_32_0_op1 = 32'd2;
	end
end
always @(*) begin
	main_signed_modulus_32_0_inst_clock = clk;
end
always @(*) begin
	main_signed_modulus_32_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_modulus_32_0_inst_clken = divide_main_if_end369_rem387_en;
end
always @(*) begin
	main_signed_modulus_32_0_inst_numer = main_signed_modulus_32_0_op0;
end
always @(*) begin
	main_signed_modulus_32_0_inst_denom = main_signed_modulus_32_0_op1;
end
always @(*) begin
	divide_main_if_end369_rem387_temp_out = main_signed_modulus_32_0_inst_remain;
end
always @(*) begin
	divide_main_if_end369_rem387_en = ~(fsm_stall);
end
always @(*) begin
	divide_main_if_end369_rem387_out = divide_main_if_end369_rem387_temp_out;
end
always @(*) begin
	main_signed_modulus_32_0 = divide_main_if_end369_rem387_out;
end
assign main_NodeBlock9_Pivot10_op1_temp = 32'd3;
assign main_NodeBlock7_Pivot8_op1_temp = 32'd4;
assign main_NodeBlock5_Pivot6_op1_temp = 32'd5;
assign main_NodeBlock1_Pivot2_op1_temp = 32'd1;
assign main_NodeBlock_Pivot_op1_temp = 32'd2;
assign main_for_cond147_preheader_bit_concat24_bit_select_operand_2 = 3'd0;
assign main_for_cond147_preheader_bit_concat23_bit_select_operand_2 = 3'd1;
assign main_for_cond147_preheader_bit_concat22_bit_select_operand_2 = 3'd2;
assign main_for_cond147_preheader_bit_concat21_bit_select_operand_2 = 3'd3;
assign main_for_cond147_preheader_bit_concat20_bit_select_operand_2 = -3'd4;
assign main_for_cond147_preheader_bit_concat19_bit_select_operand_2 = -3'd3;
assign main_for_cond147_preheader_bit_concat18_bit_select_operand_2 = -3'd2;
assign main_for_cond147_preheader_bit_concat17_bit_select_operand_2 = -3'd1;
always @(*) begin
	main_for_end162_rem_width_extended = {{24{main_for_end162_rem[4]}},main_for_end162_rem};
end
assign main_for_end162_bit_concat15_bit_select_operand_2 = 3'd0;
assign main_NodeBlock16_Pivot17_op1_temp = 32'd2;
assign main_if_end274_bit_concat13_bit_select_operand_2 = 3'd0;
assign main_if_else291_cmp292_op1_temp = 32'd60;
assign main_if_end305_Pivot26_op1_temp = 32'd1;
assign main_NodeBlock23_Pivot24_op1_temp = 32'd2;
assign main_if_end336_bit_concat11_bit_select_operand_2 = 3'd0;
assign main_if_else355_cmp356_op1_temp = 32'd60;
always @(*) begin
	main_for_cond399_preheader_i_3609_reg_width_extended = {25'd0,main_for_cond399_preheader_i_3609_reg};
end
assign main_for_cond399_preheader_bit_concat7_bit_select_operand_2 = 3'd0;
assign main_for_cond399_preheader_bit_concat6_bit_select_operand_2 = 3'd1;
assign main_for_cond399_preheader_bit_concat5_bit_select_operand_2 = 3'd2;
assign main_for_cond399_preheader_bit_concat4_bit_select_operand_2 = 3'd3;
assign main_for_cond399_preheader_bit_concat3_bit_select_operand_2 = -3'd4;
assign main_for_cond399_preheader_bit_concat2_bit_select_operand_2 = -3'd3;
assign main_for_cond399_preheader_bit_concat1_bit_select_operand_2 = -3'd2;
assign main_for_cond399_preheader_bit_concat_bit_select_operand_2 = -3'd1;
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_422)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_422)) begin
		return_val <= main_cleanup_retval_0_reg;
	end
end
assign memory_controller_1_write_enable_a = 1'd0;
assign memory_controller_1_in_a = 64'd0;
always @(*) begin
	memory_controller_1_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_1_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_1_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_1_address_a = main_if_then194_arrayidx197;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_1_address_a = main_if_then207_arrayidx210;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_1_address_a = main_if_then220_arrayidx223;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_1_address_a = main_if_else231_arrayidx234;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_1_address_a = main_if_then247_arrayidx248;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_1_address_a = main_if_then254_arrayidx255;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_1_address_a = main_if_then261_arrayidx262;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_1_address_a = main_if_else266_arrayidx267;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_1_address_a = main_if_end336_pn_in_reg;
	end
end
always @(*) begin
	memory_controller_1_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_1_size_a = 2'd2;
	end
end
assign memory_controller_1_write_enable_b = 1'd0;
assign memory_controller_1_in_b = 64'd0;
assign memory_controller_1_enable_b = 1'd0;
assign memory_controller_1_address_b = 0;
assign memory_controller_1_size_b = 2'd0;
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_0_address_a = main_if_then194_arrayidx202;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_0_address_a = main_if_then207_arrayidx215;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_0_address_a = main_if_then220_arrayidx228;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_0_address_a = main_if_else231_arrayidx239;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_0_address_a = main_if_then247_arrayidx250;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_0_address_a = main_if_then254_arrayidx257;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_0_address_a = main_if_then261_arrayidx264;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_0_address_a = main_if_else266_arrayidx269;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_0_address_a = main_if_end336_pn598_in_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then194_135)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then207_170)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then220_237)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_270)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then247_304)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then254_310)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then261_313)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else266_316)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end336_369)) begin
		memory_controller_0_size_a = 2'd2;
	end
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
assign memory_controller_0_enable_b = 1'd0;
assign memory_controller_0_address_b = 0;
assign memory_controller_0_size_b = 2'd0;

endmodule
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	data_a,
	byteena_a,
	wren_b,
	data_b,
	byteena_b,
	q_b,
	q_a
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  latency = 1;
parameter  init_file = "UNUSED";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
localparam output_registered = (latency == 1)? "UNREGISTERED" : "CLOCK0";
input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
wire [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
wire [(width_b-1):0] q_b_wire;
input  wren_a;
input [(width_a-1):0] data_a;
input [width_be_a-1:0] byteena_a;
input  wren_b;
input [(width_b-1):0] data_b;
input [width_be_b-1:0] byteena_b;
reg  clk_wire;

altsyncram altsyncram_component (
	.address_a (address_a),
    .clock0 (clk_wire),
    .clock1 (1'd1),
    .clocken0 (clken),
    .clocken1 (1'd1),
    .clocken2 (1'd1),
    .clocken3 (1'd1),
    .aclr0 (1'd0),
    .aclr1 (1'd0),
    .addressstall_a (1'd0),
    .eccstatus (),
    .rden_a (clken),
    .q_a (q_a),
	.address_b (address_b),
    .addressstall_b (1'd0),
    .rden_b (clken),
    .q_b (q_b),
    .wren_a (wren_a),
    .data_a (data_a),
    .wren_b (wren_b),
    .data_b (data_b),
    .byteena_b (byteena_b),
    .byteena_a (byteena_a)
);
defparam
    altsyncram_component.width_byteena_a = width_be_a,
    altsyncram_component.width_byteena_b = width_be_b,
    altsyncram_component.operation_mode = "BIDIR_DUAL_PORT",
    altsyncram_component.read_during_write_mode_mixed_ports = "OLD_DATA",
    altsyncram_component.init_file = init_file,
    altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.power_up_uninitialized = "FALSE",
    altsyncram_component.intended_device_family = "Arria10",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.outdata_aclr_b = "NONE",
    altsyncram_component.outdata_reg_b = output_registered,
    altsyncram_component.numwords_b = numwords_b,
    altsyncram_component.widthad_b = widthad_b,
    altsyncram_component.width_b = width_b,
    altsyncram_component.address_reg_b = "CLOCK0",
    altsyncram_component.byteena_reg_b = "CLOCK0",
    altsyncram_component.indata_reg_b = "CLOCK0",
    altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_output_a = "BYPASS",
    altsyncram_component.outdata_aclr_a = "NONE",
    altsyncram_component.outdata_reg_a = output_registered,
    altsyncram_component.numwords_a = numwords_a,
    altsyncram_component.widthad_a = widthad_a,
    altsyncram_component.width_a = width_a;

always @(*) begin
	clk_wire = clk;
end


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	q_a,
	address_b,
	q_b
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = {`MEM_INIT_DIR, "UNUSED.mif"};
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
reg [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
reg [(width_b-1):0] q_b_wire;

(* ram_init_file = init_file *) reg [width_a-1:0] ram [numwords_a-1:0];

integer i;
/* synthesis translate_off */
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == {`MEM_INIT_DIR, "UNUSED.mif"})
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

localparam input_latency = ((latency - 1) >> 1);
localparam output_latency = (latency - 1) - input_latency;
integer j;

reg [(widthad_a-1):0] address_a_reg[input_latency:0];
reg [(widthad_b-1):0] address_b_reg[input_latency:0];

always @(*)
begin
  address_a_reg[0] = address_a;
  address_b_reg[0] = address_b;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < input_latency; j=j+1)
   begin
       address_a_reg[j+1] <= address_a_reg[j];
       address_b_reg[j+1] <= address_b_reg[j];
   end
end

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a_reg[input_latency]];
end

always @ (posedge clk)
if (clken)
begin
    q_b_wire <= ram[address_b_reg[input_latency]];
end


reg [(width_a-1):0] q_a_reg[output_latency:0];

always @(*)
begin
   q_a_reg[0] <= q_a_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
   end
end

assign q_a = q_a_reg[output_latency];
reg [(width_b-1):0] q_b_reg[output_latency:0];

always @(*)
begin
   q_b_reg[0] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_b = q_b_reg[output_latency];

endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.finish (finish),
	.return_val (return_val)
);




initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(posedge clk) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end


endmodule
