# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pynq_setup_gulf_pll.srcs/sources_1/ip/ila_0_4/sim/ila_0.vhd" \
"../../../../pynq_setup_gulf_pll.srcs/sources_1/new/PLL.vhd" \
"../../../../pynq_setup_gulf_pll.srcs/sources_1/new/data_fsm.vhd" \
"../../../../pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" \

# Do not sort compile order
nosort
