m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dc:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/verification
vhls_sim_stream_source_dpi_bfm
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1706197410
!i10b 1
!s100 U9=G<5D04_MX@de58UfdT3
IcP6nZoWCfR[<i=7XST`QP3
VDg1SIo80bB@j0V0VzS_@n1
!s105 hls_sim_stream_source_dpi_bfm_sv_unit
S1
R0
w1706197383
8tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
Ftb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
L0 19
OV;L;10.5b;63
r1
!s85 0
31
!s108 1706197410.000000
!s107 tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv|
!s90 -sv|tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv|-work|stream_source_dpi_bfm_resize_cols_inst|
!i113 1
o-sv -work stream_source_dpi_bfm_resize_cols_inst
tCvgOpt 0
