{ "Warning" "WACF_MISSING_TCL_FILE" "software/CETBase/mem_init/meminit.qip " "Tcl Script File software/CETBase/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/CETBase/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/CETBase/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1630682208033 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1630682208033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630682208040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630682208040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 03 11:16:47 2021 " "Processing started: Fri Sep 03 11:16:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630682208040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1630682208040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1630682208040 ""}
{ "Warning" "WRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_WARNING" "" "Rapid Recompile may ignore certain project assignments or settings that have been added, modified or deleted since the previous compile." { { "Info" "IRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_INFO" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM deleted  " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL with value MAXIMUM was deleted." {  } {  } 0 12844 "Assignment %1!s! with value %2!s! was %3!s!%4!s!." 0 0 "Design Software" 0 -1 1630682209041 ""} { "Info" "IRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_INFO" "PLACEMENT_EFFORT_MULTIPLIER 4.0 deleted  " "Assignment PLACEMENT_EFFORT_MULTIPLIER with value 4.0 was deleted." {  } {  } 0 12844 "Assignment %1!s! with value %2!s! was %3!s!%4!s!." 0 0 "Design Software" 0 -1 1630682209041 ""} { "Info" "IRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_INFO" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON deleted  " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC with value ON was deleted." {  } {  } 0 12844 "Assignment %1!s! with value %2!s! was %3!s!%4!s!." 0 0 "Design Software" 0 -1 1630682209041 ""} { "Info" "IRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_INFO" "PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON deleted  " "Assignment PHYSICAL_SYNTHESIS_REGISTER_RETIMING with value ON was deleted." {  } {  } 0 12844 "Assignment %1!s! with value %2!s! was %3!s!%4!s!." 0 0 "Design Software" 0 -1 1630682209041 ""} { "Info" "IRAPID_RAPID_RECOMPILE_ASSIGNMENT_CHANGE_INFO" "FITTER_EFFORT STANDARD FIT deleted  " "Assignment FITTER_EFFORT with value STANDARD FIT was deleted." {  } {  } 0 12844 "Assignment %1!s! with value %2!s! was %3!s!%4!s!." 0 0 "Design Software" 0 -1 1630682209041 ""}  } {  } 0 12799 "Rapid Recompile may ignore certain project assignments or settings that have been added, modified or deleted since the previous compile." 0 0 "Design Software" 0 -1 1630682209041 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "Top " "Using Hybrid (Rapid Recompile) netlist for partition \"Top\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1630682214221 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_hub:auto_hub " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1630682215545 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_signaltap:auto_signaltap_0 " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1630682215618 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 245 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 245 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1630682215997 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1630682216014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630682216545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1630682216545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11791 " "Implemented 11791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630682220264 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630682220264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11590 " "Implemented 11590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630682220264 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630682220264 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1630682220264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1630682220264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5212 " "Peak virtual memory: 5212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630682221902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 03 11:17:01 2021 " "Processing ended: Fri Sep 03 11:17:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630682221902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630682221902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630682221902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630682221902 ""}
