// Seed: 1077441694
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wand id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else if (1) id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
