# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module SystemVerilog2
# 
# Top level modules:
# 	SystemVerilog2
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:39:48 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:48 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:49 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:49 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:49 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:49 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:39:49 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:39:49 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:39:49 on Jul 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# ** Error: rtl/axil_interconnect.sv(196): Module 'axil_mux_wr' is not defined.
#  For instance 'axil_mux_wr_inst' at path 'axil_interconnect_tb.axil_interconnect_wrapper_inst.axil_interconnect_inst.axil_mux_wr'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=32, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 30
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 04:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:39:49 on Jul 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=32, Warnings=117.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:41:46 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:41:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:41:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: rtl/axil_decoder_addr_wr.sv(44): (vlog-2730) Undefined variable: 'slv_valid_wire'.
# ** Error: rtl/axil_decoder_addr_wr.sv(44): (vlog-2730) Undefined variable: 'm_axil_arvalid'.
# ** Error: rtl/axil_decoder_addr_wr.sv(44): (vlog-2730) Undefined variable: 'addr_wire'.
# End time: 04:41:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:42:10 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:42:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:42:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: rtl/axil_decoder_addr_wr.sv(44): (vlog-2730) Undefined variable: 'm_axil_arvalid'.
# ** Error: rtl/axil_decoder_addr_wr.sv(44): (vlog-2730) Undefined variable: 'addr_wire'.
# End time: 04:42:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:16 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:47:17 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:47:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 04:47:18 on Jul 28,2024, Elapsed time: 0:07:29
# Errors: 34, Warnings: 181
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:47:18 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:54:38 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:54:38 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:54:38 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: rtl/axil_decoder_addr_wr.sv(30): (vlog-2730) Undefined variable: 'aclk'.
# ** Error: (vlog-13069) rtl/axil_decoder_addr_wr.sv(35): near "else": syntax error, unexpected else.
# ** Error: rtl/axil_decoder_addr_wr.sv(46): (vlog-13205) Syntax error found in the scope following 'slv_valid'. Is there a missing '::'?
# End time: 04:54:38 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:55:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:55:20 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:55:20 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 04:55:21 on Jul 28,2024, Elapsed time: 0:08:03
# Errors: 1, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:55:21 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_decoder_addr_wr(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=103.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:58:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:58:26 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 04:58:26 on Jul 28,2024, Elapsed time: 0:03:05
# Errors: 0, Warnings: 167
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:58:26 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_decoder_addr_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 04:59:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 04:59:43 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 04:59:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 04:59:44 on Jul 28,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 04:59:44 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_decoder_addr_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:02:32 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:32 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:02:33 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:02:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:02:33 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:02:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:02:33 on Jul 28,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:02:33 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_decoder_addr_wr(fast)".
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=110.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:07:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:07:23 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:07:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:07:24 on Jul 28,2024, Elapsed time: 0:04:51
# Errors: 0, Warnings: 174
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:07:24 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
1
# [1]
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:00 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:18:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:00 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:18:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:00 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:18:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:00 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# ** Error: rtl/axil_response_addr_invalid_wr.sv(53): (vlog-2730) Undefined variable: 'm_axil_awvalid'.
# ** Error: rtl/axil_response_addr_invalid_wr.sv(53): (vlog-2730) Undefined variable: 'm_axil_wvalid'.
# End time: 05:18:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 13
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_response_addr_invalid_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:18:10 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:10 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:11 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:11 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:11 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:11 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:18:11 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:18:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:18:12 on Jul 28,2024, Elapsed time: 0:10:48
# Errors: 1, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:18:12 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:42 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:20:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:20:42 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:42 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:43 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:20:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:20:44 on Jul 28,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:20:44 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(353): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_decoder_addr_wr(fast)".
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=110.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:26:45 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:26:45 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:26:45 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:26:45 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:26:45 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:45 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:26:46 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:26:46 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:26:47 on Jul 28,2024, Elapsed time: 0:06:03
# Errors: 0, Warnings: 174
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:26:47 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 239
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:31:23 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:23 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:31:24 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:31:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:31:25 on Jul 28,2024, Elapsed time: 0:04:38
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:31:25 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=103.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:24 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:36:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:36:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:36:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:36:24 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:24 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:36:25 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:36:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:36:26 on Jul 28,2024, Elapsed time: 0:05:01
# Errors: 0, Warnings: 167
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:36:26 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
1
# [1]
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:40:17 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:17 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:40:18 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:40:18 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:40:18 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:40:18 on Jul 28,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:40:18 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:02 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 05:44:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 05:44:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:03 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 05:44:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 05:44:04 on Jul 28,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 05:44:04 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_arbiter_priority_wr(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:00:15 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:00:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:00:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(84): (vlog-2388) 'i' already declared in this scope (axil_decoder_addr_wr) at rtl/axil_decoder_addr_wr.sv(27).
# ** Error: rtl/axil_decoder_addr_wr.sv(103): (vlog-2730) Undefined variable: 'm_axil_arvalid'.
# End time: 06:00:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:01:57 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:01:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:01:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(84): (vlog-2388) 'i' already declared in this scope (axil_decoder_addr_wr) at rtl/axil_decoder_addr_wr.sv(27).
# End time: 06:01:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:11 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:02:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:11 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(108): (vlog-12003) Variable 'slv_invalid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(92). 
# End time: 06:02:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 06:02:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:43 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 06:02:44 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:44 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 06:02:44 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:44 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 06:02:44 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:44 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 06:02:44 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:02:44 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 06:02:44 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 06:02:45 on Jul 28,2024, Elapsed time: 0:18:41
# Errors: 3, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 06:02:45 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 06:07:33 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:33 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:07:34 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 06:07:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 06:07:35 on Jul 28,2024, Elapsed time: 0:04:50
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 06:07:35 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
1
# [1]
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:25 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 06:10:25 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:10:26 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 06:10:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 06:10:27 on Jul 28,2024, Elapsed time: 0:02:52
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 06:10:27 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(24): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(29): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(30): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(55): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(64): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(84): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(85): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=110.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:33:34 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:34 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:33:35 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:35 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:33:35 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:35 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:33:35 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:33:35 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:33:35 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 08:33:36 on Jul 28,2024, Elapsed time: 2:23:09
# Errors: 0, Warnings: 174
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:33:36 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder}
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder}
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:39 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:36:39 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:39 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:36:39 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:39 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:36:40 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:36:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 08:36:41 on Jul 28,2024, Elapsed time: 0:03:05
# Errors: 0, Warnings: 71
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:36:41 on Jul 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:39 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:46:39 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:46:40 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:46:40 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:46:41 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 08:46:42 on Jul 28,2024, Elapsed time: 0:10:01
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:46:42 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:19 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:57:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:19 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: rtl/axil_decoder_addr_wr.sv(27): (vlog-2730) Undefined variable: 'aclk'.
# ** Error: rtl/axil_decoder_addr_wr.sv(29): (vlog-2730) Undefined variable: 'aresetn'.
# End time: 08:57:19 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:57:28 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:28 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:57:29 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:29 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:57:29 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:29 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:57:29 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:29 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:57:29 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:57:29 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:57:29 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 08:57:30 on Jul 28,2024, Elapsed time: 0:10:48
# Errors: 1, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:57:30 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): rtl/axil_interconnect.sv(177): (vopt-2912) Port 'm_axil_bvalid' not found in module 'axil_decoder_addr_wr' (8th connection).
# ** Error (suppressible): rtl/axil_interconnect.sv(177): (vopt-2912) Port 'm_axil_bready' not found in module 'axil_decoder_addr_wr' (9th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 30
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
# Unrecognized dataset prefix: sim
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:02 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:58:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:58:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:58:03 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:58:03 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:58:04 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:57:30 on Jul 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-12003) Variable 'slv_valid' written by continuous and procedural assignments. See rtl/axil_decoder_addr_wr.sv(32). 
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=19, Warnings=103.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 30
# A time value could not be extracted from the current line
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:05 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:59:05 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:05 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:06 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:59:06 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:07 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:59:07 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:57:30 on Jul 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=19, Warnings=220.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder
# ** UI-Msg: (vish-4014) No objects found matching 'axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder'.
# Error in macro ./tb/vsim/vsim.do line 36
# ** UI-Msg: (vish-4014) No objects found matching 'axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/state_decoder'.
#     while executing
# "add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_ad..."
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:51 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:52 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 08:59:52 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:53 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 08:59:53 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:53 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 08:59:53 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:59:53 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 08:59:53 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 08:59:54 on Jul 28,2024, Elapsed time: 0:02:24
# Errors: 19, Warnings: 284
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 08:59:54 on Jul 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:01 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:10:01 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:01 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:10:01 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:01 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:10:01 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:01 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:02 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:10:02 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:10:03 on Jul 28,2024, Elapsed time: 0:10:09
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:10:03 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:10:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:10:58 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:10:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:10:59 on Jul 28,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:10:59 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=110.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 996340 ns
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:12:55 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:55 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:12:56 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:12:56 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:12:57 on Jul 28,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 174
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:12:57 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:57 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:13:57 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:13:58 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:13:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:13:59 on Jul 28,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:13:59 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:00 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:21:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:00 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: (vlog-13069) rtl/axil_decoder_addr_wr.sv(43): near "&&": syntax error, unexpected &&.
# ** Error: (vlog-13069) rtl/axil_decoder_addr_wr.sv(47): near "else": syntax error, unexpected else.
# ** Error: rtl/axil_decoder_addr_wr.sv(50): (vlog-13205) Syntax error found in the scope following 'slv_invalid_wire'. Is there a missing '::'?
# End time: 09:21:00 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:15 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:21:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Warning: rtl/axil_decoder_addr_wr.sv(45): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_decoder_addr_wr.sv(46): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_decoder_addr_wr.sv(49): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_decoder_addr_wr.sv(50): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:21:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:16 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:21:16 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:21:17 on Jul 28,2024, Elapsed time: 0:07:18
# Errors: 1, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:21:17 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:13 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:28:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:28:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:28:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:28:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:28:14 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:28:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:28:15 on Jul 28,2024, Elapsed time: 0:06:58
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:28:15 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(44): (vopt-7045) 'slv_valid_wire' is driven by more than one continuous assignment. See rtl/axil_decoder_addr_wr.sv(44).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=16, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 30
add wave -position insertpoint  \
{sim:/axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr/state_wr}
# Unrecognized dataset prefix: sim
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:21 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:29:21 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:22 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:29:22 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:28:15 on Jul 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=16, Warnings=117.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:13 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:32:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:32:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:32:13 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:13 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:14 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:32:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:32:15 on Jul 28,2024, Elapsed time: 0:04:00
# Errors: 16, Warnings: 181
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:32:15 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 493526 ns
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:14 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 09:33:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:14 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_mux_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_mux_wr.sv 
# -- Compiling module axil_mux_wr
# 
# Top level modules:
# 	axil_mux_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# ** Warning: rtl/axil_crossbar_ms_wr.sv(15): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(20): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# ** Warning: rtl/axil_crossbar_sm_wr.sv(35): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# ** Warning: rtl/axil_crossbar_ms_rd.sv(15): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# ** Warning: rtl/axil_crossbar_sm_rd.sv(30): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(31): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# ** Warning: rtl/axil_interconnect.sv(21): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv rtl/axil_interconnect_wrapper.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper.sv 
# -- Compiling module axil_interconnect_wrapper
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wrapper
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:33:15 on Jul 28,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 09:33:15 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# End time: 09:33:16 on Jul 28,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 64
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 09:33:16 on Jul 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_interconnect.sv(21): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(26): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(27): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(52): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(61): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(81): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(82): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2685) [TFMPC] - Too few port connections for 'axil_decoder_addr_rd_inst'.  Expected 6, found 4.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aresetn'.
# ** Warning: rtl/axil_interconnect.sv(355): (vopt-2718) [TFMPC] - Missing connection for port 'aclk'.
# ** Warning: rtl/axil_interconnect_wrapper.sv(52): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(57): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(58): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(83): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(92): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(112): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wrapper.sv(113): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=110.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_interconnect_wrapper(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_mux_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[0]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[1]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[2]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[3]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[4]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[5]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[6]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[7]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[8]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[9]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[10]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[11]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[12]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[13]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[14]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[15]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[16]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[17]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[18]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[19]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[20]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[21]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[22]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[23]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[24]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[25]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[26]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[27]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[28]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[29]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[30]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(20).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[31]/axil_response_addr_invalid_wr File: rtl/axil_interconnect.sv Line: 241
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/aresetn
# 
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_decoder_addr_wr[0]/axil_decoder_addr_wr_inst/slv_valid
# 
# Loop to add master write signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/axil_interconnect_inst/axil_response_addr_invalid_wr[$i]/axil_response_addr_invalid_wr/slv_invalid
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awaddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_awready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wdata[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wstrb[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_wready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bresp[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_bready[$i]
# }
# 
# Loop to add slave write signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awaddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_awready[$j]  
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wdata[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wstrb[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_wready[$j]   
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bresp[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_bready[$j]
# }
# 
# Loop to add master read signals
# for {set i 0} {$i < $NUMBER_MASTER} {incr i} {
# 	add wave -radix hexadecimal 	axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_araddr[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arvalid[$i]
#     add wave -radix binary 		    axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_arready[$i]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rdata[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rvalid[$i]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rready[$i]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/m_axil_rresp[$i]
# }
# 
# Loop to add slave read signals
# for {set j 0} {$j < $NUMBER_SLAVE} {incr j} {
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_araddr[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_arready[$j]
# 
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rdata[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rvalid[$j]
#     add wave -radix binary          axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rready[$j]
#     add wave -radix hexadecimal     axil_interconnect_tb/axil_interconnect_wrapper_inst/s_axil_rresp[$j]
# }
# 
# Run the simulation for the specified time
# run 1ms
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 us
