HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:turret_servos
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||turret_servos.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/38||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/45||busapb3.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/56
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/46||busapb3.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/56
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/47||busapb3.v(57);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/57
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/48||busapb3.v(57);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/57
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 4 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/77||busapb3.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/44
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||turret_servos.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/158||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/181||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/182||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/183||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/252||busapb3.v(115);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/115
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/253||busapb3.v(104);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of freq[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/254||busapb3.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/255||busapb3.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/256||busapb3.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/257||busapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/13
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 11 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/258||busapb3.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/14
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||turret_servos.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/479||turret_servo_mss_design.v(448);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v'/linenumber/448
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||turret_servos.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/480||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||turret_servos.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/481||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||turret_servos.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/498||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||turret_servos.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/500||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||turret_servos.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/517||null;null
Implementation;Compile;RootName:turret_servos
Implementation;Compile||(null)||Please refer to the log file for details about 303 Warning(s) , 1 Info(s)||turret_servos_compile_log.rpt;liberoaction://open_report/file/turret_servos_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:turret_servos
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||turret_servos_placeroute_log.rpt;liberoaction://open_report/file/turret_servos_placeroute_log.rpt||(null);(null)
