Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Feb 21 05:56:27 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0               262269       12.225        0.000                       0                524489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 12.500}       25.000          40.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.001        0.000                      0               262269       12.225        0.000                       0                393355  
clk_wrapper                                                                             498.562        0.000                       0                131134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[29272]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_2[29272]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.069ns (39.655%)  route 0.105ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      2.531ns (routing 1.362ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.850ns (routing 1.491ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      2.531     3.361    shift_reg_tap_i/clk_c
    SLICE_X75Y400        FDRE                                         r  shift_reg_tap_i/sr_1[29272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y400        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.430 r  shift_reg_tap_i/sr_1[29272]/Q
                         net (fo=1, routed)           0.105     3.535    shift_reg_tap_i/sr_1[29272]
    SLICE_X73Y401        FDRE                                         r  shift_reg_tap_i/sr_2[29272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      2.850     3.991    shift_reg_tap_i/clk_c
    SLICE_X73Y401        FDRE                                         r  shift_reg_tap_i/sr_2[29272]/C
                         clock pessimism             -0.512     3.479    
    SLICE_X73Y401        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     3.534    shift_reg_tap_i/sr_2[29272]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[29272]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_2[29272]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.069ns (39.655%)  route 0.105ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      2.531ns (routing 1.362ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.850ns (routing 1.491ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      2.531     3.361    shift_reg_tap_i/clk_c
    SLICE_X75Y400        FDRE                                         r  shift_reg_tap_i/sr_1[29272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y400        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.430 f  shift_reg_tap_i/sr_1[29272]/Q
                         net (fo=1, routed)           0.105     3.535    shift_reg_tap_i/sr_1[29272]
    SLICE_X73Y401        FDRE                                         f  shift_reg_tap_i/sr_2[29272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      2.850     3.991    shift_reg_tap_i/clk_c
    SLICE_X73Y401        FDRE                                         r  shift_reg_tap_i/sr_2[29272]/C
                         clock pessimism             -0.512     3.479    
    SLICE_X73Y401        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     3.534    shift_reg_tap_i/sr_2[29272]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[100619]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_2[100619]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.069ns (35.025%)  route 0.128ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Net Delay (Source):      3.004ns (routing 1.362ns, distribution 1.642ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.491ns, distribution 1.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      3.004     3.834    shift_reg_tap_i/clk_c
    SLICE_X157Y310       FDRE                                         r  shift_reg_tap_i/sr_1[100619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y310       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.903 r  shift_reg_tap_i/sr_1[100619]/Q
                         net (fo=1, routed)           0.128     4.031    shift_reg_tap_i/sr_1[100619]
    SLICE_X158Y310       FDRE                                         r  shift_reg_tap_i/sr_2[100619]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      3.391     4.532    shift_reg_tap_i/clk_c
    SLICE_X158Y310       FDRE                                         r  shift_reg_tap_i/sr_2[100619]/C
                         clock pessimism             -0.555     3.977    
    SLICE_X158Y310       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     4.030    shift_reg_tap_i/sr_2[100619]
  -------------------------------------------------------------------
                         required time                         -4.030    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[100619]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_2[100619]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.069ns (35.025%)  route 0.128ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Net Delay (Source):      3.004ns (routing 1.362ns, distribution 1.642ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.491ns, distribution 1.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      3.004     3.834    shift_reg_tap_i/clk_c
    SLICE_X157Y310       FDRE                                         r  shift_reg_tap_i/sr_1[100619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y310       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.903 f  shift_reg_tap_i/sr_1[100619]/Q
                         net (fo=1, routed)           0.128     4.031    shift_reg_tap_i/sr_1[100619]
    SLICE_X158Y310       FDRE                                         f  shift_reg_tap_i/sr_2[100619]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      3.391     4.532    shift_reg_tap_i/clk_c
    SLICE_X158Y310       FDRE                                         r  shift_reg_tap_i/sr_2[100619]/C
                         clock pessimism             -0.555     3.977    
    SLICE_X158Y310       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     4.030    shift_reg_tap_i/sr_2[100619]
  -------------------------------------------------------------------
                         required time                         -4.030    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[102841]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_3[102841]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.069ns (41.071%)  route 0.099ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      2.995ns (routing 1.362ns, distribution 1.633ns)
  Clock Net Delay (Destination): 3.349ns (routing 1.491ns, distribution 1.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      2.995     3.825    shift_reg_tap_i/clk_c
    SLICE_X159Y336       FDRE                                         r  shift_reg_tap_i/sr_2[102841]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y336       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.894 r  shift_reg_tap_i/sr_2[102841]/Q
                         net (fo=1, routed)           0.099     3.993    shift_reg_tap_i/sr_2[102841]
    SLICE_X160Y336       FDRE                                         r  shift_reg_tap_i/sr_3[102841]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393354, routed)      3.349     4.490    shift_reg_tap_i/clk_c
    SLICE_X160Y336       FDRE                                         r  shift_reg_tap_i/sr_3[102841]/C
                         clock pessimism             -0.556     3.934    
    SLICE_X160Y336       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.989    shift_reg_tap_i/sr_3[102841]
  -------------------------------------------------------------------
                         required time                         -3.989    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         25.000      23.501     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X149Y318  shift_reg_tap_i/sr_1[101043]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X148Y318  shift_reg_tap_i/sr_1[101044]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X143Y308  shift_reg_tap_i/sr_1[101045]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X145Y303  shift_reg_tap_i/sr_1[101046]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X35Y338   shift_reg_tap_i/sr_1[15167]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X108Y481  shift_reg_tap_i/sr_1[47260]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X108Y480  shift_reg_tap_i/sr_1[47261]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X42Y512   shift_reg_tap_i/sr_1[79343]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X77Y417   shift_reg_tap_i/sr_2[89732]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X149Y318  shift_reg_tap_i/sr_1[101043]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X143Y308  shift_reg_tap_i/sr_1[101045]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X143Y300  shift_reg_tap_i/sr_1[101048]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X4Y305    shift_reg_tap_i/sr_1[10104]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X154Y302  shift_reg_tap_i/sr_1[101051]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X97Y361          lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X120Y316         lsfr_1/output_vector[100000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X120Y316         lsfr_1/output_vector[100001]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X9Y348           lsfr_1/output_vector[14106]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X5Y363           lsfr_1/output_vector[14119]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X5Y363           lsfr_1/output_vector[14120]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X120Y316         lsfr_1/output_vector[100000]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X120Y316         lsfr_1/output_vector[100001]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X129Y323         lsfr_1/output_vector[100008]/C



