// Seed: 1708451984
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3
);
  logic id_5;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd81
) (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wand _id_3
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire [1 : id_3] id_5;
endmodule
module module_2 (
    output wire id_0,
    input  wand id_1,
    input  tri  id_2,
    output wire id_3
);
  assign id_0 = 1'b0 == id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
