{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE256",
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "AFP"
    ]
  },
  "Instructions": {
    "vtestps xmm0, xmm1": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 2 0b01 0x0e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov w20, #0x80000000",
        "dup v4.4s, w20",
        "and v5.16b, v3.16b, v2.16b",
        "bic v6.16b, v3.16b, v2.16b",
        "and v2.16b, v5.16b, v4.16b",
        "and v3.16b, v6.16b, v4.16b",
        "umaxv h4, v2.8h",
        "umaxv h2, v3.8h",
        "umov w20, v4.h[0]",
        "umov w21, v2.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vtestps ymm0, ymm1": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 2 0b01 0x0e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov w20, #0x80000000",
        "mov z4.s, w20",
        "and z5.d, z3.d, z2.d",
        "bic z6.d, z3.d, z2.d",
        "and z2.d, z5.d, z4.d",
        "and z3.d, z6.d, z4.d",
        "umaxv h4, p7, z2.h",
        "umaxv h2, p7, z3.h",
        "umov w20, v4.h[0]",
        "umov w21, v2.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vtestpd xmm0, xmm1": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 2 0b01 0x0f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, #0x8000000000000000",
        "dup v4.2d, x20",
        "and v5.16b, v3.16b, v2.16b",
        "bic v6.16b, v3.16b, v2.16b",
        "and v2.16b, v5.16b, v4.16b",
        "and v3.16b, v6.16b, v4.16b",
        "umaxv h4, v2.8h",
        "umaxv h2, v3.8h",
        "umov w20, v4.h[0]",
        "umov w21, v2.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vtestpd ymm0, ymm1": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 2 0b01 0x0f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, #0x8000000000000000",
        "mov z4.d, x20",
        "and z5.d, z3.d, z2.d",
        "bic z6.d, z3.d, z2.d",
        "and z2.d, z5.d, z4.d",
        "and z3.d, z6.d, z4.d",
        "umaxv h4, p7, z2.h",
        "umaxv h2, p7, z3.h",
        "umov w20, v4.h[0]",
        "umov w21, v2.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vptest xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "Map 2 0b01 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and v4.16b, v2.16b, v3.16b",
        "bic v5.16b, v3.16b, v2.16b",
        "umaxv h2, v4.8h",
        "umaxv h3, v5.8h",
        "umov w20, v2.h[0]",
        "umov w21, v3.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vptest ymm0, ymm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "Map 2 0b01 0x16 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and z4.d, z2.d, z3.d",
        "bic z5.d, z3.d, z2.d",
        "umaxv h2, p7, z4.h",
        "umaxv h3, p7, z5.h",
        "umov w20, v2.h[0]",
        "umov w21, v3.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "vmaskmovps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b01 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p6/z, z2.s, #0",
        "ld1w {z3.s}, p0/z, [x20]",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p7/z, z2.s, #0",
        "ld1w {z3.s}, p0/z, [x20]",
        "mov z16.d, p7/m, z3.d",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b01 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p6/z, z2.d, #0",
        "ld1d {z3.d}, p0/z, [x20]",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p7/z, z2.d, #0",
        "ld1d {z3.d}, p0/z, [x20]",
        "mov z16.d, p7/m, z3.d",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovps [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p6/z, z2.s, #0",
        "st1w {z3.s}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovps [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p7/z, z2.s, #0",
        "st1w {z3.s}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovpd [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p6/z, z2.d, #0",
        "st1d {z3.d}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vmaskmovpd [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p7/z, z2.d, #0",
        "st1d {z3.d}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b01 0x8c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p6/z, z2.s, #0",
        "ld1w {z3.s}, p0/z, [x20]",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p7/z, z2.s, #0",
        "ld1w {z3.s}, p0/z, [x20]",
        "mov z16.d, p7/m, z3.d",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovq xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b01 0x8c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p6/z, z2.d, #0",
        "ld1d {z3.d}, p0/z, [x20]",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovq ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p7/z, z2.d, #0",
        "ld1d {z3.d}, p0/z, [x20]",
        "mov z16.d, p7/m, z3.d",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovd [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p6/z, z2.s, #0",
        "st1w {z3.s}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovd [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.s, p7/z, z2.s, #0",
        "st1w {z3.s}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovq [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p6/z, z2.d, #0",
        "st1d {z3.d}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "vpmaskmovq [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov x20, x4",
        "mrs x21, nzcv",
        "cmplt p0.d, p7/z, z2.d, #0",
        "st1d {z3.d}, p0, [x20]",
        "msr nzcv, x21"
      ]
    },
    "andn eax, ebx, ecx": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 2 0b00 0xf2 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "bic w22, w21, w20",
        "mov x4, x22",
        "mov x26, x22",
        "tst w22, w22"
      ]
    },
    "andn rax, rbx, rcx": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 2 0b00 0xf2 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "bic x22, x21, x20",
        "mov x4, x22",
        "mov x26, x22",
        "tst x22, x22"
      ]
    },
    "bzhi eax, ebx, ecx": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "Map 2 0b00 0xf5 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "mov w22, #0xffffffff",
        "lsl w23, w22, w21",
        "bic w22, w20, w23",
        "tst x21, #0xe0",
        "csel w21, w20, w22, ne",
        "mov x4, x21",
        "cset w20, ne",
        "tst w21, w21",
        "rmif x20, #63, #nzCv"
      ]
    },
    "bzhi rax, rbx, rcx": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "Map 2 0b00 0xf5 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "mov x22, #0xffffffffffffffff",
        "lsl x23, x22, x21",
        "bic x22, x20, x23",
        "tst x21, #0xc0",
        "csel x21, x20, x22, ne",
        "mov x4, x21",
        "cset w20, ne",
        "tst x21, x21",
        "rmif x20, #63, #nzCv"
      ]
    },
    "pdep eax, ebx, ecx": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "Map 2 0b11 0xf5 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "mov x0, x20",
        "mov x1, x21",
        "mov w22, #0x0",
        "cbz w21, #+0x2c",
        "neg w2, w1",
        "and w2, w2, w1",
        "sbfx w3, w0, #0, #1",
        "eor w1, w1, w2",
        "and w2, w3, w2",
        "neg w3, w1",
        "orr w22, w22, w2",
        "lsr w0, w0, #1",
        "and w2, w1, w3",
        "cbnz w2, #-0x1c",
        "mov x4, x22"
      ]
    },
    "pdep rax, rbx, rcx": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "Map 2 0b11 0xf5 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "mov x0, x20",
        "mov x1, x21",
        "mov x22, #0x0",
        "cbz x21, #+0x2c",
        "neg x2, x1",
        "and x2, x2, x1",
        "sbfx x3, x0, #0, #1",
        "eor x1, x1, x2",
        "and x2, x3, x2",
        "neg x3, x1",
        "orr x22, x22, x2",
        "lsr x0, x0, #1",
        "and x2, x1, x3",
        "cbnz x2, #-0x1c",
        "mov x4, x22"
      ]
    },
    "bextr eax, ebx, ecx": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 2 0b00 0xf7 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "uxtb w22, w21",
        "lsr w23, w20, w22",
        "mov w20, #0x0",
        "cmp w22, #0x1f (31)",
        "csel w24, w23, w20, ls",
        "ubfx w20, w21, #8, #8",
        "mov x21, #0xffffffffffffffff",
        "lsl w22, w21, w20",
        "bic w21, w24, w22",
        "cmp w20, #0x1f (31)",
        "csel w22, w21, w24, ls",
        "mov x4, x22",
        "tst w22, w22"
      ]
    },
    "bextr rax, rbx, rcx": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 2 0b00 0xf7 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x5",
        "uxtb x22, w21",
        "lsr x23, x20, x22",
        "mov w20, #0x0",
        "cmp x22, #0x3f (63)",
        "csel x24, x23, x20, ls",
        "ubfx x20, x21, #8, #8",
        "mov x21, #0xffffffffffffffff",
        "lsl x22, x21, x20",
        "bic x21, x24, x22",
        "cmp x20, #0x3f (63)",
        "csel x22, x21, x24, ls",
        "mov x4, x22",
        "tst x22, x22"
      ]
    }
  }
}
