library ieee;
use ieee.std_logic_1164.all;
library work;
use work.D_FF.all;

entity seqDetector is
port(resetn, inp, clock : in std_logic;
		y : out std_logic);
end entity seqDetector;

architecture struct of seqDetector is

	signal __________________________ : std_logic;
begin

	------------------Here you will define the combinational block L1 whoich is the input to the FF0----------------
	
	
	------------------D Flip Flop 0--------------------------------
	
	
	------------------Here you will define the combinational block L2 whoich is the input to the FF1----------------
	
	
	------------------D Flip Flop 1--------------------------------
	
	
	------------------Here you will define the combinational block L3 whoich is the input to the FF2----------------
	
	
	------------------D Flip Flop 2--------------------------------
	
	------------------Here goes the output------------------------------
	

end struct;