/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [18:0] _02_;
  wire [2:0] _03_;
  wire [21:0] _04_;
  reg [15:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire [19:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = in_data[99] ? celloutsig_1_6z[4] : celloutsig_1_9z;
  assign celloutsig_1_18z = in_data[157] ? celloutsig_1_9z : celloutsig_1_5z;
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_10z : celloutsig_0_7z;
  assign celloutsig_0_24z = in_data[22] ? celloutsig_0_14z : celloutsig_0_0z[4];
  assign celloutsig_0_25z = celloutsig_0_23z ? celloutsig_0_16z : celloutsig_0_14z;
  assign celloutsig_0_6z = !(in_data[18] ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_68z = !(celloutsig_0_67z[14] ? celloutsig_0_25z : celloutsig_0_47z);
  assign celloutsig_1_0z = !(in_data[175] ? in_data[183] : in_data[159]);
  assign celloutsig_1_2z = !(celloutsig_1_14z ? in_data[175] : celloutsig_1_0z);
  assign celloutsig_0_10z = !(celloutsig_0_6z ? in_data[7] : celloutsig_0_3z);
  assign celloutsig_0_3z = ~in_data[36];
  assign celloutsig_0_5z = ~celloutsig_0_0z[5];
  assign celloutsig_1_14z = ~in_data[99];
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_13z = ~_01_;
  assign celloutsig_0_20z = ~celloutsig_0_23z;
  assign celloutsig_0_28z = ~in_data[84];
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_7z) & in_data[68]);
  assign celloutsig_0_2z = ~((in_data[70] | celloutsig_0_0z[5]) & celloutsig_0_0z[3]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_0z[0]);
  assign celloutsig_1_5z = ~(in_data[99] ^ celloutsig_1_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z ^ celloutsig_1_6z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_9z ^ celloutsig_0_10z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_39z[16:2], in_data[36], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_8z };
  reg [2:0] _30_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z };
  assign { _00_, _03_[1:0] } = _30_;
  reg [21:0] _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 22'h000000;
    else _31_ <= { in_data[61:54], celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[21:7], celloutsig_0_23z, _04_[5:3], _01_, _04_[1:0] } = _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 16'h0000;
    else _05_ <= { _04_[5:3], _01_, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_6z = { in_data[131:123], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[3:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_12z[6:1], celloutsig_1_14z, celloutsig_1_17z } / { 1'h1, celloutsig_1_6z[7:1] };
  assign celloutsig_0_21z = { _03_[1], celloutsig_0_20z, celloutsig_0_20z } / { 1'h1, celloutsig_0_0z[3:2] };
  assign celloutsig_0_8z = _04_[11:7] >= { in_data[81:78], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_0z[5], celloutsig_0_17z, celloutsig_0_10z } >= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_26z[15], celloutsig_0_26z[13:7], celloutsig_0_2z } <= { celloutsig_0_21z[2:1], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_14z, _00_, _03_[1:0], celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[55:50], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, _00_, _03_[1:0], _00_, _03_[1:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z } <= { in_data[93:91], celloutsig_0_5z, celloutsig_0_2z, _00_, _03_[1:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, _00_, _03_[1:0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_12z = ~ { celloutsig_1_6z[8:1], celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_69z = celloutsig_0_18z & celloutsig_0_17z;
  assign celloutsig_0_7z = _04_[15] & celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_5z & celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[32:26] >> in_data[56:50];
  assign celloutsig_1_4z = { in_data[154:153], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> in_data[118:114];
  assign celloutsig_0_37z = ~((celloutsig_0_22z & celloutsig_0_8z) | (celloutsig_0_21z[1] & celloutsig_0_31z));
  assign celloutsig_0_47z = ~((celloutsig_0_21z[2] & celloutsig_0_28z) | (celloutsig_0_4z & celloutsig_0_25z));
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_9z) | (celloutsig_0_10z & celloutsig_0_2z));
  assign celloutsig_0_22z = ~((celloutsig_0_7z & celloutsig_0_13z) | (celloutsig_0_20z & celloutsig_0_16z));
  assign { celloutsig_0_26z[2], celloutsig_0_26z[16], celloutsig_0_26z[13], celloutsig_0_26z[4], celloutsig_0_26z[17], celloutsig_0_26z[1], celloutsig_0_26z[3], celloutsig_0_26z[15], celloutsig_0_26z[5], celloutsig_0_26z[12:6] } = ~ { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_0z };
  assign { celloutsig_0_39z[19:6], celloutsig_0_39z[2], celloutsig_0_39z[5:4], celloutsig_0_39z[1], celloutsig_0_39z[3] } = ~ { _05_[14:1], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z };
  assign { celloutsig_0_67z[14:8], celloutsig_0_67z[0], celloutsig_0_67z[6], celloutsig_0_67z[2], celloutsig_0_67z[7], celloutsig_0_67z[5], celloutsig_0_67z[3], celloutsig_0_67z[4] } = ~ { _02_[9:3], celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_14z, in_data[36] };
  assign _03_[2] = _00_;
  assign { _04_[6], _04_[2] } = { celloutsig_0_23z, _01_ };
  assign { celloutsig_0_26z[14], celloutsig_0_26z[0] } = { celloutsig_0_26z[15], celloutsig_0_26z[4] };
  assign celloutsig_0_39z[0] = celloutsig_0_39z[2];
  assign celloutsig_0_67z[1] = celloutsig_0_67z[3];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
