Error: Library Compiler executable path is not set. (PT-063)
setting auto_restore_mw_cel_lib_setup true
pt_shell> o
setting top_design to: 
ORCA_TOP
pt_shell> source ../scripts/pt_min_aocv.tcl
Information: current_design won't return any data before link (DES-071)
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.db'
Linking design ORCA_TOP...
Removed 200394 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 202 (68.71%) library cells are unused in library saed32hvt_ff0p95vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32hvt_dlvl_ff0p95vn40c_i1p16v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ff1p16vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ff1p16vn40c_i0p95v..... (LNK-045)
Information: 216 (73.47%) library cells are unused in library saed32rvt_ff0p95vn40c..... (LNK-045)
Information: 22 (91.67%) library cells are unused in library saed32rvt_dlvl_ff0p95vn40c_i1p16v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ff1p16vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ff1p16vn40c_i0p95v..... (LNK-045)
Information: 203 (69.05%) library cells are unused in library saed32lvt_ff0p95vn40c..... (LNK-045)
Information: 23 (95.83%) library cells are unused in library saed32lvt_dlvl_ff0p95vn40c_i1p16v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32lvt_ulvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ff0p95vn40c_i0p95v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ff1p16vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ff1p16vn40c_i1p16v..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ff1p16vn40c_i0p95v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ff1p16vn40c..... (LNK-045)
Information: total 1842 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 46217 leaf cells, ports, hiers and 52441 nets in the design (LNK-047)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test scan atspeed funcu} {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                #foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_cap atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_cap scan Cmax}  }
foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} }  {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
if [ regexp "max_capture" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
                }
if [ regexp "min_scan" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
                }
if [ regexp "min_capture" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
                }
if [ regexp "min_shift" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
                }
}

}
         
        
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Information: Inferring 4 clock-gating checks. (PTE-017)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_98/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_98/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32rvt_ff0p95vn40c/NBUFFX16_RVT) I_SDRAM_TOP/sram_fixcell_111/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32rvt_ff0p95vn40c/NBUFFX16_RVT) I_SDRAM_TOP/sram_fixcell_111/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_114/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_114/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_122/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_92/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/sram_fixcell_92/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32rvt_ff0p95vn40c/NBUFFX16_RVT) I_PCI_TOP/sram_fixcell_348/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32rvt_ff0p95vn40c/NBUFFX16_RVT) I_PCI_TOP/sram_fixcell_348/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_PCI_TOP/sram_fixcell_337/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/IBUFFX16_LVT) I_CONTEXT_MEM/HFSINV_834_1768/A-->Y (min rising & falling negative_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/IBUFFX16_LVT) I_CONTEXT_MEM/HFSINV_834_1768/A-->Y (max rising & falling negative_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/HFSBUF_802_1769/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/HFSBUF_802_1769/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U236/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U235/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U236/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U235/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U237/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U237/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U239/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U239/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U240/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U241/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U241/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U242/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U242/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U243/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U243/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U244/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U244/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U245/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U245/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U248/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U248/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U246/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U249/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U249/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U246/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U250/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U250/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U251/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U251/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U253/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U253/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U254/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U254/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U256/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U256/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U257/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U259/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U257/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U258/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U259/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U258/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U260/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U261/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U261/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/U264/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX32_LVT) I_CONTEXT_MEM/U267/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/INVX16_LVT) I_CONTEXT_MEM/HFSINV_1970_1749/A-->Y (min rising & falling negative_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_66_129/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_66_129/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_66_130/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_66_130/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_134/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_134/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_139/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_139/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_140/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32hvt_ff0p95vn40c/NBUFFX16_HVT) I_SDRAM_TOP/HFSBUF_23_140/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/ZBUF_21_inst_23314/A-->Y (min rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Warning: The drive-resistance for the timing arc (saed32lvt_ff0p95vn40c/NBUFFX16_LVT) I_CONTEXT_MEM/ZBUF_21_inst_23314/A-->Y (max rising & falling positive_unate) is much less than the network impedance to ground; PrimeTime has adjusted the drive-resistance to improve accuracy. (RC-009)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Starting crosstalk aware timing iteration 2. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 48930. (XTALK-105)
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 23:07:06 2023
****************************************

No constrained paths.

1
pt_shell> report_timing -delay_type  min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 23:07:10 2023
****************************************


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[29] (in)                                      0.005 &    2.155 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/Y (NBUFFX2_HVT)
                                                         0.024 &    2.180 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/Y (DELLN1X2_RVT)
                                                         0.082 &    2.262 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_HVT)
                                                        -0.000 &    2.261 r
  data arrival time                                                 2.261

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_HVT)          2.276 f
  library hold time                                     -0.008      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.261
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


1
pt_shell> report_timing -group aocv
Warning: Nothing implicitly matched 'aocv' (SEL-003)
Error: Nothing matched for group_name (SEL-005)
0
pt_shell> report_timing -group min-aocv
Warning: Nothing implicitly matched 'min-aocv' (SEL-003)
Error: Nothing matched for group_name (SEL-005)
0
pt_shell> report_timing nworst 100
Error: extra positional option '100' (CMD-012)
pt_shell> report_timing -nworst 100
****************************************
Report : timing
        -path_type full
        -delay_type max
        -nworst 100
        -slack_lesser_than 0.000
        -max_paths 100
        -sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 23:07:45 2023
****************************************

No constrained paths.

1
pt_shell> report_timing -nworst 100 -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -nworst 100
        -slack_lesser_than 0.000
        -max_paths 100
        -sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 23:07:49 2023
****************************************


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[29] (in)                                      0.005 &    2.155 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/Y (NBUFFX2_HVT)
                                                         0.024 &    2.180 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/Y (DELLN1X2_RVT)
                                                         0.082 &    2.262 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_HVT)
                                                        -0.000 &    2.261 r
  data arrival time                                                 2.261

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_HVT)          2.276 f
  library hold time                                     -0.008      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.261
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[31] (in)                                      0.003 &    2.153 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441/Y (NBUFFX2_HVT)
                                                         0.021 &    2.174 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442/Y (DELLN1X2_RVT)
                                                         0.086 &    2.260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D (SDFFNX1_HVT)
                                                         0.000 &    2.260 r
  data arrival time                                                 2.260

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK (SDFFNX1_HVT)          2.276 f
  library hold time                                     -0.010      2.267
  data required time                                                2.267
  ------------------------------------------------------------------------------
  data required time                                                2.267
  data arrival time                                                -2.260
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[22] (in)                                      0.003 &    2.153 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54573/Y (NBUFFX2_HVT)
                                                         0.023 &    2.175 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54574/Y (NBUFFX2_HVT)
                                                         0.026 &    2.201 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54572/Y (DELLN1X2_LVT)
                                                         0.066 &    2.267 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_HVT)
                                                         0.001 &    2.268 r
  data arrival time                                                 2.268

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.233      2.283
  clock reconvergence pessimism                          0.000      2.283
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_HVT)          2.283 f
  library hold time                                     -0.009      2.274
  data required time                                                2.274
  ------------------------------------------------------------------------------
  data required time                                                2.274
  data arrival time                                                -2.268
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[28] (in)                                      0.004 &    2.154 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54512/Y (NBUFFX2_HVT)
                                                         0.023 &    2.177 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54511/Y (NBUFFX2_HVT)
                                                         0.027 &    2.204 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54513/Y (DELLN2X2_LVT)
                                                         0.073 &    2.277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_HVT)
                                                         0.000 &    2.277 r
  data arrival time                                                 2.277

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.237      2.287
  clock reconvergence pessimism                          0.000      2.287
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_HVT)          2.287 f
  library hold time                                     -0.005      2.282
  data required time                                                2.282
  ------------------------------------------------------------------------------
  data required time                                                2.282
  data arrival time                                                -2.277
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 f
  sd_DQ_in[12] (in)                                      0.004 &    2.154 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/Y (NBUFFX2_LVT)
                                                         0.019 &    2.172 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/Y (NBUFFX2_HVT)
                                                         0.019 &    2.191 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/Y (NBUFFX2_HVT)
                                                         0.023 &    2.214 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/Y (NBUFFX2_HVT)
                                                         0.029 &    2.243 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54409/Y (NBUFFX2_HVT)
                                                         0.030 &    2.273 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_HVT)
                                                         0.000 &    2.273 f
  data arrival time                                                 2.273

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.236      2.286
  clock reconvergence pessimism                          0.000      2.286
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_HVT)          2.286 f
  library hold time                                     -0.008      2.277
  data required time                                                2.277
  ------------------------------------------------------------------------------
  data required time                                                2.277
  data arrival time                                                -2.273
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[10] (in)                                      0.003 &    0.103 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/Y (INVX1_LVT)
                                                         0.011 &    0.114 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/Y (IBUFFX2_HVT)
                                                         0.042 &    0.156 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/Y (NBUFFX2_HVT)
                                                         0.027 &    0.183 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/Y (NBUFFX2_LVT)
                                                         0.014 &    0.197 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/Y (NBUFFX2_RVT)
                                                         0.018 &    0.215 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_HVT)
                                                         0.000 &    0.215 f
  data arrival time                                                 0.215

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.240      0.240
  clock reconvergence pessimism                          0.000      0.240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_HVT)           0.240 r
  library hold time                                     -0.021      0.220
  data required time                                                0.220
  ------------------------------------------------------------------------------
  data required time                                                0.220
  data arrival time                                                -0.215
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[12] (in)                                      0.004 &    0.104 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/Y (NBUFFX2_LVT)
                                                         0.019 &    0.122 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/Y (NBUFFX2_HVT)
                                                         0.019 &    0.141 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/Y (NBUFFX2_HVT)
                                                         0.023 &    0.164 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/Y (NBUFFX2_HVT)
                                                         0.029 &    0.193 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54599/Y (NBUFFX16_HVT)
                                                         0.024 &    0.217 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D (SDFFX2_RVT)
                                                        -0.000 &    0.217 f
  data arrival time                                                 0.217

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.240      0.240
  clock reconvergence pessimism                          0.000      0.240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK (SDFFX2_RVT)           0.240 r
  library hold time                                     -0.018      0.221
  data required time                                                0.221
  ------------------------------------------------------------------------------
  data required time                                                0.221
  data arrival time                                                -0.217
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[25] (in)                                      0.006 &    2.156 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54577/Y (NBUFFX2_HVT)
                                                         0.022 &    2.177 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54578/Y (NBUFFX2_HVT)
                                                         0.026 &    2.204 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54576/Y (DELLN1X2_LVT)
                                                         0.060 &    2.264 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_HVT)
                                                         0.000 &    2.264 r
  data arrival time                                                 2.264

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.227      2.277
  clock reconvergence pessimism                          0.000      2.277
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_HVT)          2.277 f
  library hold time                                     -0.008      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.264
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[27] (in)                                      0.007 &    2.157 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54456/Y (NBUFFX2_HVT)
                                                         0.026 &    2.182 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54457/Y (DELLN1X2_LVT)
                                                         0.052 &    2.235 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54455/Y (NBUFFX2_HVT)
                                                         0.029 &    2.264 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_HVT)
                                                         0.000 &    2.264 r
  data arrival time                                                 2.264

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_HVT)          2.276 f
  library hold time                                     -0.008      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.264
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[7] (in)                                       0.007 &    0.107 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54532/Y (NBUFFX2_RVT)
                                                         0.019 &    0.125 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54533/Y (NBUFFX2_RVT)
                                                         0.018 &    0.143 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54531/Y (NBUFFX2_HVT)
                                                         0.028 &    0.171 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54605/Y (NBUFFX2_LVT)
                                                         0.012 &    0.183 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54604/Y (NBUFFX2_HVT)
                                                         0.022 &    0.205 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D (SDFFX1_HVT)
                                                        -0.000 &    0.205 f
  data arrival time                                                 0.205

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.231      0.231
  clock reconvergence pessimism                          0.000      0.231
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK (SDFFX1_HVT)            0.231 r
  library hold time                                     -0.022      0.209
  data required time                                                0.209
  ------------------------------------------------------------------------------
  data required time                                                0.209
  data arrival time                                                -0.205
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[23] (in)                                      0.013 &    0.113 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/Y (NBUFFX2_HVT)
                                                         0.019 &    0.132 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/Y (NBUFFX2_HVT)
                                                         0.022 &    0.154 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/Y (DELLN1X2_LVT)
                                                         0.058 &    0.212 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_HVT)
                                                         0.000 &    0.212 f
  data arrival time                                                 0.212

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.237      0.237
  clock reconvergence pessimism                          0.000      0.237
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_HVT)           0.237 r
  library hold time                                     -0.021      0.216
  data required time                                                0.216
  ------------------------------------------------------------------------------
  data required time                                                0.216
  data arrival time                                                -0.212
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[1] (in)                                       0.006 &    2.156 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54558/Y (NBUFFX2_HVT)
                                                         0.026 &    2.182 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54560/Y (NBUFFX2_HVT)
                                                         0.025 &    2.207 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54559/Y (DELLN1X2_LVT)
                                                         0.058 &    2.265 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D (SDFFNX1_HVT)
                                                        -0.000 &    2.265 r
  data arrival time                                                 2.265

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK (SDFFNX1_HVT)           2.276 f
  library hold time                                     -0.008      2.269
  data required time                                                2.269
  ------------------------------------------------------------------------------
  data required time                                                2.269
  data arrival time                                                -2.265
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 f
  sd_DQ_in[7] (in)                                       0.007 &    2.157 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54532/Y (NBUFFX2_RVT)
                                                         0.019 &    2.175 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54533/Y (NBUFFX2_RVT)
                                                         0.018 &    2.193 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54531/Y (NBUFFX2_HVT)
                                                         0.028 &    2.221 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54534/Y (NBUFFX2_HVT)
                                                         0.023 &    2.245 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54535/Y (NBUFFX2_HVT)
                                                         0.027 &    2.271 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D (SDFFNX1_HVT)
                                                         0.000 &    2.271 f
  data arrival time                                                 2.271

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.233      2.283
  clock reconvergence pessimism                          0.000      2.283
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK (SDFFNX1_HVT)           2.283 f
  library hold time                                     -0.008      2.275
  data required time                                                2.275
  ------------------------------------------------------------------------------
  data required time                                                2.275
  data arrival time                                                -2.271
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[19] (in)                                      0.008 &    2.158 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54548/Y (NBUFFX2_HVT)
                                                         0.031 &    2.189 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54587/Y (NBUFFX2_HVT)
                                                         0.029 &    2.218 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54589/Y (NBUFFX2_HVT)
                                                         0.026 &    2.244 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54588/Y (NBUFFX2_HVT)
                                                         0.029 &    2.273 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_HVT)
                                                         0.000 &    2.273 r
  data arrival time                                                 2.273

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.233      2.283
  clock reconvergence pessimism                          0.000      2.283
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_HVT)          2.283 f
  library hold time                                     -0.006      2.276
  data required time                                                2.276
  ------------------------------------------------------------------------------
  data required time                                                2.276
  data arrival time                                                -2.273
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  sd_DQ_in[21] (in)                                      0.009 &    0.109 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54593/Y (DELLN3X2_LVT)
                                                         0.098 &    0.207 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX1_HVT)
                                                         0.000 &    0.207 r
  data arrival time                                                 0.207

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.237      0.237
  clock reconvergence pessimism                          0.000      0.237
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX1_HVT)           0.237 r
  library hold time                                     -0.026      0.210
  data required time                                                0.210
  ------------------------------------------------------------------------------
  data required time                                                0.210
  data arrival time                                                -0.207
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 r
  sd_DQ_in[11] (in)                                      0.007 &    2.157 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54568/Y (NBUFFX2_HVT)
                                                         0.026 &    2.183 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54569/Y (NBUFFX2_HVT)
                                                         0.024 &    2.207 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567/Y (DELLN1X2_LVT)
                                                         0.059 &    2.265 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D (SDFFNX1_HVT)
                                                         0.000 &    2.265 r
  data arrival time                                                 2.265

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.226      2.276
  clock reconvergence pessimism                          0.000      2.276
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK (SDFFNX1_HVT)          2.276 f
  library hold time                                     -0.008      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.265
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  sd_DQ_in[23] (in)                                      0.008 &    0.108 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/Y (NBUFFX2_HVT)
                                                         0.022 &    0.130 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/Y (NBUFFX2_HVT)
                                                         0.025 &    0.154 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/Y (DELLN1X2_LVT)
                                                         0.054 &    0.209 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_HVT)
                                                         0.000 &    0.209 r
  data arrival time                                                 0.209

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.237      0.237
  clock reconvergence pessimism                          0.000      0.237
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_HVT)           0.237 r
  library hold time                                     -0.025      0.212
  data required time                                                0.212
  ------------------------------------------------------------------------------
  data required time                                                0.212
  data arrival time                                                -0.209
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  sd_DQ_in[30] (in)                                      0.003 &    0.103 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/Y (NBUFFX2_HVT)
                                                         0.023 &    0.127 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/Y (DELLN1X2_RVT)
                                                         0.083 &    0.210 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_HVT)
                                                        -0.000 &    0.210 r
  data arrival time                                                 0.210

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.241      0.241
  clock reconvergence pessimism                          0.000      0.241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_HVT)           0.241 r
  library hold time                                     -0.029      0.212
  data required time                                                0.212
  ------------------------------------------------------------------------------
  data required time                                                0.212
  data arrival time                                                -0.210
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.002


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 f
  sd_DQ_in[19] (in)                                      0.013 &    2.163 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54548/Y (NBUFFX2_HVT)
                                                         0.032 &    2.195 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54587/Y (NBUFFX2_HVT)
                                                         0.027 &    2.222 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54589/Y (NBUFFX2_HVT)
                                                         0.023 &    2.246 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54588/Y (NBUFFX2_HVT)
                                                         0.027 &    2.272 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_HVT)
                                                         0.000 &    2.272 f
  data arrival time                                                 2.272

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.233      2.283
  clock reconvergence pessimism                          0.000      2.283
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_HVT)          2.283 f
  library hold time                                     -0.008      2.274
  data required time                                                2.274
  ------------------------------------------------------------------------------
  data required time                                                2.274
  data arrival time                                                -2.272
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.002


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[30] (in)                                      0.004 &    0.104 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/Y (NBUFFX2_HVT)
                                                         0.022 &    0.126 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/Y (DELLN1X2_RVT)
                                                         0.091 &    0.217 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_HVT)
                                                        -0.000 &    0.217 f
  data arrival time                                                 0.217

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.241      0.241
  clock reconvergence pessimism                          0.000      0.241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_HVT)           0.241 r
  library hold time                                     -0.023      0.218
  data required time                                                0.218
  ------------------------------------------------------------------------------
  data required time                                                0.218
  data arrival time                                                -0.217
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.002


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 f
  sd_DQ_in[22] (in)                                      0.004 &    2.154 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54573/Y (NBUFFX2_HVT)
                                                         0.021 &    2.175 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54574/Y (NBUFFX2_HVT)
                                                         0.022 &    2.197 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54572/Y (DELLN1X2_LVT)
                                                         0.072 &    2.269 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_HVT)
                                                         0.001 &    2.270 f
  data arrival time                                                 2.270

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.233      2.283
  clock reconvergence pessimism                          0.000      2.283
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_HVT)          2.283 f
  library hold time                                     -0.011      2.271
  data required time                                                2.271
  ------------------------------------------------------------------------------
  data required time                                                2.271
  data arrival time                                                -2.270
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                          2.050      2.050
  clock network delay (ideal)                            0.000      2.050
  input external delay                                   0.100      2.150 f
  sd_DQ_in[25] (in)                                      0.009 &    2.159 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54577/Y (NBUFFX2_HVT)
                                                         0.020 &    2.178 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54578/Y (NBUFFX2_HVT)
                                                         0.023 &    2.202 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54576/Y (DELLN1X2_LVT)
                                                         0.065 &    2.267 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_HVT)
                                                         0.000 &    2.267 f
  data arrival time                                                 2.267

  clock SDRAM_CLK (fall edge)                            2.050      2.050
  clock network delay (propagated)                       0.227      2.277
  clock reconvergence pessimism                          0.000      2.277
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_HVT)          2.277 f
  library hold time                                     -0.009      2.268
  data required time                                                2.268
  ------------------------------------------------------------------------------
  data required time                                                2.268
  data arrival time                                                -2.267
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  sd_DQ_in[2] (in)                                       0.004 &    0.104 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54611/Y (NBUFFX2_HVT)
                                                         0.030 &    0.134 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54375/Y (NBUFFX2_HVT)
                                                         0.027 &    0.161 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54374/Y (DELLN1X2_LVT)
                                                         0.060 &    0.220 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX1_HVT)
                                                         0.000 &    0.220 f
  data arrival time                                                 0.220

  clock SDRAM_CLK (rise edge)                            0.000      0.000
  clock network delay (propagated)                       0.241      0.241
  clock reconvergence pessimism                          0.000      0.241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX1_HVT)            0.241 r
  library hold time                                     -0.021      0.220
  data required time                                                0.220
  ------------------------------------------------------------------------------
  data required time                                                0.220
  data arrival time                                                -0.220
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


1
pt_shell> 