// Seed: 3102920702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_11;
  parameter time id_20 = -1;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd83,
    parameter id_7  = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  inout wire id_36;
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  module_0 modCall_1 (
      id_34,
      id_20,
      id_28,
      id_15,
      id_24,
      id_31,
      id_31,
      id_26,
      id_26,
      id_19,
      id_8,
      id_19,
      id_25,
      id_30,
      id_11,
      id_6,
      id_20,
      id_8,
      id_5
  );
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire _id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri   [1 : id_17] id_37 = 1;
  logic [-1 : id_7] id_38;
  assign id_14 = id_37;
  wire [1 : id_17] id_39 = !id_31;
endmodule
