---
layout: single
title: Full List of Publications
author_profile: false
---

<div class="pub">
  <div class="conf">
    <span>CICC'23</span>
    <br/><span class="doctype">To Appear</span>
  </div>
  <div class="pub-info">
    <p class="title">CIFER: A 12nm, 16mm<sup>2</sup>, 22-Core SoC with a 1541 LUT6/mm<sup>2</sup>, 1.92 MOPS/LUT, Fully Synthesizable, Cache-Coherent, Embedded FPGA</p>
    <p class="authors">Ting-Jung Chang, <b><u>Ang Li</u></b> (Equal Contribution), Fei Gao, Tuan Ta, Georgios Tziantzioulis, Yanghui Ou, Moyang Wang, Jinzheng Tu, Kaifeng Xu, Paul J. Jackson, August Ning, Grigory Chirkov, Marcelo Orenes-Vera, Shady Agwa, Xiaoyu Yan, Eric Tang, Jonathan Balkind, Christopher Batten, David Wentzlaff</p>
    <p class="venue">2023 IEEE Custom Integrated Circuits Conference (<a href="https://www.ieee-cicc.org/">CICC</a>), April 2023, San Antonio, TX, USA</p>
  </div>

  <div class="conf">
    <span>CICC'23</span>
    <br/><span class="doctype">To Appear</span>
  </div>
  <div class="pub-info">
    <p class="title">DECADES: A 67mm<sup>2</sup>, 1.46TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET</p>
    <p class="authors">Fei Gao, Ting-Jung Chang, <b><u>Ang Li</u></b>, Marcelo Orenes-Vera, Davide Giri, Paul Jackson, August Ning, Georgios Tziantzioulis, Joseph Zuckerman, Jinzheng Tu, Kaifeng Xu, Grigory Chirkov, Gabriele Tombesi, Jonathan Balkind, Margaret Martonosi, Luca Carloni, David Wentzlaff</p>
    <p class="venue">2023 IEEE Custom Integrated Circuits Conference (<a href="https://www.ieee-cicc.org/">CICC</a>), April 2023, San Antonio, TX, USA</p>
  </div>

  <div class="conf">
    <span>HPCA'23</span>
    <br/><span class="doctype">Conference</span>
    <br/><span class="doctype">To Appear</span>
  </div>
  <div class="pub-info">
    <p class="title">Duet: Creating Harmony between Processors and Embedded FPGAs</p>
    <p class="links">
      <a class="link" href="https://arxiv.org/abs/2301.02785">arXiv</a>
      <a class="link" href="/assets/pdfs/HPCA23_Ang_Li.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors"><b><u>Ang Li</u></b>, August Ning, David Wentzlaff</p>
    <p class="venue">The 29th IEEE International Symposium on High-Performance Computer Architecture (<a href="https://hpca-conf.org/2023/">HPCA-29</a>), Feb-Mar 2023, Montreal, QC, Canada</p>
  </div>

  <div class="conf">
    <span>FPGA'21</span>
    <br/><span class="doctype">Conference</span>
  </div>
  <div class="pub-info">
    <p class="title">PRGA: An Open-Source FPGA Research and Prototyping Framework</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1145/3431920.3439294"><i class="ai ai-doi"></i> DOI</a>
      <a class="link" href="http://parallel.princeton.edu/papers/FPGA21-Li.pdf"><i class="far fa-file-pdf"></i> PDF</a>
      <a class="link" href="https://dl.acm.org/doi/10.1145/3431920.3439294#"><i class="far fa-file-video"></i> Recorded Presentation</a>
    </p>
    <p class="authors"><b><u>Ang Li</u></b>, David Wentzlaff</p>
    <p class="venue">The 29th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<a href="https://www.isfpga.org/past/fpga2021/">FPGA-29</a>), Feb-Mar 2021, Virtual</p>
  </div>

  <div class="conf">
    <span>FPL'20</span>
    <br/><span class="doctype">Conference</span>
  </div>
  <div class="pub-info">
    <p class="title">Automated Design of FPGAs Facilitated by Cycle-Free Routing</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1109/FPL50879.2020.00042"><i class="ai ai-doi"></i> DOI</a>
      <a class="link" href="http://parallel.princeton.edu/papers/FPL20-Li.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors"><b><u>Ang Li</u></b>, Ting-Jung Chang, David Wentzlaff</p>
    <p class="venue">The 30th International Conference on Field-Programmable Logic and Applications (<a href="https://www.fpl2020.org/">FPL-30</a>), Aug-Sep 2020, Virtual</p>
  </div>

  <div class="conf">
    <span>IEEE Micro</span>
    <br/><span class="doctype">Journal</span>
  </div>
  <div class="pub-info">
    <p class="title">OpenPiton at 5: A Nexus for Open and Agile Hardware Design</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1109/MM.2020.2997706"><i class="ai ai-doi"></i> DOI</a>
      <a class="link" href="http://parallel.princeton.edu/papers/ieee20-balkind.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors">Jonathan Balkind, Ting-Jung Chang, Paul J. Jackson, Georgios Tziantzioulis, <b><u>Ang Li</u></b>, Fei Gao, Alexey Lavrov, Grigory Chirkov, Jinzheng Tu, Mohammad Shahrad, David Wentzlaff</p>
    <p class="venue">IEEE Micro Vol. 40, No. 1, Jul-Aug 2020</p>
  </div>

  <div class="conf">
    <span>ASPLOS'20</span>
    <br/><span class="doctype">Conference</span>
  </div>
  <div class="pub-info">
    <p class="title">BYOC: A "Bring Your Own Core" Framework for Heterogeneous-ISA Research</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1145/3373376.3378479"><i class="ai ai-doi"></i> DOI</a>
      <a class="link" href="http://parallel.princeton.edu/papers/aspl20-balkind.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors">Jonathan Balkind, Katie Lim, Michael Schaffner, Fei Gao, Grigory Chirkov, <b><u>Ang Li</u></b>, Alexey Lavrov, Tri M. Nguyen, Yaosheng Fu, Florian Zaruba, Kunal Gulati, Luca Benini, David Wentzlaff</p>
    <p class="venue">The 25th International Conference on Architectural Support for Programming Languages and Operating Systems (<a href="https://asplos-conference.org/2020/">ASPLOS-25</a>), Mar 2020, Lausanne, Switzerland</p>
  </div>

  <div class="conf">
    <span>FPGA'20</span>
    <br/><span class="doctype">Poster</span>
  </div>
  <div class="pub-info">
    <p class="title">Cycle-Free FPGA Routing Graphs</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1145/3373087.3375354"><i class="ai ai-doi"></i> DOI</a>
      <a class="link" href="/assets/pdfs/fpga20.pdf"><i class="far fa-file-pdf"></i> PDF</a>
      <a class="link" href="/assets/pdfs/fpga20_poster.pdf"><i class="far fa-file-pdf"></i> Poster</a>
    </p>
    <p class="authors"><b><u>Ang Li</u></b>, David Wentzlaff</p>
    <p class="venue">The 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<a href="https://www.isfpga.org/past/fpga2020/">FPGA-28</a>), Feb 2020, Seaside CA, USA</p>
  </div>

  <div class="conf">
    <span>OSDA'19</span>
    <br/><span class="doctype">Workshop</span>
  </div>
  <div class="pub-info">
    <p class="title">PRGA: An Open-source Framework for Building and Using Custom FPGAs</p>
    <p class="links">
      <a class="link" href="/assets/pdfs/osda19.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors"><b><u>Ang Li</u></b>, David Wentzlaff</p>
    <p class="venue">The 1st Workshop on Open Source Design Automation (<a href="https://osda.gitlab.io/">OSDA</a>), Mar 2019, Florence, Italy</p>
  </div>

  <div class="conf">
    <span>WOSET'18</span>
    <br/><span class="doctype">Workshop</span>
  </div>
  <div class="pub-info">
    <p class="title">OpenPiton: An Emerging Standard for Open-Source EDA Tool Development</p>
    <p class="links">
      <a class="link" href="http://parallel.princeton.edu/papers/woset18-openpiton.pdf"><i class="far fa-file-pdf"></i> PDF</a>
    </p>
    <p class="authors">Jonathan Balkind, Alexey Lavrov, Michael McKeown, Yaosheng Fu, Tri Nguyen, Mohammad Shahrad, <b><u>Ang Li</u></b>, Katie Lim, Yanqi Zhou, Ting-Jung Chang, Paul Jackson, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff</p>
    <p class="venue">The 1st Workshop on Open-Source EDA Technology (<a href="https://woset-workshop.github.io/WOSET2018.html">WOSET</a>), Nov 2018, San Diego CA, USA</p>
  </div>

  <div class="conf">
    <span>ISLPED'15</span>
    <br/><span class="doctype">Conference</span>
  </div>
  <div class="pub-info">
    <p class="title">Leveraging Emerging Nonvolatile Memory in High-Level Synthesis with Loop Transformations</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1109/ISLPED.2015.7273491"><i class="ai ai-doi"></i> DOI</a>
    </p>
    <p class="authors">Shuangchen Li, <b><u>Ang Li</u></b>, Yuan Zhe, Yongpan Liu, Peng Li, Guangyu Sun, Yu Wang, Huazhong Yang, Yuan Xie</p>
    <p class="venue">2015 IEEE/ACM International Symposium on Low Power Electronics and Design (<a href="http://islped.org/2015/">ISPLED'15</a>), July 2015, Rome, Italy</p>
  </div>

  <div class="conf">
    <span>ASPDAC'15</span>
    <br/><span class="doctype">Conference</span>
  </div>
  <div class="pub-info">
    <p class="title">Nonvolatile Memory Allocation and Hierarchy Optimization for High-Level Synthesis</p>
    <p class="links">
      <a class="link" href="https://doi.org/10.1109/ASPDAC.2015.7058999"><i class="ai ai-doi"></i> DOI</a>
    </p>
    <p class="authors">Shuangchen Li, <b><u>Ang Li</u></b>, Yongpan Liu, Yuan Xie, Huazhong Yang</p>
    <p class="venue">The 20th Asia and South Pacific Design Automation Conference (<a href="https://www.aspdac.com/aspdac2015/">ASPDAC-20</a>), Jan 2015, Chiba/Tokyo, Japan</p>
  </div>

</div>

