{
	"Config" : [
		{
			"name" : "TX_en", 
			"addr" : 8192, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DP_en", 
				"description" : "[0:0] DP_en|Default Value: 0 (0x0)||Values:|0: Disable TX digital lineup|1: Enable TX digital lineup", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_lup1", 
				"description" : "[1:1] en_lup1|Default Value: 0 (0x0)||Values:|0: Disable lineup1|1: Enable lineup1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_lup2", 
				"description" : "[2:2] en_lup2|Default Value: 0 (0x0)||Values:|0: Disable lineup2|1: Enable lineup2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "IQBal_DACIF_En1", 
				"description" : "[3:3] IQBal_DACIF_En1|Default Value: 0 (0x0)||Values:|0: Disable IQBal and DAC I/F|1: Enable IQBal and DAC I/F", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "IQBal_DACIF_En2", 
				"description" : "[4:4] IQBal_DACIF_En2|Default Value: 0 (0x0)||Values:|0: Disable IQBal and DAC I/F|1: Enable IQBal and DAC I/F", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "Serdes_mode", 
				"description" : "[5:6] Serdes_mode|Default Value: 0 (0x0)||Values:|0: Disable serdes mode (normal mode)|1: Enable serdes mode, same 12bits x 4 to both channels|2: Enable serdes mode, 6bits x 8 individual channels", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable_same" : 1}, 
					{"enable_individual" : 2}
				]
				},
				{
				"name" : "txpol_from_mem", 
				"description" : "[7:7] txpol_from_mem|Default Value: 0 (0x0)||Values:|0: txpol = 0|1: txpol = memory output bit[0]", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC_N_FIFO_CNTL", 
			"addr" : 8193, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_dac1_fifo_wr", 
				"description" : "[0:0] en_dac1_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac1_fifo_rd", 
				"description" : "[1:1] en_dac1_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac1_en", 
				"description" : "[2:2] dac1_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac1_rstn", 
				"description" : "[3:3] dac1_rstn|Default Value: 0 (0x0)||Values:|0: reset mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac2_fifo_wr", 
				"description" : "[4:4] en_dac2_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac2_fifo_rd", 
				"description" : "[5:5] en_dac2_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac2_en", 
				"description" : "[6:6] dac2_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac2_rstn", 
				"description" : "[7:7] dac2_rstn|Default Value: 0 (0x0)||Values:|0: reset mode|1: enable mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_clear", 
			"addr" : 8194, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "TX_MR_Clear", 
				"description" : "[0:0] TX_MR_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_FO1_Clear", 
				"description" : "[1:1] TX_FO1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_IQbal1_Clear", 
				"description" : "[2:2] TX_IQbal1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_FO2_Clear", 
				"description" : "[3:3] TX_FO2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_IQbal2_Clear", 
				"description" : "[4:4] TX_IQbal2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_DACif1_Clear", 
				"description" : "[5:5] TX_DACif1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_DACif2_Clear", 
				"description" : "[6:6] TX_DACif2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_MR_StAddr1", 
			"addr" : 8195, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0: default addr", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_MaxCnt1", 
			"addr" : 8196, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "maxval", 
				"description" : "[0:15] maxval|Default Value: 0 (0x0)||Values:|0: default Max", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_StAddr2", 
			"addr" : 8197, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0: default addr", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_MaxCnt2", 
			"addr" : 8198, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "maxval", 
				"description" : "[0:15] maxval|Default Value: 0 (0x0)||Values:|0: default Max", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_Cfg", 
			"addr" : 8199, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Interp_en", 
				"description" : "[0:0] Interp_en|Default Value: 0 (0x0)||Values:|0: idle mode - no interpolation|1: interpolation mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"interpolation" : 1}
				]
				},
				{
				"name" : "interp_factor", 
				"description" : "[1:6] interp_factor|Default Value: 0 (0x0)||Values:|0: default factor", 
				"bitOffset" : 1, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Repeat1_en", 
				"description" : "[7:7] Repeat1_en|Default Value: 0 (0x0)||Values:|0: idle mode - not repetitive|1: repetitive mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"repetitive" : 1}
				]
				},
				{
				"name" : "Repeat2_en", 
				"description" : "[8:8] Repeat2_en|Default Value: 0 (0x0)||Values:|0: idle mode - not repetitive|1: repetitive mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"repetitive" : 1}
				]
				},
				{
				"name" : "SinStr_en", 
				"description" : "[9:9] SinStr_en|Default Value: 0 (0x0)||Values:|0: idle mode - not single stream|1: single stream  mode", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"single_stream" : 1}
				]
				},
				{
				"name" : "Bypass_en", 
				"description" : "[10:10] Bypass_en|Default Value: 0 (0x0)||Values:|0: idle mode - not bypass|1: bypass mode", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_MR_CurCnt1", 
			"addr" : 8201, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 9, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:15] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_CurCnt2", 
			"addr" : 8202, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 10, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:15] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_InterpCnt", 
			"addr" : 8203, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 11, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:6] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_FixedVal", 
			"addr" : 8204, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 12, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 32767 (0x7FFF)||Values:|0x7FFF: default fixed value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 32767, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi1_hi", 
			"addr" : 8225, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi1_lo", 
			"addr" : 8224, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi1_hi", 
			"addr" : 8227, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 35, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi1_lo", 
			"addr" : 8226, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 34, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi1_hi", 
			"addr" : 8229, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 37, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi1_lo", 
			"addr" : 8228, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 36, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi2_hi", 
			"addr" : 8231, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 39, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi2_lo", 
			"addr" : 8230, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 38, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi2_hi", 
			"addr" : 8233, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 41, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi2_lo", 
			"addr" : 8232, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 40, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi2_hi", 
			"addr" : 8235, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 43, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi2_lo", 
			"addr" : 8234, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 42, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_cfg", 
			"addr" : 8236, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 44, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Sign_inversion_I1", 
				"description" : "[0:0] Sign_inversion_I1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sign_inversion_Q1", 
				"description" : "[1:1] Sign_inversion_Q1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass1", 
				"description" : "[2:2] Bypass1|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "Sign_inversion_I2", 
				"description" : "[3:3] Sign_inversion_I2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sign_inversion_Q2", 
				"description" : "[4:4] Sign_inversion_Q2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass2", 
				"description" : "[5:5] Bypass2|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_m", 
			"addr" : 8256, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m", 
				"description" : "[0:11] K_I_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_0", 
			"addr" : 8257, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_0", 
				"description" : "[0:11] K_I_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_p", 
			"addr" : 8258, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p", 
				"description" : "[0:11] K_I_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_m", 
			"addr" : 8259, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m", 
				"description" : "[0:11] K_Q_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_0", 
			"addr" : 8260, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_0", 
				"description" : "[0:11] K_Q_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_p", 
			"addr" : 8261, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p", 
				"description" : "[0:11] K_Q_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_DC_I", 
			"addr" : 8262, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_I", 
				"description" : "[0:15] DC_I|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_DC_Q", 
			"addr" : 8263, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_Q", 
				"description" : "[0:15] DC_Q|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_Bypass", 
			"addr" : 8264, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Bypass", 
				"description" : "[0:0] Bypass|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_m", 
			"addr" : 8272, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m", 
				"description" : "[0:11] K_I_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_0", 
			"addr" : 8273, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 81, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_0", 
				"description" : "[0:11] K_I_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_p", 
			"addr" : 8274, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p", 
				"description" : "[0:11] K_I_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_m", 
			"addr" : 8275, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 83, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m", 
				"description" : "[0:11] K_Q_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_0", 
			"addr" : 8276, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_0", 
				"description" : "[0:11] K_Q_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_p", 
			"addr" : 8277, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 85, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p", 
				"description" : "[0:11] K_Q_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_DC_I", 
			"addr" : 8278, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 86, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_I", 
				"description" : "[0:15] DC_I|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_DC_Q", 
			"addr" : 8279, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 87, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_Q", 
				"description" : "[0:15] DC_Q|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_Bypass", 
			"addr" : 8280, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 88, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Bypass", 
				"description" : "[0:0] Bypass|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DACif1_ctrl", 
			"addr" : 8288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				},
				{
				"name" : "ZeroOutput", 
				"description" : "[1:1] ZeroOutput|Default Value: 0 (0x0)||Values:|0: idle mode|1: zeroing mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"zeroing" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DACif2_ctrl", 
			"addr" : 8289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				},
				{
				"name" : "ZeroOutput", 
				"description" : "[1:1] ZeroOutput|Default Value: 0 (0x0)||Values:|0: idle mode|1: zeroing mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"zeroing" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC1_timing", 
			"addr" : 8292, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 100, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rd_en_dly_cycles", 
				"description" : "[0:2] rd_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "rd_en_add_half_cycle", 
				"description" : "[3:3] rd_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC2_timing", 
			"addr" : 8293, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 101, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rd_en_dly_cycles", 
				"description" : "[0:2] rd_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "rd_en_add_half_cycle", 
				"description" : "[3:3] rd_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC_status", 
			"addr" : 8294, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 102, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "toggle_xor_dac1clk", 
				"description" : "[0:0] toggle_xor_dac1clk|Default Value: 0 (0x0)||Values:|0: aligned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"aligned" : 0}
				]
				},
				{
				"name" : "toggle_xor_dac2clk", 
				"description" : "[1:1] toggle_xor_dac2clk|Default Value: 0 (0x0)||Values:|0: aligned", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"aligned" : 0}
				]
				},
				{
				"name" : "dac1_fifo_overflow", 
				"description" : "[2:2] dac1_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "dac2_fifo_overflow", 
				"description" : "[3:3] dac2_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "dac1_fifo_underflow", 
				"description" : "[4:4] dac1_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				},
				{
				"name" : "dac2_fifo_underflow", 
				"description" : "[5:5] dac2_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_lat_measure_cnt", 
			"addr" : 8295, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 103, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en", 
				"description" : "[0:0] en|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_lat_measure", 
			"addr" : 8296, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 104, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:9] val|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_deb_nibble_sel_lo", 
			"addr" : 8298, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 106, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: serdes test with TX out 23:0|1: serdes test with TX out 47:24|2: DAC1 t0 input|3: DAC2 t0 input|4: DAC1 t1 input|5: DAC2 t1 input", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ser_tx_23_0" : 0}, 
					{"ser_tx_47_24" : 1}, 
					{"DAC1_in_t0" : 2}, 
					{"DAC2_in_t0" : 3}, 
					{"DAC1_in_t1" : 4}, 
					{"DAC2_in_t1" : 5}
				]
				}
			]
		},
		{
			"name" : "TX_deb_nibble_sel_hi", 
			"addr" : 8299, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 107, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: serdes test with TX out 23:0|1: serdes test with TX out 47:24|2: DAC1 t0 input|3: DAC2 t0 input|4: DAC1 t1 input|5: DAC2 t1 input", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ser_tx_23_0" : 0}, 
					{"ser_tx_47_24" : 1}, 
					{"DAC1_in_t0" : 2}, 
					{"DAC2_in_t0" : 3}, 
					{"DAC1_in_t1" : 4}, 
					{"DAC2_in_t1" : 5}
				]
				}
			]
		},
		{
			"name" : "RX_clear", 
			"addr" : 4096, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Aligner_clr", 
				"description" : "[0:0] Aligner_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "CIC_clr", 
				"description" : "[1:1] CIC_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "ADF_clr", 
				"description" : "[2:2] ADF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "STS_clr", 
				"description" : "[3:3] STS_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "HBF_clr", 
				"description" : "[4:4] HBF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "RXMIF_clr", 
				"description" : "[5:5] RXMIF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "power_accum_clr", 
				"description" : "[6:6] power_accum_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "miu_overflow_indication_clr", 
				"description" : "[7:7] miu_overflow_indication_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "su_overflow_indication_clr", 
				"description" : "[8:8] su_overflow_indication_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_Chain_en", 
			"addr" : 4097, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_cic0", 
				"description" : "[0:0] en_cic0|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic1", 
				"description" : "[1:1] en_cic1|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic2", 
				"description" : "[2:2] en_cic2|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic3", 
				"description" : "[3:3] en_cic3|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "RX_Bypass_mux_sel", 
				"description" : "[4:4] RX_Bypass_mux_sel|Default Value: 0 (0x0)||Values:|0: select ADCW|1: select ADC0", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ADCW" : 0}, 
					{"ADC0" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADC_N_FIFO_CNTL", 
			"addr" : 4098, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_adc0_fifo_wr", 
				"description" : "[0:0] en_adc0_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_adc0_fifo_rd", 
				"description" : "[1:1] en_adc0_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adc0_rstn", 
				"description" : "[2:2] adc0_rstn|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adc0_en", 
				"description" : "[3:3] adc0_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_adcw_fifo_wr", 
				"description" : "[4:4] en_adcw_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_adcw_fifo_rd", 
				"description" : "[5:5] en_adcw_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adcw_rstn", 
				"description" : "[6:6] adcw_rstn|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adcw_en", 
				"description" : "[7:7] adcw_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_Rel_dly", 
			"addr" : 4099, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Delay_ADC0", 
				"description" : "[0:3] Delay_ADC0|Default Value: 0 (0x0)||Values:|11: num delay|15: off mode", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"delay" : 11}, 
					{"off" : 15}
				]
				},
				{
				"name" : "Delay_ADCW", 
				"description" : "[4:7] Delay_ADCW|Default Value: 0 (0x0)||Values:|11: num delay|15: off mode", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"delay" : 11}, 
					{"off" : 15}
				]
				},
				{
				"name" : "ADC0_dv", 
				"description" : "[12:12] ADC0_dv|Default Value: 0 (0x0)||Values:|0: idle|1: active", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active" : 1}
				]
				},
				{
				"name" : "ADCW_dv", 
				"description" : "[13:13] ADCW_dv|Default Value: 0 (0x0)||Values:|0: idle|1: active", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_N_smpl_hi", 
			"addr" : 4101, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_sample", 
				"description" : "[0:15] N_sample|Default Value: 0 (0x0)||Values:|0: idle mode|0xFFFF: number of samples 16 MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"sample" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_N_smpl_lo", 
			"addr" : 4100, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_sample", 
				"description" : "[0:15] N_sample|Default Value: 0 (0x0)||Values:|0: idle mode|0xFFFF: number of samples 16 LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"sample" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_ADC0_timing", 
			"addr" : 4102, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "wr_en_dly_cycles", 
				"description" : "[0:2] wr_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "wr_en_add_half_cycle", 
				"description" : "[3:3] wr_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_rstn_dly_cycles", 
				"description" : "[8:10] adc_rstn_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 8, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "adc_rstn_add_half_cycle", 
				"description" : "[11:11] adc_rstn_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_fifo_rd_dly_cycles", 
				"description" : "[12:14] adc_fifo_rd_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ADCW_timing", 
			"addr" : 4103, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "wr_en_dly_cycles", 
				"description" : "[0:2] wr_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "wr_en_add_half_cycle", 
				"description" : "[3:3] wr_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_rstn_dly_cycles", 
				"description" : "[8:10] adc_rstn_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 8, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "adc_rstn_add_half_cycle", 
				"description" : "[11:11] adc_rstn_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_fifo_rd_dly_cycles", 
				"description" : "[12:14] adc_fifo_rd_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ADC_status", 
			"addr" : 4104, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 8, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "adc0_fifo_overflow", 
				"description" : "[0:0] adc0_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "adcw_fifo_overflow", 
				"description" : "[1:1] adcw_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "adc0_fifo_underflow", 
				"description" : "[2:2] adc0_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				},
				{
				"name" : "adcw_fifo_underflow", 
				"description" : "[3:3] adcw_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ser_padding_lo", 
			"addr" : 4112, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero padding", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ser_padding_hi", 
			"addr" : 4113, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: zero padding", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_Recording_st", 
			"addr" : 4114, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "st_ADC0", 
				"description" : "[0:0] st_ADC0|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "st_ADCW", 
				"description" : "[1:1] st_ADCW|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ADC0_rec_forever", 
				"description" : "[2:2] ADC0_rec_forever|Default Value: 0 (0x0)||Values:|0: counter mode|1: forever mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"limited" : 0}, 
					{"forever" : 1}
				]
				},
				{
				"name" : "ADCW_rec_forever", 
				"description" : "[3:3] ADCW_rec_forever|Default Value: 0 (0x0)||Values:|0: counter mode|1: forever mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"limited" : 0}, 
					{"forever" : 1}
				]
				},
				{
				"name" : "Serdes_mode", 
				"description" : "[8:9] Serdes_mode|Default Value: 0 (0x0)||Values:|0: serdes mode - ADC0|1: serdes mode - ADCW|2: serdes mode - lineup|3: serdes mode - debug bus", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ADC0" : 0}, 
					{"ADCW" : 1}, 
					{"lineup" : 2}, 
					{"debug" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_lat_measure_cnt", 
			"addr" : 4116, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 20, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en", 
				"description" : "[0:0] en|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_lat_measure", 
			"addr" : 4117, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 21, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:9] val|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_N", 
			"addr" : 4128, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N", 
				"description" : "[0:6] N|Default Value: 0 (0x0)||Values:|127: number of dec", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"decimation" : 127}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_Sign", 
			"addr" : 4129, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_ShR", 
			"addr" : 4130, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 34, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ShR", 
				"description" : "[0:4] ShR|Default Value: 0 (0x0)||Values:|31: num of shift bits", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shift" : 31}
				]
				}
			]
		},
		{
			"name" : "RX_ADF_ADalpha", 
			"addr" : 4145, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 49, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ADalpha", 
				"description" : "[0:5] ADalpha|Default Value: 0 (0x0)||Values:|0: bypass mode|63: parameter to anti droop", 
				"bitOffset" : 0, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bypass" : 0}, 
					{"ADF_param" : 63}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Active_str_15_0", 
			"addr" : 4160, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AStr", 
				"description" : "[0:15] AStr|Default Value: 0 (0x0)||Values:|0: idle|0xFFFF: active stream", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active_mode" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Active_str_23_16", 
			"addr" : 4161, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AStr", 
				"description" : "[0:7] AStr|Default Value: 0 (0x0)||Values:|0: idle|0xFF: active stream", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active_mode" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Overflow", 
			"addr" : 4163, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Overflow", 
				"description" : "[0:0] Overflow|Default Value: 0 (0x0)||Values:|0: idle mode|1: overflow indication", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"overflow" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_M", 
			"addr" : 4176, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "M", 
				"description" : "[0:4] M|Default Value: 0 (0x0)||Values:|15: number of interleave", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"interleaved" : 15}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K1", 
			"addr" : 4178, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K1", 
				"description" : "[0:11] K1|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K3", 
			"addr" : 4179, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 83, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K3", 
				"description" : "[0:11] K3|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K5", 
			"addr" : 4180, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K5", 
				"description" : "[0:11] K5|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K7", 
			"addr" : 4181, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 85, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K7", 
				"description" : "[0:11] K7|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K9", 
			"addr" : 4182, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 86, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K9", 
				"description" : "[0:11] K9|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K11", 
			"addr" : 4183, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 87, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K11", 
				"description" : "[0:11] K11|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_StartAddr_hi", 
			"addr" : 4193, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "start_addr", 
				"description" : "[0:7] start_addr|Default Value: 0 (0x0)||Values:|0xFF: start addr - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_StartAddr_lo", 
			"addr" : 4192, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "start_addr", 
				"description" : "[0:15] start_addr|Default Value: 0 (0x0)||Values:|0xFFFF: start addr - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrInc_hi", 
			"addr" : 4195, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 99, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrInc", 
				"description" : "[0:7] AddrInc|Default Value: 0 (0x0)||Values:|0xFF: AddrInc - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrInc_lo", 
			"addr" : 4194, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 98, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrInc", 
				"description" : "[0:15] AddrInc|Default Value: 1 (0x1)||Values:|0xFFFF: AddrInc - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrOffset_hi", 
			"addr" : 4197, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 101, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrOffset", 
				"description" : "[0:7] AddrOffset|Default Value: 0 (0x0)||Values:|0xFF: AddrOffset - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrOffset_lo", 
			"addr" : 4196, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 100, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrOffset", 
				"description" : "[0:15] AddrOffset|Default Value: 0 (0x0)||Values:|0xFFFF: AddrOffset - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_CurAddr_hi", 
			"addr" : 4199, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 103, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CurAddr", 
				"description" : "[0:7] CurAddr|Default Value: 0 (0x0)||Values:|0xFF: CurAddr - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_CurAddr_lo", 
			"addr" : 4198, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 102, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CurAddr", 
				"description" : "[0:15] CurAddr|Default Value: 0 (0x0)||Values:|0xFFFF: CurAddr - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Mode", 
			"addr" : 4200, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 104, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Data_source", 
				"description" : "[0:0] Data_source|Default Value: 0 (0x0)||Values:|0: Rx lineup|1: Wideband", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"RX" : 0}, 
					{"wideband" : 1}
				]
				},
				{
				"name" : "summation_mode", 
				"description" : "[1:1] summation_mode|Default Value: 0 (0x0)||Values:|0: overwrite data to memory|1: overlap and add", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"overwrite" : 0}, 
					{"overlap" : 1}
				]
				},
				{
				"name" : "Invert_sign", 
				"description" : "[2:2] Invert_sign|Default Value: 0 (0x0)||Values:|0: ??|1: ?", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Shift", 
			"addr" : 4201, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 105, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Input_shift", 
				"description" : "[0:3] Input_shift|Default Value: 0 (0x0)||Values:|0xF: num of shift bits", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shift" : 15}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Num_of_active_stream", 
			"addr" : 4202, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 106, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Num_of_active_stream", 
				"description" : "[0:4] Num_of_active_stream|Default Value: 0 (0x0)||Values:|23: num of active - 1", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"active" : 23}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Overflow", 
			"addr" : 4203, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 107, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Overflow", 
				"description" : "[0:0] Overflow|Default Value: 0 (0x0)||Values:|0: off mode|1: overflow", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"off" : 0}, 
					{"overflow" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_0", 
			"addr" : 4210, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_1", 
			"addr" : 4213, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_2", 
			"addr" : 4216, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_3", 
			"addr" : 4219, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_4", 
			"addr" : 4222, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_5", 
			"addr" : 4225, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 129, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_6", 
			"addr" : 4228, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 132, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_7", 
			"addr" : 4231, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 135, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_8", 
			"addr" : 4234, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 138, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_9", 
			"addr" : 4237, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 141, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_10", 
			"addr" : 4240, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_11", 
			"addr" : 4243, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 147, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_12", 
			"addr" : 4246, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 150, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_13", 
			"addr" : 4249, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_14", 
			"addr" : 4252, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_15", 
			"addr" : 4255, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 159, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_16", 
			"addr" : 4258, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 162, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_17", 
			"addr" : 4261, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_18", 
			"addr" : 4264, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 168, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_19", 
			"addr" : 4267, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 171, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_20", 
			"addr" : 4270, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 174, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_21", 
			"addr" : 4273, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 177, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_22", 
			"addr" : 4276, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 180, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_23", 
			"addr" : 4279, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 183, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_0", 
			"addr" : 4209, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_1", 
			"addr" : 4212, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_2", 
			"addr" : 4215, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_3", 
			"addr" : 4218, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_4", 
			"addr" : 4221, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_5", 
			"addr" : 4224, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 128, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_6", 
			"addr" : 4227, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 131, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_7", 
			"addr" : 4230, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 134, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_8", 
			"addr" : 4233, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 137, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_9", 
			"addr" : 4236, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 140, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_10", 
			"addr" : 4239, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 143, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_11", 
			"addr" : 4242, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_12", 
			"addr" : 4245, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_13", 
			"addr" : 4248, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_14", 
			"addr" : 4251, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_15", 
			"addr" : 4254, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 158, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_16", 
			"addr" : 4257, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_17", 
			"addr" : 4260, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_18", 
			"addr" : 4263, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 167, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_19", 
			"addr" : 4266, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 170, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_20", 
			"addr" : 4269, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 173, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_21", 
			"addr" : 4272, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 176, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_22", 
			"addr" : 4275, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 179, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_23", 
			"addr" : 4278, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 182, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_0", 
			"addr" : 4208, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_1", 
			"addr" : 4211, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_2", 
			"addr" : 4214, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_3", 
			"addr" : 4217, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_4", 
			"addr" : 4220, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_5", 
			"addr" : 4223, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 127, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_6", 
			"addr" : 4226, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 130, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_7", 
			"addr" : 4229, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 133, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_8", 
			"addr" : 4232, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 136, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_9", 
			"addr" : 4235, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 139, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_10", 
			"addr" : 4238, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 142, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_11", 
			"addr" : 4241, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_12", 
			"addr" : 4244, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_13", 
			"addr" : 4247, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 151, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_14", 
			"addr" : 4250, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_15", 
			"addr" : 4253, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 157, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_16", 
			"addr" : 4256, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_17", 
			"addr" : 4259, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 163, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_18", 
			"addr" : 4262, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 166, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_19", 
			"addr" : 4265, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 169, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_20", 
			"addr" : 4268, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 172, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_21", 
			"addr" : 4271, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 175, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_22", 
			"addr" : 4274, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 178, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_23", 
			"addr" : 4277, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 181, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block0", 
			"addr" : 4288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 192, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block1", 
			"addr" : 4289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 193, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block2", 
			"addr" : 4290, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 194, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block3", 
			"addr" : 4291, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 195, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}
				]
				}
			]
		},
		{
			"name" : "RX_deb_nibble_sel_lo", 
			"addr" : 4294, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 198, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: record start and data valids|1: RX memory write interface|2: RX memory read data", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rec_st_dv" : 0}, 
					{"rx_mem_wr_if" : 1}, 
					{"rx_mem_rdata" : 2}
				]
				}
			]
		},
		{
			"name" : "RX_deb_nibble_sel_hi", 
			"addr" : 4295, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 199, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: record start and data valids|1: RX memory write interface|2: RX memory read data", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rec_st_dv" : 0}, 
					{"rx_mem_wr_if" : 1}, 
					{"rx_mem_rdata" : 2}
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetorise", 
			"addr" : 0, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetorise_rd", 
				"description" : "[0:7] latch_timetorise_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetorise_wr", 
				"description" : "[8:15] latch_timetorise_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetofall", 
			"addr" : 1, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetofall_rd", 
				"description" : "[0:7] latch_timetofall_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetofall_wr", 
				"description" : "[8:15] latch_timetofall_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetogap", 
			"addr" : 2, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetogap_rd", 
				"description" : "[0:7] latch_timetogap_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetogap_wr", 
				"description" : "[8:15] latch_timetogap_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_status", 
			"addr" : 3, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latching_in_progress", 
				"description" : "[0:1] latching_in_progress|Default Value: 0 (0x0)||Values:|0: RF interface ready|1: RF interface busy", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ready" : 0}, 
					{"busy" : 1}
				]
				}
			]
		},
		{
			"name" : "RF1_data_rd", 
			"addr" : 4, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "RF2_data_rd", 
			"addr" : 5, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "RF_apb_access", 
			"addr" : 6, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "error", 
				"description" : "[0:1] error|Default Value: 0 (0x0)||Values:|0: new", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RF_apb_access_clear", 
			"addr" : 7, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "error", 
				"description" : "[0:0] error|Default Value: 0 (0x0)||Values:|1: clear", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "rxmem_ind_rd_addr_lo", 
			"addr" : 16, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr_lo", 
				"description" : "[0:15] addr_lo|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "rxmem_ind_rd_addr_hi", 
			"addr" : 17, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr_hi", 
				"description" : "[0:4] addr_hi|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "go", 
				"description" : "[15:15] go|Default Value: 1 (0x1)||Values:|1: default", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "rxmem_ind_rd_data", 
			"addr" : 18, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "data", 
				"description" : "[0:15] data|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GLUE_address_msb", 
			"addr" : 32, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "msb", 
				"description" : "[0:3] msb|Default Value: 0 (0x0)||Values:|0: default- all most significant address bits (20:8) come from GLUE_address register.", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GLUE_address", 
			"addr" : 33, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:12] addr|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_out_write_lo", 
			"addr" : 48, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 48, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:7] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:15] mask|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_out_write_hi", 
			"addr" : 49, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 49, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:6] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:14] mask|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_read", 
			"addr" : 50, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 50, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:14] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_dir", 
			"addr" : 51, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 51, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "dir", 
				"description" : "[0:14] dir|Default Value: 0 (0x0)||Values:|0: input direction (GPI)|1: output direction (GPO)", 
				"bitOffset" : 0, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"input" : 0}, 
					{"output" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_reset_enable", 
			"addr" : 64, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rst_n", 
				"description" : "[0:0] rst_n|Default Value: 0 (0x0)||Values:|0: pll control signal - reset", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}
				]
				},
				{
				"name" : "en", 
				"description" : "[1:1] en|Default Value: 0 (0x0)||Values:|1: pll control signal - en", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"enable" : 1}
				]
				},
				{
				"name" : "iddq", 
				"description" : "[2:2] iddq|Default Value: 0 (0x0)||Values:|1: pll control signal - iddq", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"iddq" : 1}
				]
				},
				{
				"name" : "clk0diffen", 
				"description" : "[3:3] clk0diffen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk0diffen", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk0diffen" : 1}
				]
				},
				{
				"name" : "clk1diffen", 
				"description" : "[4:4] clk1diffen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1diffen", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1diffen" : 1}
				]
				},
				{
				"name" : "clk1outen", 
				"description" : "[5:5] clk1outen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1outen", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1outen" : 1}
				]
				},
				{
				"name" : "dsmen", 
				"description" : "[6:6] dsmen|Default Value: 0 (0x0)||Values:|1: pll control signal -dsmen ", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dsmen" : 1}
				]
				},
				{
				"name" : "atben", 
				"description" : "[7:7] atben|Default Value: 0 (0x0)||Values:|1: pll control signal - atben", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data0", 
			"addr" : 65, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "altrefclksel", 
				"description" : "[0:0] altrefclksel|Default Value: 0 (0x0)||Values:|0: pll control signal - altrefclksel", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"altrefclksel" : 0}
				]
				},
				{
				"name" : "bypass", 
				"description" : "[1:1] bypass|Default Value: 0 (0x0)||Values:|1: pll control signal -bypass ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bypass" : 1}
				]
				},
				{
				"name" : "fbdivint", 
				"description" : "[2:9] fbdivint|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivint", 
				"bitOffset" : 2, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivint" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data1", 
			"addr" : 66, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fbdivfrac15_0", 
				"description" : "[0:15] fbdivfrac15_0|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivfrac15_0", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivfrac15_0" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data2", 
			"addr" : 67, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fbdivfrac22_16", 
				"description" : "[0:6] fbdivfrac22_16|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivfrac22_16", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivfrac22_16" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data3", 
			"addr" : 68, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "intmode", 
				"description" : "[0:0] intmode|Default Value: 0 (0x0)||Values:|1: pll control signal - intmode ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"intmode" : 1}
				]
				},
				{
				"name" : "clk0div", 
				"description" : "[1:2] clk0div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk0div ", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk0div" : 1}
				]
				},
				{
				"name" : "clk1div", 
				"description" : "[3:10] clk1div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1div ", 
				"bitOffset" : 3, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data4", 
			"addr" : 69, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk2div", 
				"description" : "[0:7] clk2div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk2div ", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk2div" : 1}
				]
				},
				{
				"name" : "clk3div", 
				"description" : "[8:15] clk3div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk3div ", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk3div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data5", 
			"addr" : 70, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk4div", 
				"description" : "[0:7] clk4div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk4div ", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk4div" : 1}
				]
				},
				{
				"name" : "clk5div", 
				"description" : "[8:15] clk5div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk5div ", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk5div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data6", 
			"addr" : 71, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "refclkdiv", 
				"description" : "[0:7] refclkdiv|Default Value: 0 (0x0)||Values:|1: pll control signal -  refclkdiv", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"refclkdiv" : 1}
				]
				},
				{
				"name" : "bw", 
				"description" : "[8:11] bw|Default Value: 0 (0x0)||Values:|1: pll control signal -  bw", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bw" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[12:15] atbsel|Default Value: 0 (0x0)||Values:|1: pll control signal - atbsel ", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data7", 
			"addr" : 72, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cpgain", 
				"description" : "[0:2] cpgain|Default Value: 0 (0x0)||Values:|1: pll control signal - cpgain ", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"cpgain" : 1}
				]
				},
				{
				"name" : "vcotrim", 
				"description" : "[3:5] vcotrim|Default Value: 0 (0x0)||Values:|1: pll control signal - vcotrim ", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcotrim" : 1}
				]
				},
				{
				"name" : "dsmlsb", 
				"description" : "[6:6] dsmlsb|Default Value: 0 (0x0)||Values:|1: pll control signal - dsmlsb ", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dsmlsb" : 1}
				]
				},
				{
				"name" : "openloop", 
				"description" : "[7:7] openloop|Default Value: 0 (0x0)||Values:|1: pll control signal - openloop ", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"openloop" : 1}
				]
				},
				{
				"name" : "p_xo_drv", 
				"description" : "[8:11] p_xo_drv|Default Value: 0 (0x0)||Values:|0: default ", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL_control_calibration", 
			"addr" : 73, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 73, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "vcalstart", 
				"description" : "[0:0] vcalstart|Default Value: 0 (0x0)||Values:|1: pll control signal - vcalstart ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalstart" : 1}
				]
				},
				{
				"name" : "vcalbyp", 
				"description" : "[1:1] vcalbyp|Default Value: 0 (0x0)||Values:|1: pll control signal -vcalbyp  ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalbyp" : 1}
				]
				},
				{
				"name" : "vcalbandset", 
				"description" : "[2:6] vcalbandset|Default Value: 0 (0x0)||Values:|1: pll control signal -  vcalbandset", 
				"bitOffset" : 2, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalbandset" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_status", 
			"addr" : 74, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 74, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "locked", 
				"description" : "[0:0] locked|Default Value: 0 (0x0)||Values:|1: pll control signal - locked ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"locked" : 1}
				]
				},
				{
				"name" : "vcaldone", 
				"description" : "[1:1] vcaldone|Default Value: 0 (0x0)||Values:|1: pll control signal - vcaldone ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcaldone" : 1}
				]
				},
				{
				"name" : "vcalband", 
				"description" : "[2:6] vcalband|Default Value: 0 (0x0)||Values:|0x1F: The value of the VCO band chosen by the calibration sequence", 
				"bitOffset" : 2, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalband" : 31}
				]
				}
			]
		},
		{
			"name" : "ADC0_control_enable_and_selects", 
			"addr" : 75, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 75, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: adc control signal - atben ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "shbufbias", 
				"description" : "[2:3] shbufbias|Default Value: 0 (0x0)||Values:|1: adc control signal -  shbufbias", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shbufbias" : 1}
				]
				},
				{
				"name" : "atbblk", 
				"description" : "[4:5] atbblk|Default Value: 0 (0x0)||Values:|1: adc control signal - atbblk ", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbblk" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[6:9] atbsel|Default Value: 0 (0x0)||Values:|1: adc control signal -  atbsel", 
				"bitOffset" : 6, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "ADCW_control_enable_and_selects", 
			"addr" : 76, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 76, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: adc control signal - atben ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "shbufbias", 
				"description" : "[2:3] shbufbias|Default Value: 0 (0x0)||Values:|1: adc control signal -  shbufbias", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shbufbias" : 1}
				]
				},
				{
				"name" : "atbblk", 
				"description" : "[4:5] atbblk|Default Value: 0 (0x0)||Values:|1: adc control signal - atbblk ", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbblk" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[6:9] atbsel|Default Value: 0 (0x0)||Values:|1: adc control signal -  atbsel", 
				"bitOffset" : 6, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "DAC1_control_enable_and_control", 
			"addr" : 77, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 77, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: dac control signal -  atben", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "clksel", 
				"description" : "[2:2] clksel|Default Value: 0 (0x0)||Values:|1: dac control signal - clksel ", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clksel" : 1}
				]
				},
				{
				"name" : "gain", 
				"description" : "[3:9] gain|Default Value: 0 (0x0)||Values:|1: dac control signal -gain ", 
				"bitOffset" : 3, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gain" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[10:13] atbsel|Default Value: 0 (0x0)||Values:|1: dac control signal -atbsel ", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "DAC2_control_enable_and_control", 
			"addr" : 78, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 78, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: dac control signal -  atben", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "clksel", 
				"description" : "[2:2] clksel|Default Value: 0 (0x0)||Values:|1: dac control signal - clksel ", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clksel" : 1}
				]
				},
				{
				"name" : "gain", 
				"description" : "[3:9] gain|Default Value: 0 (0x0)||Values:|1: dac control signal -gain ", 
				"bitOffset" : 3, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gain" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[10:13] atbsel|Default Value: 0 (0x0)||Values:|1: dac control signal -atbsel ", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "CLKS_N_RST_CTRL", 
			"addr" : 80, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_oscn_sel", 
				"description" : "[0:0] pll_oscn_sel|Default Value: 0 (0x0)||Values:|1: pll clock|0: oscillator clock", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pll" : 1}, 
					{"osc" : 0}
				]
				}
			]
		},
		{
			"name" : "PADS_DS", 
			"addr" : 82, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "data_grp", 
				"description" : "[0:0] data_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				},
				{
				"name" : "gpio_grp", 
				"description" : "[1:1] gpio_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				},
				{
				"name" : "rest_grp", 
				"description" : "[2:2] rest_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				}
			]
		},
		{
			"name" : "MISC", 
			"addr" : 84, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "RX_MEM_byte_swap_en", 
				"description" : "[0:0] RX_MEM_byte_swap_en|Default Value: 0 (0x0)||Values:|0: no swap|1: swap enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"swap" : 1}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad0", 
			"addr" : 112, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad1", 
			"addr" : 113, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad2", 
			"addr" : 114, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad3", 
			"addr" : 115, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad4", 
			"addr" : 116, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad5", 
			"addr" : 117, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad6", 
			"addr" : 118, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad7", 
			"addr" : 119, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad8", 
			"addr" : 120, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad9", 
			"addr" : 121, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad10", 
			"addr" : 122, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad11", 
			"addr" : 123, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad12", 
			"addr" : 124, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad13", 
			"addr" : 125, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad14", 
			"addr" : 126, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad15", 
			"addr" : 127, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 127, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_lo", 
			"addr" : 130, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 130, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_mi", 
			"addr" : 131, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 131, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_hi", 
			"addr" : 132, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 132, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:7] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "DEB_control", 
			"addr" : 134, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 134, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "gpio_spi_n", 
				"description" : "[0:0] gpio_spi_n|Default Value: 0 (0x0)||Values:|0: SPI mode|1: GPIO mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"spi" : 0}, 
					{"GPIO" : 1}
				]
				},
				{
				"name" : "irq_gpio_n", 
				"description" : "[1:1] irq_gpio_n|Default Value: 0 (0x0)||Values:|0: gpio3 mode|1: irq mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gpio3" : 0}, 
					{"irq" : 1}
				]
				},
				{
				"name" : "trigger_mode", 
				"description" : "[2:2] trigger_mode|Default Value: 0 (0x0)||Values:|0: continous mode|1: event mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"cont" : 0}
				]
				},
				{
				"name" : "debug_rec_en", 
				"description" : "[3:3] debug_rec_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"en" : 1}
				]
				},
				{
				"name" : "trigger_inv", 
				"description" : "[4:4] trigger_inv|Default Value: 0 (0x0)||Values:|0: normal|1: inverted", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"inv" : 1}
				]
				},
				{
				"name" : "output_mode", 
				"description" : "[5:6] output_mode|Default Value: 0 (0x0)||Values:|0: normal|1: half rate|2: quarter rate", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"half" : 1}, 
					{"quarter" : 2}
				]
				},
				{
				"name" : "manual_trig", 
				"description" : "[7:7] manual_trig|Default Value: 0 (0x0)||Values:|0: normal|1: triggered", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"triggered" : 1}
				]
				}
			]
		},
		{
			"name" : "DEB_control2", 
			"addr" : 135, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 135, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trigger_num_of_smp", 
				"description" : "[0:11] trigger_num_of_smp|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_src_nibble_sel_lo", 
			"addr" : 136, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 136, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: rx debug source|1: tx debug source|2: sequencer debug source|3: config debug source", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rx" : 0}, 
					{"tx" : 1}, 
					{"seq" : 2}, 
					{"cfg" : 3}
				]
				}
			]
		},
		{
			"name" : "DEB_src_nibble_sel_hi", 
			"addr" : 137, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 137, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: rx debug source|1: tx debug source|2: sequencer debug source|3: config debug source", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rx" : 0}, 
					{"tx" : 1}, 
					{"seq" : 2}, 
					{"cfg" : 3}
				]
				}
			]
		},
		{
			"name" : "DEB_write_ptr_lo", 
			"addr" : 138, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 138, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_write_ptr_hi", 
			"addr" : 139, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 139, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask0", 
			"addr" : 140, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 140, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask1", 
			"addr" : 141, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 141, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask2", 
			"addr" : 142, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 142, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask3", 
			"addr" : 143, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 143, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask4", 
			"addr" : 144, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask5", 
			"addr" : 145, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask6", 
			"addr" : 146, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask7", 
			"addr" : 147, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 147, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask8", 
			"addr" : 148, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask9", 
			"addr" : 149, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_lo", 
			"addr" : 152, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_mi", 
			"addr" : 153, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_hi", 
			"addr" : 154, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_mux_ctrl_lo", 
			"addr" : 155, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: normal mode|1: debug mode", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"norm" : 0}, 
					{"debug" : 1}
				]
				}
			]
		},
		{
			"name" : "DEB_mux_ctrl_hi", 
			"addr" : 156, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: normal mode|1: debug mode", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"norm" : 0}, 
					{"debug" : 1}
				]
				}
			]
		},
		{
			"name" : "CLK_scope_ctrl", 
			"addr" : 157, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 157, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "src_sel", 
				"description" : "[0:2] src_sel|Default Value: 0 (0x0)||Values:|0: fast clk (pll clock)|1: adc0 clock|2: adcw clock|3: dac1 clock|4: dac2 clock", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fast_clk" : 0}, 
					{"acd0" : 1}, 
					{"acdw" : 2}, 
					{"dac1" : 3}, 
					{"dac2" : 4}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp0", 
			"addr" : 160, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp1", 
			"addr" : 161, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp2", 
			"addr" : 162, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 162, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp3", 
			"addr" : 163, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 163, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp4", 
			"addr" : 164, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp5", 
			"addr" : 165, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp6", 
			"addr" : 166, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 166, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp7", 
			"addr" : 167, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 167, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp8", 
			"addr" : 168, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 168, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp9", 
			"addr" : 169, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 169, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_pin_nibble_sel_lo", 
			"addr" : 171, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 171, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: nibble [3:0]|9: nibble [39:36]", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"nib0" : 0}, 
					{"nib9" : 9}
				]
				}
			]
		},
		{
			"name" : "DEB_pin_nibble_sel_hi", 
			"addr" : 172, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 172, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: nibble [3:0]|9: nibble [39:36]", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"nib0" : 0}, 
					{"nib9" : 9}
				]
				}
			]
		},
		{
			"name" : "ChipID", 
			"addr" : 173, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 173, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 9217 (0x2401)||Values:|0x2401: current chip ID", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 9217, 
				"enumValues" : [
					{"ID" : 9217}
				]
				}
			]
		},
		{
			"name" : "ChipRevision", 
			"addr" : 174, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 174, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 160 (0xA0)||Values:|0x00A0: current chip ID", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 160, 
				"enumValues" : [
					{"rev" : 160}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_lo", 
			"addr" : 176, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 176, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_mi", 
			"addr" : 177, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 177, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_hi", 
			"addr" : 178, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 178, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Seq_ctrl", 
			"addr" : 12288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "enable", 
				"description" : "[0:0] enable|Default Value: 0 (0x0)||Values:|0: sequencer is disabled|1: sequencer is enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}, 
					{"enabled" : 1}
				]
				},
				{
				"name" : "seq_mem_ctrl", 
				"description" : "[1:1] seq_mem_ctrl|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_clear", 
			"addr" : 12289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clear", 
				"description" : "[0:0] clear|Default Value: 0 (0x0)||Values:|0: sequencer not cleared|1: sequencer is cleared", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_cleared" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_status", 
			"addr" : 12290, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "active", 
				"description" : "[0:0] active|Default Value: 0 (0x0)||Values:|0: sequencer not active|1: sequencer is active", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"running" : 1}
				]
				},
				{
				"name" : "wait_ind", 
				"description" : "[1:1] wait_ind|Default Value: 0 (0x0)||Values:|0: not waiting|1: waiting", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_waiting" : 0}, 
					{"waiting" : 1}
				]
				},
				{
				"name" : "err_too_many_sub", 
				"description" : "[2:2] err_too_many_sub|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				},
				{
				"name" : "err_ret_wo_call", 
				"description" : "[3:3] err_ret_wo_call|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				},
				{
				"name" : "err_rw_collision", 
				"description" : "[4:4] err_rw_collision|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_prog_counter", 
			"addr" : 12291, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0xFFFF: PC value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"PC_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_wait_counter_lo", 
			"addr" : 12292, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cnt", 
				"description" : "[0:15] cnt|Default Value: 0 (0x0)||Values:|0xFFFF: wait counter value in clock cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wait_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_wait_counter_hi", 
			"addr" : 12293, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cnt", 
				"description" : "[0:15] cnt|Default Value: 0 (0x0)||Values:|0xFFFF: wait counter value in clock cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wait_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_SRC_base_addr_hi", 
			"addr" : 12305, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:7] hi|Default Value: 0 (0x0)||Values:|0xFF: address MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 255}
				]
				}
			]
		},
		{
			"name" : "SEQ_SRC_base_addr_lo", 
			"addr" : 12304, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: address LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_DST_base_addr_hi", 
			"addr" : 12307, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 19, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:7] hi|Default Value: 0 (0x0)||Values:|0xFF: address MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 255}
				]
				}
			]
		},
		{
			"name" : "SEQ_DST_base_addr_lo", 
			"addr" : 12306, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: address LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_en_reg_hi", 
			"addr" : 12309, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 21, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB - '1' means the condition is enabled, '0' means the condition is ignored.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_en_reg_lo", 
			"addr" : 12308, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 20, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB - '1' means the condition is enabled, '0' means the condition is ignored.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_inv_reg_hi", 
			"addr" : 12311, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 23, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB - '1' means the condition is inverted, '0' means the condition is not inverted.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_inv_reg_lo", 
			"addr" : 12310, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 22, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB - '1' means the condition is inverted, '0' means the condition is not inverted.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_status_lo", 
			"addr" : 12312, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 24, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_status_hi", 
			"addr" : 12313, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 25, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_serdes", 
			"addr" : 12314, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 26, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "RX_SF", 
				"description" : "[0:0] RX_SF|Default Value: 0 (0x0)||Values:|0: zero.", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				},
				{
				"name" : "RX_DE", 
				"description" : "[1:1] RX_DE|Default Value: 0 (0x0)||Values:|0: zero.", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_ptr", 
			"addr" : 12352, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:3] ptr|Default Value: 0 (0x0)||Values:|0xF: number of addresses stored in stack", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"SP_value" : 15}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr0", 
			"addr" : 12353, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr1", 
			"addr" : 12354, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr2", 
			"addr" : 12355, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr3", 
			"addr" : 12356, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr4", 
			"addr" : 12357, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr5", 
			"addr" : 12358, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr6", 
			"addr" : 12359, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr7", 
			"addr" : 12360, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr8", 
			"addr" : 12361, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 73, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr9", 
			"addr" : 12362, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 74, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr10", 
			"addr" : 12363, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 75, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr11", 
			"addr" : 12364, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 76, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr12", 
			"addr" : 12365, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 77, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr13", 
			"addr" : 12366, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 78, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr14", 
			"addr" : 12367, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 79, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr15", 
			"addr" : 12368, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl1", 
			"addr" : 12384, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_en", 
				"description" : "[0:0] comp1_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl2", 
			"addr" : 12385, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp2_en", 
				"description" : "[0:0] comp2_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl3", 
			"addr" : 12386, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 98, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clear", 
				"description" : "[0:0] clear|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "latch1", 
				"description" : "[1:1] latch1|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				},
				{
				"name" : "clr_sticky1", 
				"description" : "[2:2] clr_sticky1|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl4", 
			"addr" : 12387, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 99, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch2", 
				"description" : "[0:0] latch2|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				},
				{
				"name" : "clr_sticky2", 
				"description" : "[1:1] clr_sticky2|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_hi", 
			"addr" : 12402, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_mid", 
			"addr" : 12401, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_lo", 
			"addr" : 12400, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_hi", 
			"addr" : 12405, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_mid", 
			"addr" : 12404, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_lo", 
			"addr" : 12403, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_hi", 
			"addr" : 12408, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_mid", 
			"addr" : 12407, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_lo", 
			"addr" : 12406, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_hi", 
			"addr" : 12411, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_mid", 
			"addr" : 12410, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_lo", 
			"addr" : 12409, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_hi", 
			"addr" : 12414, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_mid", 
			"addr" : 12413, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_lo", 
			"addr" : 12412, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_status", 
			"addr" : 12416, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 128, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_lat", 
				"description" : "[0:0] comp1_lat|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp2_lat", 
				"description" : "[1:1] comp2_lat|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp1_sticky", 
				"description" : "[2:2] comp1_sticky|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp2_sticky", 
				"description" : "[3:3] comp2_sticky|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_value", 
			"addr" : 12432, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: counter value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_ctrl", 
			"addr" : 12433, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "inc", 
				"description" : "[0:0] inc|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				},
				{
				"name" : "clr", 
				"description" : "[1:1] clr|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_comp", 
			"addr" : 12434, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: compare value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_value", 
			"addr" : 12436, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: counter value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_ctrl", 
			"addr" : 12437, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "inc", 
				"description" : "[0:0] inc|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				},
				{
				"name" : "clr", 
				"description" : "[1:1] clr|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_comp", 
			"addr" : 12438, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 150, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: compare value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_condition_value", 
			"addr" : 12440, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_bitmask", 
			"addr" : 12441, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition bitmask", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_threshold", 
			"addr" : 12442, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition Threshold", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_handshake_write", 
			"addr" : 12443, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0xF: handshake write value", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 15}
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:11] mask|Default Value: 0 (0x0)||Values:|0xF: handshake write mask", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mask" : 15}
				]
				}
			]
		},
		{
			"name" : "PERI_handshake_read", 
			"addr" : 12444, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0xF: handshake read value", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 15}
				]
				}
			]
		},
		{
			"name" : "DEBUG_been_there", 
			"addr" : 12448, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 65535 (0xFFFF)||Values:|0xFFFF: address decoded (about to be executed).", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 65535, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "DEBUG_flags", 
			"addr" : 12449, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "been_there", 
				"description" : "[0:0] been_there|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				},
				{
				"name" : "stack_confusion", 
				"description" : "[1:1] stack_confusion|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				},
				{
				"name" : "store_buff_exploded", 
				"description" : "[2:2] store_buff_exploded|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_deb_nibble_sel_lo", 
			"addr" : 12452, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Program counter|1: stack return addr (stack_out in sequencer)|2: stack pointer and indications|3: wait counter|4: condition mask|5: condition status|6: global timer", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pc" : 0}, 
					{"ret_addr" : 1}, 
					{"sp" : 2}, 
					{"wat_cnt" : 3}, 
					{"condmsk" : 4}, 
					{"cond_stat" : 5}, 
					{"glob_tmr" : 6}
				]
				}
			]
		},
		{
			"name" : "SEQ_deb_nibble_sel_hi", 
			"addr" : 12453, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: Program counter|1: stack return addr (stack_out in sequencer)|2: stack pointer and indications|3: wait counter|4: condition mask|5: condition status|6: global timer", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pc" : 0}, 
					{"ret_addr" : 1}, 
					{"sp" : 2}, 
					{"wat_cnt" : 3}, 
					{"condmsk" : 4}, 
					{"cond_stat" : 5}, 
					{"glob_tmr" : 6}
				]
				}
			]
		}
	],
	"SerDes" : [
		{
			"name" : "PCS_CFG_W", 
			"addr" : 24576, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SERDES_TEST_SEL", 
				"description" : "[0:3] SERDES_TEST_SEL|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "LOCK_EN", 
				"description" : "[4:4] LOCK_EN|Default Value: 1 (0x1)||Values:|1: Enabled using of the lock signals from SER and DES", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SER_REGW_0", 
			"addr" : 24577, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SER_BGTRIM", 
				"description" : "[0:1] SER_BGTRIM|Default Value: 2 (0x2)||Values:|0x2: default", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 2, 
				"enumValues" : [
				]
				},
				{
				"name" : "SER_DRV", 
				"description" : "[2:3] SER_DRV|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "SER_DRVEN", 
				"description" : "[4:4] SER_DRVEN|Default Value: 0 (0x0)||Values:|0: Ser Tx driver disable|1: Ser Tx driver enable", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}, 
					{"enabled" : 1}
				]
				},
				{
				"name" : "SER_DSMPD", 
				"description" : "[5:5] SER_DSMPD|Default Value: 0 (0x0)||Values:|0: Integer-N mode (lowest jitter)|1: Fractional-N mode (used for SSCG mode)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"integer" : 0}, 
					{"fractional" : 1}
				]
				},
				{
				"name" : "SER_DTESTEN", 
				"description" : "[6:6] SER_DTESTEN|Default Value: 0 (0x0)||Values:|0: Ser Digital test bus disabled|1: Ser Digital test bus enabled", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}, 
					{"enabled" : 1}
				]
				},
				{
				"name" : "SER_DTESTSEL", 
				"description" : "[7:9] SER_DTESTSEL|Default Value: 0 (0x0)||Values:|0: 1|0x1: 0|0x2: TXREFCLK|0x3: TX clock for lock|0x4: TXLOCK pre signal|0x5: TXCLK40|0x6: TXCLK10|0x7: TXLOCK", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"TXREFCLK" : 2}, 
					{"TX_clock_for_lock" : 3}, 
					{"TXLOCK_pre_signal" : 4}, 
					{"TXCLK40" : 5}, 
					{"TXCLK10" : 6}, 
					{"TXLOCK" : 7}
				]
				},
				{
				"name" : "SER_HSLPBK", 
				"description" : "[10:10] SER_HSLPBK|Default Value: 0 (0x0)||Values:|0: normal operating mode|1: loopback mode", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"loopback" : 1}
				]
				},
				{
				"name" : "SER_PD", 
				"description" : "[11:11] SER_PD|Default Value: 0 (0x0)||Values:|0: Ser Power down / reset", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "SER_RTRIM", 
				"description" : "[12:13] SER_RTRIM|Default Value: 2 (0x2)||Values:|2: Ser TX termination trim", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 2, 
				"enumValues" : [
				]
				},
				{
				"name" : "SER_SELVDD", 
				"description" : "[14:14] SER_SELVDD|Default Value: 0 (0x0)||Values:|0: BG|1: VDD ref", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"VDD" : 1}
				]
				},
				{
				"name" : "SER_TXTEN", 
				"description" : "[15:15] SER_TXTEN|Default Value: 0 (0x0)||Values:|0: Ser TX back termination disabled, channel A|1: Ser TX back termination enabled, channel A", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "SER_REGW_1", 
			"addr" : 24578, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SER_TXDIV", 
				"description" : "[0:7] SER_TXDIV|Default Value: 248 (0xF8)||Values:|0xF8: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 248, 
				"enumValues" : [
				]
				},
				{
				"name" : "SER_TXPRE", 
				"description" : "[8:12] SER_TXPRE|Default Value: 16 (0x10)||Values:|0x10: default", 
				"bitOffset" : 8, 
				"bitWidth" : 5, 
				"defaultValue" : 16, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SER_REGW_2", 
			"addr" : 24579, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SER_TXFRAC", 
				"description" : "[0:15] SER_TXFRAC|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SER_REGW_3", 
			"addr" : 24580, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SER_TXFRAC", 
				"description" : "[0:7] SER_TXFRAC|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SER_REGR", 
			"addr" : 24581, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SER_TXLOCK", 
				"description" : "[0:7] SER_TXLOCK|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DES_REGW_0", 
			"addr" : 24582, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DES_BGTRIM", 
				"description" : "[0:1] DES_BGTRIM|Default Value: 2 (0x2)||Values:|0x2: default", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 2, 
				"enumValues" : [
				]
				},
				{
				"name" : "DES_DTESTEN", 
				"description" : "[2:2] DES_DTESTEN|Default Value: 0 (0x0)||Values:|0: DES Digital test bus disabled|1: DES Digital test bus enabled", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "DES_DTESTSEL", 
				"description" : "[3:5] DES_DTESTSEL|Default Value: 0 (0x0)||Values:|0: 1|0x1: 0|0x2: RXREFCLK|0x3: RX clock for lock|0x4: RXLOCK pre signal|0x5: RXCLK40|0x6: RXCLK10|0x7: RXLOCK", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"RXREFCLK" : 2}, 
					{"RX_clock_for_lock" : 3}, 
					{"RXLOCK_pre_signal" : 4}, 
					{"RXCLK40" : 5}, 
					{"RXCLK10" : 6}, 
					{"RXLOCK" : 7}
				]
				},
				{
				"name" : "DES_HSLPBK", 
				"description" : "[6:6] DES_HSLPBK|Default Value: 0 (0x0)||Values:|0: normal operating mode|1: loopback mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"loopback" : 1}
				]
				},
				{
				"name" : "DES_PD", 
				"description" : "[7:7] DES_PD|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "DES_RCVEN", 
				"description" : "[8:8] DES_RCVEN|Default Value: 0 (0x0)||Values:|0: Des Reciever disabled|1: Des Reciever enabled", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "DES_RTRIM", 
				"description" : "[9:10] DES_RTRIM|Default Value: 2 (0x2)||Values:|0x2: default", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 2, 
				"enumValues" : [
				]
				},
				{
				"name" : "DES_RXPRE", 
				"description" : "[11:15] DES_RXPRE|Default Value: 16 (0x10)||Values:|0x10: default", 
				"bitOffset" : 11, 
				"bitWidth" : 5, 
				"defaultValue" : 16, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DES_REGW_1", 
			"addr" : 24583, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DES_RXDIV", 
				"description" : "[0:7] DES_RXDIV|Default Value: 248 (0xF8)||Values:|0xF8: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 248, 
				"enumValues" : [
				]
				},
				{
				"name" : "DES_RXTEN", 
				"description" : "[8:8] DES_RXTEN|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "DES_SELVDD", 
				"description" : "[9:9] DES_SELVDD|Default Value: 0 (0x0)||Values:|0: BG|1: VDD ref", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"VDD" : 1}
				]
				}
			]
		},
		{
			"name" : "DES_REGR", 
			"addr" : 24584, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 8, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DES_RXLOCK", 
				"description" : "[0:7] DES_RXLOCK|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_CFG_1_W", 
			"addr" : 24585, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 9, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:7] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "LOOPBACK_ENABLE", 
				"description" : "[8:15] LOOPBACK_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_CFG_2_W", 
			"addr" : 24586, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 10, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_GEN_ENABLE", 
				"description" : "[0:7] PRBS_GEN_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PRBS_CHECK_ENABLE", 
				"description" : "[8:15] PRBS_CHECK_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_LOCK_R", 
			"addr" : 24587, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 11, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_LOCK", 
				"description" : "[0:7] PRBS_LOCK|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_0", 
			"addr" : 24588, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 12, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_1", 
			"addr" : 24589, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 13, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_2", 
			"addr" : 24590, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 14, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_3", 
			"addr" : 24591, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 15, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_4", 
			"addr" : 24592, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_5", 
			"addr" : 24593, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_6", 
			"addr" : 24594, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_PRBS_ERROR_LANE_7", 
			"addr" : 24595, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 19, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ELB_CFG_4", 
			"addr" : 24596, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 20, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_LOCK_CRITERIA", 
				"description" : "[0:7] PRBS_LOCK_CRITERIA|Default Value: 32 (0x20)||Values:|0x20: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 32, 
				"enumValues" : [
				]
				},
				{
				"name" : "COUNTER_CLEAR", 
				"description" : "[8:15] COUNTER_CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ENC_8B10B_CFG1_W", 
			"addr" : 24597, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 21, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:7] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "ENABLE", 
				"description" : "[8:15] ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ENC_8B10B_CFG2_W", 
			"addr" : 24598, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 22, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CURRENT_RD", 
				"description" : "[0:7] CURRENT_RD|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_CONFIG_W", 
			"addr" : 24599, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 23, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:7] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "ENABLE", 
				"description" : "[8:15] ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_0", 
			"addr" : 24600, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 24, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_1", 
			"addr" : 24601, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 25, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_2", 
			"addr" : 24602, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 26, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_3", 
			"addr" : 24603, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 27, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_4", 
			"addr" : 24604, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 28, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_5", 
			"addr" : 24605, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 29, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_6", 
			"addr" : 24606, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 30, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_INVALID_CODEWORD_LANE_7", 
			"addr" : 24607, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 31, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "INVALID_CODEWORD_COUNT", 
				"description" : "[0:15] INVALID_CODEWORD_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_FREEZE_W", 
			"addr" : 24608, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "FREEZE_MODE", 
				"description" : "[0:7] FREEZE_MODE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "MANUAL_FREEZE", 
				"description" : "[8:15] MANUAL_FREEZE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_SYNC1_W", 
			"addr" : 24609, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "IN_SYNC_CRITERIA", 
				"description" : "[0:7] IN_SYNC_CRITERIA|Default Value: 32 (0x20)||Values:|0x20: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 32, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_SYNC2_W", 
			"addr" : 24610, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 34, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OUT_OF_SYNC_CRIT_1", 
				"description" : "[0:7] OUT_OF_SYNC_CRIT_1|Default Value: 3 (0x3)||Values:|0x3: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
				]
				},
				{
				"name" : "OUT_OF_SYNC_CRIT_2", 
				"description" : "[8:15] OUT_OF_SYNC_CRIT_2|Default Value: 255 (0xFF)||Values:|0xFF: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 255, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "OUT_OF_SYNC_WINDOW_W", 
			"addr" : 24611, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 35, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OUT_OF_SYNC_WINDOW", 
				"description" : "[0:15] OUT_OF_SYNC_WINDOW|Default Value: 65535 (0xFFFF)||Values:|0xFFFF: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 65535, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_STATUS_R", 
			"addr" : 24612, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 36, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "SYNC", 
				"description" : "[0:7] SYNC|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "CURRENT_RD", 
				"description" : "[8:15] CURRENT_RD|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEC_8B10B_COUNTER_CLEAR_W", 
			"addr" : 24613, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 37, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:7] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SF_GEN_W", 
			"addr" : 24614, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 38, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:0] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "ENABLE", 
				"description" : "[1:1] ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "SF_MODE", 
				"description" : "[2:2] SF_MODE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SF_GEN_R", 
			"addr" : 24615, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 39, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ERROR_DETECTED", 
				"description" : "[0:0] ERROR_DETECTED|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SF_REC_W", 
			"addr" : 24616, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 40, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:0] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "ENABLE", 
				"description" : "[1:1] ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "SF_REC_R", 
			"addr" : 24617, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 41, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ERROR", 
				"description" : "[0:0] ERROR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ILB_W", 
			"addr" : 24618, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 42, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:0] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PRBS_TX_ENABLE", 
				"description" : "[1:1] PRBS_TX_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PRBS_RX_ENABLE", 
				"description" : "[2:2] PRBS_RX_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ILB_R", 
			"addr" : 24619, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 43, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_LOCK", 
				"description" : "[0:0] PRBS_LOCK|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ILB_PRBS_ERROR", 
			"addr" : 24620, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 44, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_ERROR_COUNT", 
				"description" : "[0:15] PRBS_ERROR_COUNT|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ILB_CFG_W", 
			"addr" : 24621, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 45, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PRBS_LOCK_CRITERIA", 
				"description" : "[0:7] PRBS_LOCK_CRITERIA|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "COUNTER_CLEAR", 
				"description" : "[8:8] COUNTER_CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "LOOPBACK_ENABLE", 
				"description" : "[9:9] LOOPBACK_ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "CLK_DIV_W", 
			"addr" : 24622, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 46, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CLEAR", 
				"description" : "[0:0] CLEAR|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "ENABLE", 
				"description" : "[1:1] ENABLE|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "FPGA_REF_CLK_BUF_CONFIG", 
			"addr" : 24623, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "SerDes", 
			"offset" : 47, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "BIAS_PROG", 
				"description" : "[0:1] BIAS_PROG|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "EN", 
				"description" : "[2:2] EN|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		}
	],
	"RF1" : [
		{
			"name" : "TR0_TR_CFG", 
			"addr" : 16384, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR0_TR_BIAS", 
			"addr" : 16385, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR0_TR_GAIN", 
			"addr" : 16386, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR0_TR_STATE", 
			"addr" : 16387, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR0_TR_STATUS", 
			"addr" : 16391, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR1_TR_CFG", 
			"addr" : 16400, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR1_TR_BIAS", 
			"addr" : 16401, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR1_TR_GAIN", 
			"addr" : 16402, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR1_TR_STATE", 
			"addr" : 16403, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR1_TR_STATUS", 
			"addr" : 16407, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR2_TR_CFG", 
			"addr" : 16416, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR2_TR_BIAS", 
			"addr" : 16417, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR2_TR_GAIN", 
			"addr" : 16418, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR2_TR_STATE", 
			"addr" : 16419, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR2_TR_STATUS", 
			"addr" : 16423, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR3_TR_CFG", 
			"addr" : 16432, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR3_TR_BIAS", 
			"addr" : 16433, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR3_TR_GAIN", 
			"addr" : 16434, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR3_TR_STATE", 
			"addr" : 16435, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR3_TR_STATUS", 
			"addr" : 16439, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR4_TR_CFG", 
			"addr" : 16448, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR4_TR_BIAS", 
			"addr" : 16449, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR4_TR_GAIN", 
			"addr" : 16450, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR4_TR_STATE", 
			"addr" : 16451, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR4_TR_STATUS", 
			"addr" : 16455, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR5_TR_CFG", 
			"addr" : 16464, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR5_TR_BIAS", 
			"addr" : 16465, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR5_TR_GAIN", 
			"addr" : 16466, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR5_TR_STATE", 
			"addr" : 16467, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR5_TR_STATUS", 
			"addr" : 16471, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR6_TR_CFG", 
			"addr" : 16480, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR6_TR_BIAS", 
			"addr" : 16481, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR6_TR_GAIN", 
			"addr" : 16482, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR6_TR_STATE", 
			"addr" : 16483, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR6_TR_STATUS", 
			"addr" : 16487, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR7_TR_CFG", 
			"addr" : 16496, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR7_TR_BIAS", 
			"addr" : 16497, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR7_TR_GAIN", 
			"addr" : 16498, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR7_TR_STATE", 
			"addr" : 16499, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR7_TR_STATUS", 
			"addr" : 16503, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR8_TR_CFG", 
			"addr" : 16512, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR8_TR_BIAS", 
			"addr" : 16513, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR8_TR_GAIN", 
			"addr" : 16514, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR8_TR_STATE", 
			"addr" : 16515, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR8_TR_STATUS", 
			"addr" : 16519, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR9_TR_CFG", 
			"addr" : 16528, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR9_TR_BIAS", 
			"addr" : 16529, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR9_TR_GAIN", 
			"addr" : 16530, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR9_TR_STATE", 
			"addr" : 16531, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR9_TR_STATUS", 
			"addr" : 16535, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR10_TR_CFG", 
			"addr" : 16544, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR10_TR_BIAS", 
			"addr" : 16545, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR10_TR_GAIN", 
			"addr" : 16546, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR10_TR_STATE", 
			"addr" : 16547, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR10_TR_STATUS", 
			"addr" : 16551, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR11_TR_CFG", 
			"addr" : 16560, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR11_TR_BIAS", 
			"addr" : 16561, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR11_TR_GAIN", 
			"addr" : 16562, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR11_TR_STATE", 
			"addr" : 16563, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR11_TR_STATUS", 
			"addr" : 16567, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG0_PLL_CFG0", 
			"addr" : 16576, 
			"access" : "RW", 
			"description" : "PLL General Configuration 0", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "vcocl_ldo_byp", 
				"description" : "VCO cluster LDO bypass enable - used only for test and if there is any need to apply an external voltage to the VCO cluster (in case of LDO malfunctioning)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcocl_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for VCO cluster", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"v1_45" : 0}, 
					{"v1p3" : 1}, 
					{"v1_35" : 2}, 
					{"v1_4" : 3}
				]
				},
				{
				"name" : "vcocl_ldo_tst_en", 
				"description" : "Enables VCO LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcocl_ldo_en", 
				"description" : "Enables the VCO cluster LDO", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_vtune_tst_en", 
				"description" : "Enables PLL Vtune in LOGEN test mux (FG mux)", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_bg_tst_en", 
				"description" : "Enables PLL bandgap voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_bg_en", 
				"description" : "Enables bandgap for PLL LDO (same bandgap voltage is used for VCOCL LDO)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_byp", 
				"description" : "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for PLL", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"v1_3" : 0}, 
					{"v1p2" : 1}, 
					{"v1_35" : 2}, 
					{"v1_4" : 3}
				]
				},
				{
				"name" : "pll_ldo_tst_en", 
				"description" : "Enables PLL LDO test voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_en", 
				"description" : "Enables LDO for PLL", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG0_PLL_DIG_RST", 
			"addr" : 16577, 
			"access" : "RW", 
			"description" : "PLL Reset register", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_nreset", 
				"description" : "Reset signal for the VCO CAL digital - this reset signal needs to be toggled once immidiatey after the PLL LDO ready signal is active. Generally the reset is only required to be toggled everytime the chip has been powered up.", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"normal_operation" : 1}
				]
				},
				{
				"name" : "pll_sd_nreset", 
				"description" : "Reset signal for the Sigma-Delta digital modulator - - this reset signal needs to be toggled once immidiatey after the PLL LDO ready signal is active. Generally the reset is only required to be toggled everytime the chip has been powered up.", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"normal_operation" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bw", 
				"description" : "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG0_PLL_SD_L", 
			"addr" : 16578, 
			"access" : "RW", 
			"description" : "PLL Sigma Delta fractional low word", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_k_word_l", 
				"description" : "The PLL sigma-delta fractional word low. Note that these bits are only used when PLL is operated in fractional-N mode.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG0_PLL_SD_H", 
			"addr" : 16579, 
			"access" : "RW", 
			"description" : "PLL Sigma Delta fractional high word", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_k_word_h", 
				"description" : "The PLL sigma-delta fractional word high. Note that these bits are only used when PLL is operated in fractional-N mode.", 
				"bitOffset" : 11, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 11, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG0_PLL_STATUS0", 
			"addr" : 16583, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused (read as 0)", 
				"bitOffset" : 3, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_lock_detect", 
				"description" : "PLL0 Lock Detector - If PLL is locked this bit is high", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"unlocked" : 0}, 
					{"locked" : 1}
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO - Once the LDO reaches its output voltage; this bit will become high", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				},
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage; this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG1_PLL_DIV", 
			"addr" : 16592, 
			"access" : "RW", 
			"description" : "PLL Integer divider", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_pgm_word", 
				"description" : "The PLL integer word. Separate excel sheet provide how to defined this field. Valid values for the targeted frequency range of operation is 111 to 311 (in decimals).", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG1_PLL_CFG1", 
			"addr" : 16593, 
			"access" : "RW", 
			"description" : "PLL General Configuration 1", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enables the PLL", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_clkdrv", 
				"description" : "Programmanble slew rate driver for the PLL reference clock input.", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"d8" : 0}, 
					{"d8_d8" : 1}, 
					{"d8_d6" : 2}, 
					{"d8_d14" : 3}
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Programming of the charge pump current in PLL", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ma_0_5" : 0}, 
					{"ma_1" : 1}, 
					{"ma_1_5" : 2}, 
					{"ma_2" : 3}
				]
				},
				{
				"name" : "pll_os", 
				"description" : "Programming of the PLL charge pump current pulse width", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ps_675" : 0}, 
					{"ps_550" : 1}, 
					{"ps_430" : 2}, 
					{"ps_350" : 3}
				]
				},
				{
				"name" : "pll_bwboost", 
				"description" : "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_sd_en", 
				"description" : "Enables the Sigma-Delta modulator for PLL when in Fractional-N mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_sd_filter", 
				"description" : "Enables the Sigma-Delta filter - adds a notch filter around the reference clock frequency.", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_lpf_offset", 
				"description" : "Adds a small leakage current into the PLL loopfilter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "unused", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vcocl_sel", 
				"description" : "Select which VCO in the VCO cluster to operate", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vco0" : 0}, 
					{"vco1" : 1}, 
					{"vco2" : 2}, 
					{"vco3" : 3}
				]
				},
				{
				"name" : "vcocl_en", 
				"description" : "Power up the selected VCO", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG1_PLL_VCOCAL", 
			"addr" : 16594, 
			"access" : "RW", 
			"description" : "PLL VCO calibration config", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_vcocal_freq_set", 
				"description" : "Programming of the VCO capacitor bank for PLL - Note this field tells which value the VCOs always start on and this field can be used when you program the VCO manually (VCO0 - 0-15; VCO1-3 - 0-7; 0 = Max freq)", 
				"bitOffset" : 11, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_hi_ctrl", 
				"description" : "Program the high-level threshold of the VCOCAL analog comparator (relative to  VCC)", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mv_300" : 0}, 
					{"mv_375" : 1}, 
					{"mv_450" : 2}, 
					{"mv_500" : 3}
				]
				},
				{
				"name" : "pll_vcoc_lo_ctrl", 
				"description" : "Program the low-level threshold of the VCOCAL analog comparator (relative to GND)", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mv_300" : 0}, 
					{"mv_375" : 1}, 
					{"mv_450" : 2}, 
					{"mv_500" : 3}
				]
				},
				{
				"name" : "pll_vco_cal_delay", 
				"description" : "VCO calibration delay time (if XO doubler is enabled - time is cut by half)", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"us1_0" : 0}, 
					{"us1_2" : 1}, 
					{"us1_4" : 2}, 
					{"us1_6" : 3}, 
					{"us2_0" : 4}, 
					{"us2_4" : 5}, 
					{"us2_8" : 6}, 
					{"us3_2" : 7}
				]
				},
				{
				"name" : "pll_vco_cal_clk_freq", 
				"description" : "Programming of VCOCAL input reference frequency", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mhz_40" : 0}, 
					{"mhz_13" : 1}, 
					{"mhz_19_2" : 2}, 
					{"mhz_26" : 3}
				]
				},
				{
				"name" : "pll_vcoc_seldef", 
				"description" : "VCO calibration select default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"auto" : 0}, 
					{"manual" : 1}
				]
				},
				{
				"name" : "pll_vcoc_en", 
				"description" : "Enables the digital section of VCO calibration", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG1_PLL_TMUX", 
			"addr" : 16595, 
			"access" : "RW", 
			"description" : "PLL Test Mux Control", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 6, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pllmux_selp", 
				"description" : "Control of the internal LOGEN test-mux - positive phase.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"pll_bandgap_voltage" : 1}, 
					{"pll_vtune__voltage" : 2}, 
					{"tx_dac_i_p" : 3}, 
					{"rx_lo_dac_i_p" : 4}, 
					{"gnd" : 5}
				]
				},
				{
				"name" : "pllmux_seln", 
				"description" : "Control of the internal LOGEN module test-mux - negative phase.", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"pll_ldo_voltage" : 1}, 
					{"pll_lock_det" : 2}, 
					{"vco_ldo_voltage" : 3}, 
					{"tx_dac_i_n" : 4}, 
					{"rx_lo_dac_i_n" : 5}
				]
				}
			]
		},
		{
			"name" : "PLL1_CFG1_PLL_STATUS1", 
			"addr" : 16599, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 6, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcocal_val", 
				"description" : "The capacitor bank value to which the VCO is calibrated to", 
				"bitOffset" : 1, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcocal_active", 
				"description" : "Indicator from PLL VCO calibration - Once the calibration is active; this bit will remain high till calibration is done", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"inactive" : 0}, 
					{"active" : 1}
				]
				}
			]
		},
		{
			"name" : "LOGEN_RF1RF2_LOGEN_CFG", 
			"addr" : 16608, 
			"access" : "RW", 
			"description" : "LO GEN configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rfc_hb1", 
				"description" : "Enables the high band (15-20GHz) for RF1", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_hb2", 
				"description" : "Enables the high band (15-20GHz) for RF2", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_mb1", 
				"description" : "Enables the mid band (7.5-15GHz) for RF1", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_mb2", 
				"description" : "Enables the mid band (7.5-15GHz) for RF2", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_lb1", 
				"description" : "Enables the low band (0-7.5GHz) for RF1", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_lb2", 
				"description" : "Enables the low band (0-7.5GHz) for RF2", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_selband1", 
				"description" : "Selects mid- or high/lowband mode for RF1", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"selMB1" : 0}, 
					{"selHLB1" : 1}
				]
				},
				{
				"name" : "rfc_selband2", 
				"description" : "Selects mid- or high/lowband mode for RF2", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"selMB2" : 0}, 
					{"selHLB2" : 1}
				]
				},
				{
				"name" : "rfc_selmix1", 
				"description" : "Select VCO and IQ mixer", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vco0" : 0}, 
					{"vco1" : 1}, 
					{"vco2" : 2}, 
					{"vco3" : 3}
				]
				},
				{
				"name" : "rfc_selvco2", 
				"description" : "Select RF mixer VCO input (note that the programming of this field must be one-hot coded by software).", 
				"bitOffset" : 2, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vco0" : 1}, 
					{"vco1" : 2}, 
					{"vco2" : 4}, 
					{"vco3" : 8}
				]
				},
				{
				"name" : "rfc_en_mixbb", 
				"description" : "Enables the IQ mixer", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN_RF1RF2_LPF_CFG", 
			"addr" : 16609, 
			"access" : "RW", 
			"description" : "TX Low-pass filter configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_ctune", 
				"description" : "'Wideband filter tuning for Tx DAC", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_qctrl", 
				"description" : "Q control of high-Q bi-quad. (0=high; 7=low)", 
				"bitOffset" : 9, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_sel", 
				"description" : "Enables/selects the output transconductor stage driving the I/Q mixers.", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vco0" : 0}, 
					{"vco1" : 1}, 
					{"vco2" : 2}, 
					{"vco3" : 3}
				]
				},
				{
				"name" : "txlpf_en", 
				"description" : "LPF enable", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txlpf_cmctrl", 
				"description" : "Common mode voltage tuning of the TX LPF (0=min; 7=max)", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bbmix_v2i", 
				"description" : "TX I/Q Mixer transconductor current programming", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ma3" : 0}, 
					{"ma3_8" : 1}, 
					{"ma4_6" : 2}, 
					{"ma5_4" : 3}
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN_RF1RF2_DAC_REF", 
			"addr" : 16610, 
			"access" : "RW", 
			"description" : "DAC resistor configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rfc_extrf1", 
				"description" : "Enables the external injection of RF1 (for test purpose)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_extrf2", 
				"description" : "Enables the external injection of RF1 (for test purpose)", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_tunehb2", 
				"description" : "Tunes the high band RF2 path - should be programmed to add an on-chip shunt indcutor in high band mode", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_tunehb1", 
				"description" : "Tunes the high band RF1 path - should be programmed to add an on-chip shunt indcutor in high band mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_tunemb2", 
				"description" : "Tunes the mid band RF2 path - should be programmed to add an on-chip shunt indcutor in mid band mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfc_tunemb1", 
				"description" : "Tunes the mid band RF1 path - should be programmed to add an on-chip shunt indcutor in mid band mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rext0_dig", 
				"description" : "Tunable DAC1 resistor value (default value is 15.36 Kohm). Each step is 3.84Kohm.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"kohm_30_72" : 0}, 
					{"kohm_26_88" : 1}, 
					{"kohm_23_04" : 2}, 
					{"kohm_19_2" : 3}, 
					{"kohm_15_36" : 4}, 
					{"kohm_11_52" : 5}, 
					{"kohm_7_68" : 6}, 
					{"kohm_3_84" : 7}
				]
				},
				{
				"name" : "rext1_dig", 
				"description" : "Tunable DAC0 resistor value (default value is 15.36 Kohm). Each step is 3.84Kohm.", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"kohm_30_72" : 0}, 
					{"kohm_26_88" : 1}, 
					{"kohm_23_04" : 2}, 
					{"kohm_19_2" : 3}, 
					{"kohm_15_36" : 4}, 
					{"kohm_11_52" : 5}, 
					{"kohm_7_68" : 6}, 
					{"kohm_3_84" : 7}
				]
				}
			]
		},
		{
			"name" : "LOGEN_RF1RF2_LOGEN_STATUS", 
			"addr" : 16615, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LONET_RF1RF2_LONET_RF1_CFG0", 
			"addr" : 16624, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF1 third splitter", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf1_sel3", 
				"description" : "Controls the output of LONET distribution buffers for RF1; RF1 TR 0-1/2-3/4-5/6-7/8-9/10-11/12-13/14-15/16-17/18-19/20-21/22-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LONET_RF1RF2_LONET_RF1_CFG1", 
			"addr" : 16625, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF1 first and second splitter", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_rf1_sel2", 
				"description" : "Controls the output of LONET distribution buffers for RF1; RF1 TR 0-3/4-7/8-11 and 12-15/16-19/20-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf1_sel1", 
				"description" : "Controls the output of LONET distribution buffers RF1; RF1 TR 0-11 and/or 12-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LONET_RF1RF2_LONET_RF2_CFG0", 
			"addr" : 16626, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF2 third splitter", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf2_sel3", 
				"description" : "Controls the output of LONET distribution buffers for RF2; RF2 TR 0-1/2-3/4-5/6-7/8-9/10-11/12-13/14-15/16-17/18-19/20-21/22-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LONET_RF1RF2_LONET_RF2_CFG1", 
			"addr" : 16627, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF2 first and second splitter", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_rf2_sel2", 
				"description" : "Controls the output of LONET distribution buffers for RF2; RF2 TR 0-3/4-7/8-11 and 12-15/16-19/20-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf2_sel1", 
				"description" : "Controls the output of LONET distribution buffers for RF2; RF2 TR 0-11 and/or 12-23 select; pls see the snapshot of the LONET", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LONET_RF1RF2_LONET_STATUS", 
			"addr" : 16631, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG0_LONET_BIAS", 
			"addr" : 16640, 
			"access" : "RW", 
			"description" : "Bias control of the LONET final node - all currents are PTAT and defined at 70C.", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "amux4_bias", 
				"description" : "AMUX4 bias programmability", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "amux4_en", 
				"description" : "Enable AMUX4 bias", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcomux_bias", 
				"description" : "VCO MUX bias programmability", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua817" : 0}, 
					{"ua1000" : 1}, 
					{"ua1225" : 2}, 
					{"ua1420" : 3}
				]
				},
				{
				"name" : "vcomux_en", 
				"description" : "Enable VCO MUX bias", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lonet_n9_bias", 
				"description" : "LONET bias programmability at node n9", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n8_bias", 
				"description" : "LONET bias programmability at node n8", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n7_bias", 
				"description" : "LONET bias programmability at node n7", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n6_bias", 
				"description" : "LONET bias programmability at node n6", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n5_bias", 
				"description" : "LONET bias programmability at node n5", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG0_BIAS_CTRL0", 
			"addr" : 16641, 
			"access" : "RW", 
			"description" : "LO path bias control - all currents are PTAT and defined at 70C.", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enable bias to the PLL", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfs_bias", 
				"description" : "Bias programming of the RFS stage", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua817" : 0}, 
					{"ua1000" : 1}, 
					{"ua1225" : 2}, 
					{"ua1420" : 3}
				]
				},
				{
				"name" : "rfs_en", 
				"description" : "Enable bias to the RFS stage", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "div2iq_bias", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "diviq_en", 
				"description" : "IQ divider enable (PLL0 only)", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "div2pll_bias", 
				"description" : "Bias programming of the div-by-2 stage ahead of the PLL", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua563" : 0}, 
					{"ua613" : 1}, 
					{"ua663" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "div2pll_en", 
				"description" : "Enable bias to the divide-by-2 stage ahead of the PLL", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lba_bias", 
				"description" : "Bias programming of LBA", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "lba_en", 
				"description" : "Enable bias to the low-band amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "mba_bias", 
				"description" : "Bias programming of MBA", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "mba_en", 
				"description" : "Enable bias to the mid-band amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG0_BIAS_CTRL1", 
			"addr" : 16642, 
			"access" : "RW", 
			"description" : "LO path bias control", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rxwb_bias1", 
				"description" : "", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75" : 0}, 
					{"ua100" : 1}, 
					{"ua125" : 2}, 
					{"ua150" : 3}
				]
				},
				{
				"name" : "rxwb_bias0", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75" : 0}, 
					{"ua100" : 1}, 
					{"ua125" : 2}, 
					{"ua150" : 3}
				]
				},
				{
				"name" : "mixv2i_bias", 
				"description" : "Bias programming of the output amplifier", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua364" : 0}, 
					{"ua414" : 1}, 
					{"ua464" : 2}, 
					{"ua514" : 3}
				]
				},
				{
				"name" : "mixv2i_en", 
				"description" : "Enable bias to the output buffer stage", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "obuf_bias", 
				"description" : "Bias programming of the output amplifier", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "obuf_en", 
				"description" : "Enable bias to the output buffer stage", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfa_bias", 
				"description" : "Bias programming of the RF amplifier", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua511" : 0}, 
					{"ua613" : 1}, 
					{"ua715" : 2}, 
					{"ua817" : 3}
				]
				},
				{
				"name" : "rfa_en", 
				"description" : "Enable bias to the RF amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfmix_bias", 
				"description" : "Bias programming of the RF mixer", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua511" : 0}, 
					{"ua613" : 1}, 
					{"ua715" : 2}, 
					{"ua817" : 3}
				]
				},
				{
				"name" : "rfmix_en", 
				"description" : "Enable bias to the RF mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG0_BIAS_CTRL2", 
			"addr" : 16643, 
			"access" : "RW", 
			"description" : "Bias - all bias are CTAT", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "presc_bias", 
				"description" : "Bias programming of the PLL prescaler", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Bias programming of the charge pump reference current", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "pll_cp_casc_bias", 
				"description" : "Bias programming of the charge pump cascode current", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "lvds_bias", 
				"description" : "Bias programming of the 40MHz LVDS (for slave operation)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "lvds_en", 
				"description" : "Enables the 40MHz LVDS bias (for slave operation", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rxwb_en", 
				"description" : "Enables the bias for the wide-band RX filter", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bias_tst_en", 
				"description" : "Enables the mainbias CTAT and PTAT test current to test-mux", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"m25_percent" : 0}, 
					{"nominal" : 1}, 
					{"p25_percent" : 2}, 
					{"p50_percent" : 3}
				]
				},
				{
				"name" : "ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"m25_percent" : 0}, 
					{"nominal" : 1}, 
					{"p25_percent" : 2}, 
					{"p50_percent" : 3}
				]
				},
				{
				"name" : "bias_en", 
				"description" : "Enables the mainbias block and temp sensor", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG0_BIAS_STATUS", 
			"addr" : 16647, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG1_BIAS_TX_EN", 
			"addr" : 16656, 
			"access" : "RW", 
			"description" : "Tx Bias enable for TR modules - 0-11", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "txpol_en", 
				"description" : "Enables the bias current to the BPSK LVDS generator", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"enable" : 0}, 
					{"disable" : 1}
				]
				},
				{
				"name" : "txlpf_bias", 
				"description" : "Bias programming of TX low-pass filter", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75_5" : 0}, 
					{"ua100" : 1}, 
					{"us124_4" : 2}, 
					{"ua149_2" : 3}
				]
				},
				{
				"name" : "txlpf_en", 
				"description" : "Enable of the TX low-pass filter", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx11_en", 
				"description" : "Enable Tx bias to TR module 11", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx10_en", 
				"description" : "Enable Tx bias to TR module 10", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx9_en", 
				"description" : "Enable Tx bias to TR module 9", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx8_en", 
				"description" : "Enable Tx bias to TR module 8", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx7_en", 
				"description" : "Enable Tx bias to TR module 7", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx6_en", 
				"description" : "Enable Tx bias to TR module 6", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx5_en", 
				"description" : "Enable Tx bias to TR module 5", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx4_en", 
				"description" : "Enable Tx bias to TR module 4", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx3_en", 
				"description" : "Enable Tx bias to TR module 3", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx2_en", 
				"description" : "Enable Tx bias to TR module 2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx1_en", 
				"description" : "Enable Tx bias to TR module 1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx0_en", 
				"description" : "Enable Tx bias to TR module 0", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG1_BIAS_RX_EN", 
			"addr" : 16657, 
			"access" : "RW", 
			"description" : "Rx Bias enable for TR modules - 0-11", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rxlpf_bias", 
				"description" : "Bias programming of RX narrow band low-pass filter", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75_5" : 0}, 
					{"ua100" : 1}, 
					{"us124_4" : 2}, 
					{"ua149_2" : 3}
				]
				},
				{
				"name" : "rxlobuffer_bias", 
				"description" : "Bias programming of RX LO Buffers", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "rx11_en", 
				"description" : "Enable Rx bias to TR module 11", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx10_en", 
				"description" : "Enable Rx bias to TR module 10", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx9_en", 
				"description" : "Enable Rx bias to TR module 9", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx8_en", 
				"description" : "Enable Rx bias to TR module 8", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx7_en", 
				"description" : "Enable Rx bias to TR module 7", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx6_en", 
				"description" : "Enable Rx bias to TR module 6", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx5_en", 
				"description" : "Enable Rx bias to TR module 5", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx4_en", 
				"description" : "Enable Rx bias to TR module 4", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx3_en", 
				"description" : "Enable Rx bias to TR module 3", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx2_en", 
				"description" : "Enable Rx bias to TR module 2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx1_en", 
				"description" : "Enable Rx bias to TR module 1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx0_en", 
				"description" : "Enable Rx bias to TR module 0", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG1_LONET_CFG1", 
			"addr" : 16658, 
			"access" : "RW", 
			"description" : "Bias for LONET", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_rf_sel2", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG1)", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf_sel1", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG1)", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lonet_n2_bias", 
				"description" : "LONET bias programmability at node n2", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n1_bias", 
				"description" : "LONET bias programmability at node n1", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n0_bias", 
				"description" : "LONET bias programmability at node n0", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "tsens_en", 
				"description" : "Enables the temp sensor", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG1_LONET_CFG2", 
			"addr" : 16659, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF2 third splitter", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_n3_bias", 
				"description" : "LONET bias programmability at node n3", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n4_bias", 
				"description" : "LONET bias programmability at node n4", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_rf_sel3", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG0)", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS1_CFG1_BIAS_STATUS", 
			"addr" : 16663, 
			"access" : "R", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST1_TR_CFG", 
			"addr" : 17376, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST1_TR_BIAS", 
			"addr" : 17377, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST1_TR_GAIN", 
			"addr" : 17378, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST1_TR_STATE", 
			"addr" : 17379, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "MULTICAST1_TR_STATUS", 
			"addr" : 17383, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "MULTICAST_MASK1_MC_MASK_0_15", 
			"addr" : 17392, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 0-15", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK1_MC_MASK_16_31", 
			"addr" : 17393, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 16-31", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK1_MC_MASK_32_37", 
			"addr" : 17394, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 32-37", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK1_MC_MASK_48_61", 
			"addr" : 17395, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 48-61", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK2_MC_MASK_0_15", 
			"addr" : 17392, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 0-15", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK2_MC_MASK_16_31", 
			"addr" : 17393, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 16-31", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK2_MC_MASK_32_37", 
			"addr" : 17394, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 32-37", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "MULTICAST_MASK2_MC_MASK_48_61", 
			"addr" : 17395, 
			"access" : "RW", 
			"description" : "Multicast mask bitmap for bus 1; block IDs 48-61", 
			"busID" : 1, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
			]
		}
	],
	"RF2" : [
		{
			"name" : "TR12_TR_CFG", 
			"addr" : 20480, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR12_TR_BIAS", 
			"addr" : 20481, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR12_TR_GAIN", 
			"addr" : 20482, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR12_TR_STATE", 
			"addr" : 20483, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR12_TR_STATUS", 
			"addr" : 20487, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR13_TR_CFG", 
			"addr" : 20496, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR13_TR_BIAS", 
			"addr" : 20497, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR13_TR_GAIN", 
			"addr" : 20498, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR13_TR_STATE", 
			"addr" : 20499, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR13_TR_STATUS", 
			"addr" : 20503, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR14_TR_CFG", 
			"addr" : 20512, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR14_TR_BIAS", 
			"addr" : 20513, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR14_TR_GAIN", 
			"addr" : 20514, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR14_TR_STATE", 
			"addr" : 20515, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR14_TR_STATUS", 
			"addr" : 20519, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR15_TR_CFG", 
			"addr" : 20528, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR15_TR_BIAS", 
			"addr" : 20529, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR15_TR_GAIN", 
			"addr" : 20530, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR15_TR_STATE", 
			"addr" : 20531, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR15_TR_STATUS", 
			"addr" : 20535, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR16_TR_CFG", 
			"addr" : 20544, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR16_TR_BIAS", 
			"addr" : 20545, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR16_TR_GAIN", 
			"addr" : 20546, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR16_TR_STATE", 
			"addr" : 20547, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR16_TR_STATUS", 
			"addr" : 20551, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR17_TR_CFG", 
			"addr" : 20560, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR17_TR_BIAS", 
			"addr" : 20561, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR17_TR_GAIN", 
			"addr" : 20562, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR17_TR_STATE", 
			"addr" : 20563, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR17_TR_STATUS", 
			"addr" : 20567, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR18_TR_CFG", 
			"addr" : 20576, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR18_TR_BIAS", 
			"addr" : 20577, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR18_TR_GAIN", 
			"addr" : 20578, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR18_TR_STATE", 
			"addr" : 20579, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR18_TR_STATUS", 
			"addr" : 20583, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR19_TR_CFG", 
			"addr" : 20592, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR19_TR_BIAS", 
			"addr" : 20593, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR19_TR_GAIN", 
			"addr" : 20594, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR19_TR_STATE", 
			"addr" : 20595, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR19_TR_STATUS", 
			"addr" : 20599, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR20_TR_CFG", 
			"addr" : 20608, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR20_TR_BIAS", 
			"addr" : 20609, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR20_TR_GAIN", 
			"addr" : 20610, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR20_TR_STATE", 
			"addr" : 20611, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR20_TR_STATUS", 
			"addr" : 20615, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR21_TR_CFG", 
			"addr" : 20624, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR21_TR_BIAS", 
			"addr" : 20625, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR21_TR_GAIN", 
			"addr" : 20626, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR21_TR_STATE", 
			"addr" : 20627, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR21_TR_STATUS", 
			"addr" : 20631, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR22_TR_CFG", 
			"addr" : 20640, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}
				]
				},
				{
				"name" : "rx_wb_adc_tst_en", 
				"description" : "Enable baseband injection to wideband ADC test point", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass for debug", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug to pull down the LDO passelement", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap voltage in test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO voltage in test mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in test mux", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_power" : 0}, 
					{"low_power" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR22_TR_BIAS", 
			"addr" : 20641, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "wb_qctrl", 
				"description" : "Q-control of the WB RX filter (0 = Min negative resistance in high-Q pole; 7 = Max negative resistance (potential risk of oscillation)", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "wb_cmctrl", 
				"description" : "Common-mode control of the WB RX filter (0=max; 7=min)", 
				"bitOffset" : 10, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR22_TR_GAIN", 
			"addr" : 20642, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR22_TR_STATE", 
			"addr" : 20643, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 9, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_wb_en", 
				"description" : "Enable the WB mode in RX", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR22_TR_STATUS", 
			"addr" : 20647, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TR23_TR_CFG", 
			"addr" : 20656, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}
				]
				},
				{
				"name" : "rx_wb_adc_tst_en", 
				"description" : "Enable baseband injection to wideband ADC test point", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass for debug", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug to pull down the LDO passelement", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap voltage in test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO voltage in test mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in test mux", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_power" : 0}, 
					{"low_power" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR23_TR_BIAS", 
			"addr" : 20657, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "wb_qctrl", 
				"description" : "Q-control of the WB RX filter (0 = Min negative resistance in high-Q pole; 7 = Max negative resistance (potential risk of oscillation)", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "wb_cmctrl", 
				"description" : "Common-mode control of the WB RX filter (0=max; 7=min)", 
				"bitOffset" : 10, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR23_TR_GAIN", 
			"addr" : 20658, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TR23_TR_STATE", 
			"addr" : 20659, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 9, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_wb_en", 
				"description" : "Enable the WB mode in RX", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TR23_TR_STATUS", 
			"addr" : 20663, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG0_PLL_CFG0", 
			"addr" : 20672, 
			"access" : "RW", 
			"description" : "PLL General Configuration 0", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "vcocl_ldo_byp", 
				"description" : "VCO cluster LDO bypass enable - used only for test and if there is any need to apply an external voltage to the VCO cluster (in case of LDO malfunctioning)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcocl_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for VCO cluster", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"v1_45" : 0}, 
					{"v1p3" : 1}, 
					{"v1_35" : 2}, 
					{"v1_4" : 3}
				]
				},
				{
				"name" : "vcocl_ldo_tst_en", 
				"description" : "Enables VCO LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcocl_ldo_en", 
				"description" : "Enables the VCO cluster LDO", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_vtune_tst_en", 
				"description" : "Enables PLL Vtune in LOGEN test mux (FG mux)", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_bg_tst_en", 
				"description" : "Enables PLL bandgap voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_bg_en", 
				"description" : "Enables bandgap for PLL LDO (same bandgap voltage is used for VCOCL LDO)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_byp", 
				"description" : "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for PLL", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"v1_3" : 0}, 
					{"v1p2" : 1}, 
					{"v1_35" : 2}, 
					{"v1_4" : 3}
				]
				},
				{
				"name" : "pll_ldo_tst_en", 
				"description" : "Enables PLL LDO test voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_ldo_en", 
				"description" : "Enables LDO for PLL", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG0_PLL_DIG_RST", 
			"addr" : 20673, 
			"access" : "RW", 
			"description" : "PLL Reset register", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_nreset", 
				"description" : "Reset signal for the VCO CAL digital - this reset signal needs to be toggled once immidiatey after the PLL LDO ready signal is active. Generally the reset is only required to be toggled everytime the chip has been powered up.", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"normal_operation" : 1}
				]
				},
				{
				"name" : "pll_sd_nreset", 
				"description" : "Reset signal for the Sigma-Delta digital modulator - - this reset signal needs to be toggled once immidiatey after the PLL LDO ready signal is active. Generally the reset is only required to be toggled everytime the chip has been powered up.", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"normal_operation" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bw", 
				"description" : "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG0_PLL_SD_L", 
			"addr" : 20674, 
			"access" : "RW", 
			"description" : "PLL Sigma Delta fractional low word", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_k_word_l", 
				"description" : "The PLL sigma-delta fractional word low. Note that these bits are only used when PLL is operated in fractional-N mode.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG0_PLL_SD_H", 
			"addr" : 20675, 
			"access" : "RW", 
			"description" : "PLL Sigma Delta fractional high word", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_k_word_h", 
				"description" : "The PLL sigma-delta fractional word high. Note that these bits are only used when PLL is operated in fractional-N mode.", 
				"bitOffset" : 11, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 11, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG0_PLL_STATUS0", 
			"addr" : 20679, 
			"access" : "R", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused (read as 0)", 
				"bitOffset" : 3, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_lock_detect", 
				"description" : "PLL0 Lock Detector - If PLL is locked this bit is high", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"unlocked" : 0}, 
					{"locked" : 1}
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO - Once the LDO reaches its output voltage; this bit will become high", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				},
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage; this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG1_PLL_DIV", 
			"addr" : 20688, 
			"access" : "RW", 
			"description" : "PLL Integer divider", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_pgm_word", 
				"description" : "The PLL integer word. Separate excel sheet provide how to defined this field. Valid values for the targeted frequency range of operation is 111 to 311 (in decimals).", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG1_PLL_CFG1", 
			"addr" : 20689, 
			"access" : "RW", 
			"description" : "PLL General Configuration 1", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enables the PLL", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_clkdrv", 
				"description" : "Programmanble slew rate driver for the PLL reference clock input.", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"d8" : 0}, 
					{"d8_d8" : 1}, 
					{"d8_d6" : 2}, 
					{"d8_d14" : 3}
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Programming of the charge pump current in PLL", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ma_0_5" : 0}, 
					{"ma_1" : 1}, 
					{"ma_1_5" : 2}, 
					{"ma_2" : 3}
				]
				},
				{
				"name" : "pll_os", 
				"description" : "Programming of the PLL charge pump current pulse width", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ps_675" : 0}, 
					{"ps_550" : 1}, 
					{"ps_430" : 2}, 
					{"ps_350" : 3}
				]
				},
				{
				"name" : "pll_bwboost", 
				"description" : "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_sd_en", 
				"description" : "Enables the Sigma-Delta modulator for PLL when in Fractional-N mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_sd_filter", 
				"description" : "Enables the Sigma-Delta filter - adds a notch filter around the reference clock frequency.", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "pll_lpf_offset", 
				"description" : "Adds a small leakage current into the PLL loopfilter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "unused", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vcocl_sel", 
				"description" : "Select which VCO in the VCO cluster to operate", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vco0" : 0}, 
					{"vco1" : 1}, 
					{"vco2" : 2}, 
					{"vco3" : 3}
				]
				},
				{
				"name" : "vcocl_en", 
				"description" : "Power up the selected VCO", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG1_PLL_VCOCAL", 
			"addr" : 20690, 
			"access" : "RW", 
			"description" : "PLL VCO calibration config", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_vcocal_freq_set", 
				"description" : "Programming of the VCO capacitor bank for PLL - Note this field tells which value the VCOs always start on and this field can be used when you program the VCO manually (VCO0 - 0-15; VCO1-3 - 0-7; 0 = Max freq)", 
				"bitOffset" : 11, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_hi_ctrl", 
				"description" : "Program the high-level threshold of the VCOCAL analog comparator (relative to  VCC)", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mv_300" : 0}, 
					{"mv_375" : 1}, 
					{"mv_450" : 2}, 
					{"mv_500" : 3}
				]
				},
				{
				"name" : "pll_vcoc_lo_ctrl", 
				"description" : "Program the low-level threshold of the VCOCAL analog comparator (relative to GND)", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mv_300" : 0}, 
					{"mv_375" : 1}, 
					{"mv_450" : 2}, 
					{"mv_500" : 3}
				]
				},
				{
				"name" : "pll_vco_cal_delay", 
				"description" : "VCO calibration delay time (if XO doubler is enabled - time is cut by half)", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"us1_0" : 0}, 
					{"us1_2" : 1}, 
					{"us1_4" : 2}, 
					{"us1_6" : 3}, 
					{"us2_0" : 4}, 
					{"us2_4" : 5}, 
					{"us2_8" : 6}, 
					{"us3_2" : 7}
				]
				},
				{
				"name" : "pll_vco_cal_clk_freq", 
				"description" : "Programming of VCOCAL input reference frequency", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mhz_40" : 0}, 
					{"mhz_13" : 1}, 
					{"mhz_19_2" : 2}, 
					{"mhz_26" : 3}
				]
				},
				{
				"name" : "pll_vcoc_seldef", 
				"description" : "VCO calibration select default", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"auto" : 0}, 
					{"manual" : 1}
				]
				},
				{
				"name" : "pll_vcoc_en", 
				"description" : "Enables the digital section of VCO calibration", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG1_PLL_TMUX", 
			"addr" : 20691, 
			"access" : "RW", 
			"description" : "PLL Test Mux Control", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 6, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pllmux_selp", 
				"description" : "Control of the internal LOGEN test-mux - positive phase.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"pll_bandgap_voltage" : 1}, 
					{"pll_vtune__voltage" : 2}, 
					{"tx_dac_i_p" : 3}, 
					{"rx_lo_dac_i_p" : 4}, 
					{"gnd" : 5}
				]
				},
				{
				"name" : "pllmux_seln", 
				"description" : "Control of the internal LOGEN module test-mux - negative phase.", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"pll_ldo_voltage" : 1}, 
					{"pll_lock_det" : 2}, 
					{"vco_ldo_voltage" : 3}, 
					{"tx_dac_i_n" : 4}, 
					{"rx_lo_dac_i_n" : 5}
				]
				}
			]
		},
		{
			"name" : "PLL0_CFG1_PLL_STATUS1", 
			"addr" : 20695, 
			"access" : "R", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 6, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcocal_val", 
				"description" : "The capacitor bank value to which the VCO is calibrated to", 
				"bitOffset" : 1, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcocal_active", 
				"description" : "Indicator from PLL VCO calibration - Once the calibration is active; this bit will remain high till calibration is done", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"inactive" : 0}, 
					{"active" : 1}
				]
				}
			]
		},
		{
			"name" : "XO_RCCAL_XO_CFG0", 
			"addr" : 20720, 
			"access" : "RW", 
			"description" : "XO configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_clk_doubler", 
				"description" : "Enable the clock doubler for the PLL reference clock (used to improve the phase noise of RF PLLs; the reference clock would be 80MHz instead of 40MHz)", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "osc_clk_off", 
				"description" : "Turn off the 40MHz clock which is used for the glitch-less mux at power up. Please note that this is a OFF signal; meaning that it is by default enabled and one needs to program the chip to disable this clock", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"on" : 0}, 
					{"off" : 1}
				]
				},
				{
				"name" : "xo_bg_tst_en", 
				"description" : "Enable XO bandgap voltage on analog test bus", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "xo_ldo_tst_en", 
				"description" : "Enable XO LDO output voltage on analog test bus", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "xo_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for XO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"v1_3" : 0}, 
					{"v1p2" : 1}, 
					{"v1_35" : 2}, 
					{"v1_4" : 3}
				]
				},
				{
				"name" : "xo_slave_bias_ctrl", 
				"description" : "Drive bias programmability for the XO LVDS output to slave chip", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ma2_3" : 0}, 
					{"ma3_4" : 1}, 
					{"ma4_3" : 2}, 
					{"ma5" : 3}
				]
				},
				{
				"name" : "xo_refdrv1", 
				"description" : "XO clk driver programmability. It is two buffer stages distributed along the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the second buffers.", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"d8" : 0}, 
					{"d8_d8" : 1}, 
					{"d8_d6" : 2}, 
					{"d8_d14" : 3}
				]
				},
				{
				"name" : "xo_refdrv0", 
				"description" : "XO clk driver programmability. It is two buffer stages distributed alon the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the first buffers.", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"d8" : 0}, 
					{"d8_d8" : 1}, 
					{"d8_d6" : 2}, 
					{"d8_d14" : 3}
				]
				},
				{
				"name" : "xo_slave_en", 
				"description" : "Enable XO LVDS output to slave chip", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "xo_ext_cap", 
				"description" : "Define whether the XTAL cap is on-chip or off-chip on board. (it is the shunt capacitors of 8-9pF that is being controlled either being on-chip or externally off-chip).", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"off_chip" : 0}, 
					{"on_chip" : 1}
				]
				},
				{
				"name" : "xo_buff_mode_en", 
				"description" : "Run the master chip with external clock instead of the crystal - single ended input instead of a differential XTAL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "XO_RCCAL_XO_TUNING", 
			"addr" : 20721, 
			"access" : "RW", 
			"description" : "XO PPM Tuning", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 7, 
				"bitWidth" : 9, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_cbank_ctrl", 
				"description" : "XO internal capacitor bank control for frequency fine-tuning", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "XO_RCCAL_RCCAL", 
			"addr" : 20722, 
			"access" : "RW", 
			"description" : "RCCAL Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 9, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_tune", 
				"description" : "RC calibration Analog reference level adjustment", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"m6" : 1}, 
					{"m4" : 2}, 
					{"m2" : 3}, 
					{"p2" : 4}, 
					{"p6" : 5}, 
					{"p7" : 6}, 
					{"p8" : 7}
				]
				},
				{
				"name" : "rccal_forceclk_en", 
				"description" : "Force rccal clk enable", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rccal_force_en", 
				"description" : "Force rccal analog part enable", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rccal_refclk_freq", 
				"description" : "RC calibration reference frequency programming. Sets internal division ratios", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mhz40" : 0}, 
					{"mhz13" : 1}, 
					{"mhz19_2" : 2}, 
					{"mhz26" : 3}
				]
				},
				{
				"name" : "rf_reset_n", 
				"description" : "RCCAL digital part reset signal (needs to be toggled everytime the chip has been power-up in order to define the state of flip-flops)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"normal_operation" : 1}
				]
				},
				{
				"name" : "rccal_en", 
				"description" : "Enables the RCCAL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "XO_RCCAL_BPSK", 
			"addr" : 20723, 
			"access" : "RW", 
			"description" : "BPSK control", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 2, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txpol_right_en", 
				"description" : "Enables the BPSK path from txpol_right. This is the tx-polarity bit path that comes from digital instead of using the RF control register (the bpsk_scr bit in TR module register needs to be set to b1 in order to allow this data being taken from tx_memory).  This control bit enables a LVDS circuit that transfers the polarity bit as an LVDS signal to the TR modules 1-12 (right section of the chip)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txpol_left_en", 
				"description" : "Enables the BPSK path from txpol_left. This is the tx-polarity bit path that comes from digital instead of using the RF control register (the bpsk_scr bit in TR module register needs to be set to b1 in order to allow this data being taken from tx_memory).  This control bit enables a LVDS circuit that transfers the polarity bit as an LVDS signal to the TR modules 1-12 (right section of the chip)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "XO_RCCAL_XO_RCCAL_STATUS", 
			"addr" : 20727, 
			"access" : "R", 
			"description" : "RC CAL and XO status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 7, 
				"bitWidth" : 9, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_ldo_ready", 
				"description" : "XO LDO ready indicator signal", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				},
				{
				"name" : "rccal_value", 
				"description" : "Calibration value from the RCCAL", 
				"bitOffset" : 1, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_ready", 
				"description" : "Indicator from RCCAL - bit will become high when the calibration is ready", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		},
		{
			"name" : "TMUX_TMUX_CTRL", 
			"addr" : 20704, 
			"access" : "RW", 
			"description" : "Main TMUX Control", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tmux1p", 
				"description" : "Test signals that will appear on package pin TMUX1p", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"tr_0_11_n" : 1}, 
					{"low2" : 2}, 
					{"low3" : 3}, 
					{"low4" : 4}, 
					{"temp_sens1" : 5}, 
					{"pll1_rf2_n" : 6}, 
					{"ptat1_tst" : 7}, 
					{"a0_atb_hm" : 8}, 
					{"d1_atb_hm" : 9}, 
					{"a0_vcm" : 10}
				]
				},
				{
				"name" : "tmux1n", 
				"description" : "Test signals that will appear on package pin TMUX1n", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"tr_0_11_p" : 1}, 
					{"low2" : 2}, 
					{"low3" : 3}, 
					{"low4" : 4}, 
					{"xo_vbg_tst" : 5}, 
					{"pll1_rf2_p" : 6}, 
					{"ctat1_tst" : 7}, 
					{"a0_atb_hp" : 8}, 
					{"d1_atb_hp" : 9}, 
					{"aw_vcm" : 10}
				]
				},
				{
				"name" : "tmux0p", 
				"description" : "Test signals that will appear on package pin TMUX0p", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"tr_12_23_n" : 1}, 
					{"low2" : 2}, 
					{"low3" : 3}, 
					{"low4" : 4}, 
					{"temp_sens0" : 5}, 
					{"pll0_rf1_n" : 6}, 
					{"ptat0_tst" : 7}, 
					{"aw_atb_hm" : 8}, 
					{"d0_atb_hm" : 9}, 
					{"p_atb_hm" : 10}
				]
				},
				{
				"name" : "tmux0n", 
				"description" : "Test signals that will appear on package pin TMUX0n", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"tr_12_23_p" : 1}, 
					{"low2" : 2}, 
					{"low3" : 3}, 
					{"low4" : 4}, 
					{"xo_vreg_tst" : 5}, 
					{"pll0_rf1_p" : 6}, 
					{"ctat0_tst" : 7}, 
					{"aw_atb_hp" : 8}, 
					{"d0_atb_hp" : 9}, 
					{"p_atb_hp" : 10}
				]
				}
			]
		},
		{
			"name" : "TMUX_AUX_CFG", 
			"addr" : 20705, 
			"access" : "RW", 
			"description" : "Auxiliary TMUX and ADC configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 9, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vss_n_adc_en", 
				"description" : "Connect VSS to ADC TMUX negative phase input - used to when a single ended signal is to be measured at ADC input with VSS as reference node (used in combination with fg_mux0/mux1 signals).", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vss_p_adc_en", 
				"description" : "Connect VSS to ADC TMUX positive phase input - used to when a single ended signal is to be measured at ADC input with VSS as reference node (used in combination with fg_mux0/mux1 signals).", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "temp1_adc_en", 
				"description" : "Enable temp sensor 0 on test mux (on the left side of chip)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "temp0_adc_en", 
				"description" : "Enable temp sensor 0 on test mux (on the left side of chip)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "fg_mux1_n_adc_en", 
				"description" : "Connect the FG_mux1_n to ADC input", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "fg_mux1_p_adc_en", 
				"description" : "Connect the FG_mux1_p to ADC input (can be programmed to carry PLL1_VTUNE)", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "fg_mux0_n_adc_en", 
				"description" : "Connect the FG_mux0_n to ADC input", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "fg_mux0_p_adc_en", 
				"description" : "Connect the FG_mux0_p to ADC input (can be programmed to carry PLL0_VTUNE)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "aux_test_mode_en", 
				"description" : "Disconnects the TR0 RX-LPF output to the ADC0 (a0_ini_p<0> and a0_ini_m<0>); and enables the AUX test signals to be routed to the ADC instead.", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TMUX_CHIP_VERSION", 
			"addr" : 20711, 
			"access" : "R", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused (read as 0)", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "chip_id", 
				"description" : "Chip version (0xA0)", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG0_LONET_BIAS", 
			"addr" : 20736, 
			"access" : "RW", 
			"description" : "Bias control of the LONET final node - all currents are PTAT and defined at 70C.", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "amux4_bias", 
				"description" : "AMUX4 bias programmability", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "amux4_en", 
				"description" : "Enable AMUX4 bias", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "vcomux_bias", 
				"description" : "VCO MUX bias programmability", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua817" : 0}, 
					{"ua1000" : 1}, 
					{"ua1225" : 2}, 
					{"ua1420" : 3}
				]
				},
				{
				"name" : "vcomux_en", 
				"description" : "Enable VCO MUX bias", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lonet_n9_bias", 
				"description" : "LONET bias programmability at node n9", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n8_bias", 
				"description" : "LONET bias programmability at node n8", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n7_bias", 
				"description" : "LONET bias programmability at node n7", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n6_bias", 
				"description" : "LONET bias programmability at node n6", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n5_bias", 
				"description" : "LONET bias programmability at node n5", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG0_BIAS_CTRL0", 
			"addr" : 20737, 
			"access" : "RW", 
			"description" : "LO path bias control - all currents are PTAT and defined at 70C.", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enable bias to the PLL", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfs_bias", 
				"description" : "Bias programming of the RFS stage", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua817" : 0}, 
					{"ua1000" : 1}, 
					{"ua1225" : 2}, 
					{"ua1420" : 3}
				]
				},
				{
				"name" : "rfs_en", 
				"description" : "Enable bias to the RFS stage", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "div2iq_bias", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "diviq_en", 
				"description" : "IQ divider enable (PLL0 only)", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "div2pll_bias", 
				"description" : "Bias programming of the div-by-2 stage ahead of the PLL", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua563" : 0}, 
					{"ua613" : 1}, 
					{"ua663" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "div2pll_en", 
				"description" : "Enable bias to the divide-by-2 stage ahead of the PLL", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lba_bias", 
				"description" : "Bias programming of LBA", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "lba_en", 
				"description" : "Enable bias to the low-band amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "mba_bias", 
				"description" : "Bias programming of MBA", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "mba_en", 
				"description" : "Enable bias to the mid-band amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG0_BIAS_CTRL1", 
			"addr" : 20738, 
			"access" : "RW", 
			"description" : "LO path bias control", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rxwb_bias1", 
				"description" : "", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75" : 0}, 
					{"ua100" : 1}, 
					{"ua125" : 2}, 
					{"ua150" : 3}
				]
				},
				{
				"name" : "rxwb_bias0", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75" : 0}, 
					{"ua100" : 1}, 
					{"ua125" : 2}, 
					{"ua150" : 3}
				]
				},
				{
				"name" : "mixv2i_bias", 
				"description" : "Bias programming of the output amplifier", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua364" : 0}, 
					{"ua414" : 1}, 
					{"ua464" : 2}, 
					{"ua514" : 3}
				]
				},
				{
				"name" : "mixv2i_en", 
				"description" : "Enable bias to the output buffer stage", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "obuf_bias", 
				"description" : "Bias programming of the output amplifier", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "obuf_en", 
				"description" : "Enable bias to the output buffer stage", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfa_bias", 
				"description" : "Bias programming of the RF amplifier", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua511" : 0}, 
					{"ua613" : 1}, 
					{"ua715" : 2}, 
					{"ua817" : 3}
				]
				},
				{
				"name" : "rfa_en", 
				"description" : "Enable bias to the RF amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rfmix_bias", 
				"description" : "Bias programming of the RF mixer", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua511" : 0}, 
					{"ua613" : 1}, 
					{"ua715" : 2}, 
					{"ua817" : 3}
				]
				},
				{
				"name" : "rfmix_en", 
				"description" : "Enable bias to the RF mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG0_BIAS_CTRL2", 
			"addr" : 20739, 
			"access" : "RW", 
			"description" : "Bias - all bias are CTAT", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "presc_bias", 
				"description" : "Bias programming of the PLL prescaler", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Bias programming of the charge pump reference current", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "pll_cp_casc_bias", 
				"description" : "Bias programming of the charge pump cascode current", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "lvds_bias", 
				"description" : "Bias programming of the 40MHz LVDS (for slave operation)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua18_3" : 0}, 
					{"ua25_1" : 1}, 
					{"ua31_2" : 2}, 
					{"ua38_7" : 3}
				]
				},
				{
				"name" : "lvds_en", 
				"description" : "Enables the 40MHz LVDS bias (for slave operation", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rxwb_en", 
				"description" : "Enables the bias for the wide-band RX filter", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bias_tst_en", 
				"description" : "Enables the mainbias CTAT and PTAT test current to test-mux", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"m25_percent" : 0}, 
					{"nominal" : 1}, 
					{"p25_percent" : 2}, 
					{"p50_percent" : 3}
				]
				},
				{
				"name" : "ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"m25_percent" : 0}, 
					{"nominal" : 1}, 
					{"p25_percent" : 2}, 
					{"p50_percent" : 3}
				]
				},
				{
				"name" : "bias_en", 
				"description" : "Enables the mainbias block and temp sensor", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG0_BIAS_STATUS", 
			"addr" : 20743, 
			"access" : "R", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG1_BIAS_TX_EN", 
			"addr" : 20752, 
			"access" : "RW", 
			"description" : "Tx Bias enable for TR modules - 0-11", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "txpol_en", 
				"description" : "Enables the bias current to the BPSK LVDS generator", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"enable" : 0}, 
					{"disable" : 1}
				]
				},
				{
				"name" : "txlpf_bias", 
				"description" : "Bias programming of TX low-pass filter", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75_5" : 0}, 
					{"ua100" : 1}, 
					{"us124_4" : 2}, 
					{"ua149_2" : 3}
				]
				},
				{
				"name" : "txlpf_en", 
				"description" : "Enable of the TX low-pass filter", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx11_en", 
				"description" : "Enable Tx bias to TR module 11", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx10_en", 
				"description" : "Enable Tx bias to TR module 10", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx9_en", 
				"description" : "Enable Tx bias to TR module 9", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx8_en", 
				"description" : "Enable Tx bias to TR module 8", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx7_en", 
				"description" : "Enable Tx bias to TR module 7", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx6_en", 
				"description" : "Enable Tx bias to TR module 6", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx5_en", 
				"description" : "Enable Tx bias to TR module 5", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx4_en", 
				"description" : "Enable Tx bias to TR module 4", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx3_en", 
				"description" : "Enable Tx bias to TR module 3", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx2_en", 
				"description" : "Enable Tx bias to TR module 2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx1_en", 
				"description" : "Enable Tx bias to TR module 1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx0_en", 
				"description" : "Enable Tx bias to TR module 0", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG1_BIAS_RX_EN", 
			"addr" : 20753, 
			"access" : "RW", 
			"description" : "Rx Bias enable for TR modules - 0-11", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rxlpf_bias", 
				"description" : "Bias programming of RX narrow band low-pass filter", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua75_5" : 0}, 
					{"ua100" : 1}, 
					{"us124_4" : 2}, 
					{"ua149_2" : 3}
				]
				},
				{
				"name" : "rxlobuffer_bias", 
				"description" : "Bias programming of RX LO Buffers", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua414" : 0}, 
					{"ua511" : 1}, 
					{"ua613" : 2}, 
					{"ua715" : 3}
				]
				},
				{
				"name" : "rx11_en", 
				"description" : "Enable Rx bias to TR module 11", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx10_en", 
				"description" : "Enable Rx bias to TR module 10", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx9_en", 
				"description" : "Enable Rx bias to TR module 9", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx8_en", 
				"description" : "Enable Rx bias to TR module 8", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx7_en", 
				"description" : "Enable Rx bias to TR module 7", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx6_en", 
				"description" : "Enable Rx bias to TR module 6", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx5_en", 
				"description" : "Enable Rx bias to TR module 5", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx4_en", 
				"description" : "Enable Rx bias to TR module 4", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx3_en", 
				"description" : "Enable Rx bias to TR module 3", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx2_en", 
				"description" : "Enable Rx bias to TR module 2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx1_en", 
				"description" : "Enable Rx bias to TR module 1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx0_en", 
				"description" : "Enable Rx bias to TR module 0", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG1_LONET_CFG1", 
			"addr" : 20754, 
			"access" : "RW", 
			"description" : "Bias for LONET", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_rf_sel2", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG1)", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lonet_rf_sel1", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG1)", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lonet_n2_bias", 
				"description" : "LONET bias programmability at node n2", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n1_bias", 
				"description" : "LONET bias programmability at node n1", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n0_bias", 
				"description" : "LONET bias programmability at node n0", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "tsens_en", 
				"description" : "Enables the temp sensor", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG1_LONET_CFG2", 
			"addr" : 20755, 
			"access" : "RW", 
			"description" : "LO distribution network configuration - RF2 third splitter", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lonet_n3_bias", 
				"description" : "LONET bias programmability at node n3", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_n4_bias", 
				"description" : "LONET bias programmability at node n4", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ua715" : 0}, 
					{"ua919" : 1}, 
					{"ua1123" : 2}, 
					{"ua1320" : 3}
				]
				},
				{
				"name" : "lonet_rf_sel3", 
				"description" : "This bit is identical to the LONET control in register LONET_RF1RF2 (bus ID 1; Block ID 15; register LONET_RF1_CFG0)", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "BIAS0_CFG1_BIAS_STATUS", 
			"addr" : 20759, 
			"access" : "R", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST2_TR_CFG", 
			"addr" : 21472, 
			"access" : "RW", 
			"description" : "TR Module General Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_byp", 
				"description" : "TX LDO bypass - for debug purpose only", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldopg", 
				"description" : "Used for debug. Removes pass-element; hi-voltage protection function", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txbg_tst_en", 
				"description" : "Enables Tx bandgap test voltage in TR module test mux", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_ldo_tst_en", 
				"description" : "Enables Tx LDO test voltage in TR module test-mux", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "rx_bb_tst_en", 
				"description" : "Enables Rx narrow-band filter output in TR module for test purpose (routed to an internal mux)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "txldohi", 
				"description" : "Sets the TX LDO in 1.45V mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high_voltage" : 0}, 
					{"normal_voltage" : 1}
				]
				},
				{
				"name" : "bpsk_src", 
				"description" : "Selects BPSK polarity source", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"register" : 0}, 
					{"tx_memory" : 1}
				]
				},
				{
				"name" : "rx_nb_bw", 
				"description" : "Sets the Rx narrowband filter bandwidths (0=max; 7 = min). The value should be taken from the RCCAL block and writen to this field. No predefined value as it depends on the process variation. In a typical process the expected valu is 4.", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mixer_dc_bias", 
				"description" : "Controls the RX mixer common mode (0=max; 7 = min)", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST2_TR_BIAS", 
			"addr" : 21473, 
			"access" : "RW", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 10, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trmux_selp", 
				"description" : "Control of the internal TR module test-mux - positve phase", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_p" : 1}, 
					{"tx_ldo_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "trmux_seln", 
				"description" : "Control of the internal TR module test-mux - negative phase", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"rx_bb_n" : 1}, 
					{"bg_voltage" : 2}, 
					{"gnd" : 3}
				]
				},
				{
				"name" : "biastx", 
				"description" : "Controls bias current in TX (0=min; 3 = max)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_vcasc", 
				"description" : "Controls TX cascode voltage (0=min; 3 = max)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST2_TR_GAIN", 
			"addr" : 21474, 
			"access" : "RW", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hgen", 
				"description" : "RX Baseband High Gain Enable (7dB step)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "lowgainLO0", 
				"description" : "Enables low gain (wo 6dB LO buffer) LO mode in RX", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_pa_gain", 
				"description" : "Sets the PA gain in 2dB steps (0=Min; 3=Max)", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "Sets the Tx DRV gain in 2dB steps (0=Min; 12=Max)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_gain", 
				"description" : "Sets the Rx BB gain in 3dB steps (0=Min; 8=Max)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "MULTICAST2_TR_STATE", 
			"addr" : 21475, 
			"access" : "RW", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bg_en", 
				"description" : "Enable bandgap", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ldohiz", 
				"description" : "Puts the TX LDO in High-Z mode; needed during RX operation since RX uses same RF ports as TX (which in TX mode are biased by the TX-LDO).", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "tx_en", 
				"description" : "Enable transmitter", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "bpsk_val", 
				"description" : "Selects BPSK polariy", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"non_invert" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "rfsel", 
				"description" : "RF select in TR module", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rfsel_0" : 0}, 
					{"rfsel_1" : 1}
				]
				},
				{
				"name" : "rxmixby", 
				"description" : "Rx mixer bypass and mixer core is in thru mode (disable LO drivers)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_bypass" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "rx_en", 
				"description" : "Rx Enable", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "loopback_en", 
				"description" : "Enable loopback to adjacent TR module (Loopback between TRn to TRn+1 connected only on TRn configuration register). Both modules must have looback enabled to create a loopback path", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "MULTICAST2_TR_STATUS", 
			"addr" : 21479, 
			"access" : "R", 
			"description" : "TR Module Status", 
			"busID" : 2, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reserved", 
				"description" : "Unused", 
				"bitOffset" : 1, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_ldo_ready", 
				"description" : "Indicator from TX LDO - Once the LDO reaches its output voltage this bit will become high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_ready" : 0}, 
					{"ready" : 1}
				]
				}
			]
		}
	]
}
