
Sensor_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ca4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d94  08003d94  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003d94  08003d94  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d94  08003d94  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d94  08003d94  00013d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d98  08003d98  00013d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000068  08003e04  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08003e04  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009a35  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dd0  00000000  00000000  00029b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000958  00000000  00000000  0002b8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000712  00000000  00000000  0002c230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000020c4  00000000  00000000  0002c942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c8a6  00000000  00000000  0002ea06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fe7c  00000000  00000000  0003b2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002450  00000000  00000000  000cb128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000cd578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d4c 	.word	0x08003d4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003d4c 	.word	0x08003d4c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8000228:	4b03      	ldr	r3, [pc, #12]	; (8000238 <BMP180_Init+0x18>)
 800022a:	687a      	ldr	r2, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]
}
 800022e:	46c0      	nop			; (mov r8, r8)
 8000230:	46bd      	mov	sp, r7
 8000232:	b002      	add	sp, #8
 8000234:	bd80      	pop	{r7, pc}
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	20000084 	.word	0x20000084

0800023c <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	0002      	movs	r2, r0
 8000244:	1dfb      	adds	r3, r7, #7
 8000246:	701a      	strb	r2, [r3, #0]
	_bmp180_oss = oss;
 8000248:	4b03      	ldr	r3, [pc, #12]	; (8000258 <BMP180_SetOversampling+0x1c>)
 800024a:	1dfa      	adds	r2, r7, #7
 800024c:	7812      	ldrb	r2, [r2, #0]
 800024e:	701a      	strb	r2, [r3, #0]
}
 8000250:	46c0      	nop			; (mov r8, r8)
 8000252:	46bd      	mov	sp, r7
 8000254:	b002      	add	sp, #8
 8000256:	bd80      	pop	{r7, pc}
 8000258:	2000009e 	.word	0x2000009e

0800025c <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 800025c:	b5b0      	push	{r4, r5, r7, lr}
 800025e:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8000260:	23aa      	movs	r3, #170	; 0xaa
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f8c0 	bl	80003e8 <BMP180_ReadReg>
 8000268:	0003      	movs	r3, r0
 800026a:	021b      	lsls	r3, r3, #8
 800026c:	b21c      	sxth	r4, r3
 800026e:	23ab      	movs	r3, #171	; 0xab
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8b9 	bl	80003e8 <BMP180_ReadReg>
 8000276:	0003      	movs	r3, r0
 8000278:	b21b      	sxth	r3, r3
 800027a:	4323      	orrs	r3, r4
 800027c:	b21a      	sxth	r2, r3
 800027e:	4b59      	ldr	r3, [pc, #356]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 8000280:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8000282:	23ac      	movs	r3, #172	; 0xac
 8000284:	0018      	movs	r0, r3
 8000286:	f000 f8af 	bl	80003e8 <BMP180_ReadReg>
 800028a:	0003      	movs	r3, r0
 800028c:	021b      	lsls	r3, r3, #8
 800028e:	b21c      	sxth	r4, r3
 8000290:	23ad      	movs	r3, #173	; 0xad
 8000292:	0018      	movs	r0, r3
 8000294:	f000 f8a8 	bl	80003e8 <BMP180_ReadReg>
 8000298:	0003      	movs	r3, r0
 800029a:	b21b      	sxth	r3, r3
 800029c:	4323      	orrs	r3, r4
 800029e:	b21a      	sxth	r2, r3
 80002a0:	4b50      	ldr	r3, [pc, #320]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 80002a2:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 80002a4:	23ae      	movs	r3, #174	; 0xae
 80002a6:	0018      	movs	r0, r3
 80002a8:	f000 f89e 	bl	80003e8 <BMP180_ReadReg>
 80002ac:	0003      	movs	r3, r0
 80002ae:	021b      	lsls	r3, r3, #8
 80002b0:	b21c      	sxth	r4, r3
 80002b2:	23af      	movs	r3, #175	; 0xaf
 80002b4:	0018      	movs	r0, r3
 80002b6:	f000 f897 	bl	80003e8 <BMP180_ReadReg>
 80002ba:	0003      	movs	r3, r0
 80002bc:	b21b      	sxth	r3, r3
 80002be:	4323      	orrs	r3, r4
 80002c0:	b21a      	sxth	r2, r3
 80002c2:	4b48      	ldr	r3, [pc, #288]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 80002c4:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 80002c6:	23b0      	movs	r3, #176	; 0xb0
 80002c8:	0018      	movs	r0, r3
 80002ca:	f000 f88d 	bl	80003e8 <BMP180_ReadReg>
 80002ce:	0003      	movs	r3, r0
 80002d0:	021b      	lsls	r3, r3, #8
 80002d2:	b21c      	sxth	r4, r3
 80002d4:	23b1      	movs	r3, #177	; 0xb1
 80002d6:	0018      	movs	r0, r3
 80002d8:	f000 f886 	bl	80003e8 <BMP180_ReadReg>
 80002dc:	0003      	movs	r3, r0
 80002de:	b21b      	sxth	r3, r3
 80002e0:	4323      	orrs	r3, r4
 80002e2:	b21b      	sxth	r3, r3
 80002e4:	b29a      	uxth	r2, r3
 80002e6:	4b3f      	ldr	r3, [pc, #252]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 80002e8:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 80002ea:	23b2      	movs	r3, #178	; 0xb2
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 f87b 	bl	80003e8 <BMP180_ReadReg>
 80002f2:	0003      	movs	r3, r0
 80002f4:	021b      	lsls	r3, r3, #8
 80002f6:	b21c      	sxth	r4, r3
 80002f8:	23b3      	movs	r3, #179	; 0xb3
 80002fa:	0018      	movs	r0, r3
 80002fc:	f000 f874 	bl	80003e8 <BMP180_ReadReg>
 8000300:	0003      	movs	r3, r0
 8000302:	b21b      	sxth	r3, r3
 8000304:	4323      	orrs	r3, r4
 8000306:	b21b      	sxth	r3, r3
 8000308:	b29a      	uxth	r2, r3
 800030a:	4b36      	ldr	r3, [pc, #216]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 800030c:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 800030e:	23b4      	movs	r3, #180	; 0xb4
 8000310:	0018      	movs	r0, r3
 8000312:	f000 f869 	bl	80003e8 <BMP180_ReadReg>
 8000316:	0003      	movs	r3, r0
 8000318:	021b      	lsls	r3, r3, #8
 800031a:	b21c      	sxth	r4, r3
 800031c:	23b5      	movs	r3, #181	; 0xb5
 800031e:	0018      	movs	r0, r3
 8000320:	f000 f862 	bl	80003e8 <BMP180_ReadReg>
 8000324:	0003      	movs	r3, r0
 8000326:	b21b      	sxth	r3, r3
 8000328:	4323      	orrs	r3, r4
 800032a:	b21b      	sxth	r3, r3
 800032c:	b29a      	uxth	r2, r3
 800032e:	4b2d      	ldr	r3, [pc, #180]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 8000330:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8000332:	23b6      	movs	r3, #182	; 0xb6
 8000334:	0018      	movs	r0, r3
 8000336:	f000 f857 	bl	80003e8 <BMP180_ReadReg>
 800033a:	0003      	movs	r3, r0
 800033c:	021b      	lsls	r3, r3, #8
 800033e:	b21c      	sxth	r4, r3
 8000340:	23b7      	movs	r3, #183	; 0xb7
 8000342:	0018      	movs	r0, r3
 8000344:	f000 f850 	bl	80003e8 <BMP180_ReadReg>
 8000348:	0003      	movs	r3, r0
 800034a:	b21b      	sxth	r3, r3
 800034c:	4323      	orrs	r3, r4
 800034e:	b21a      	sxth	r2, r3
 8000350:	4b24      	ldr	r3, [pc, #144]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 8000352:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8000354:	23b8      	movs	r3, #184	; 0xb8
 8000356:	0018      	movs	r0, r3
 8000358:	f000 f846 	bl	80003e8 <BMP180_ReadReg>
 800035c:	0003      	movs	r3, r0
 800035e:	021b      	lsls	r3, r3, #8
 8000360:	b21c      	sxth	r4, r3
 8000362:	23b9      	movs	r3, #185	; 0xb9
 8000364:	0018      	movs	r0, r3
 8000366:	f000 f83f 	bl	80003e8 <BMP180_ReadReg>
 800036a:	0003      	movs	r3, r0
 800036c:	b21b      	sxth	r3, r3
 800036e:	4323      	orrs	r3, r4
 8000370:	b21a      	sxth	r2, r3
 8000372:	4b1c      	ldr	r3, [pc, #112]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 8000374:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8000376:	23ba      	movs	r3, #186	; 0xba
 8000378:	0018      	movs	r0, r3
 800037a:	f000 f835 	bl	80003e8 <BMP180_ReadReg>
 800037e:	0003      	movs	r3, r0
 8000380:	021b      	lsls	r3, r3, #8
 8000382:	b21c      	sxth	r4, r3
 8000384:	23bb      	movs	r3, #187	; 0xbb
 8000386:	0018      	movs	r0, r3
 8000388:	f000 f82e 	bl	80003e8 <BMP180_ReadReg>
 800038c:	0003      	movs	r3, r0
 800038e:	b21b      	sxth	r3, r3
 8000390:	4323      	orrs	r3, r4
 8000392:	b21a      	sxth	r2, r3
 8000394:	4b13      	ldr	r3, [pc, #76]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 8000396:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8000398:	23bc      	movs	r3, #188	; 0xbc
 800039a:	0018      	movs	r0, r3
 800039c:	f000 f824 	bl	80003e8 <BMP180_ReadReg>
 80003a0:	0003      	movs	r3, r0
 80003a2:	021b      	lsls	r3, r3, #8
 80003a4:	b21c      	sxth	r4, r3
 80003a6:	23bd      	movs	r3, #189	; 0xbd
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 f81d 	bl	80003e8 <BMP180_ReadReg>
 80003ae:	0003      	movs	r3, r0
 80003b0:	b21b      	sxth	r3, r3
 80003b2:	4323      	orrs	r3, r4
 80003b4:	b21a      	sxth	r2, r3
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 80003b8:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 80003ba:	23be      	movs	r3, #190	; 0xbe
 80003bc:	0018      	movs	r0, r3
 80003be:	f000 f813 	bl	80003e8 <BMP180_ReadReg>
 80003c2:	0003      	movs	r3, r0
 80003c4:	021b      	lsls	r3, r3, #8
 80003c6:	b21c      	sxth	r4, r3
 80003c8:	23bf      	movs	r3, #191	; 0xbf
 80003ca:	0018      	movs	r0, r3
 80003cc:	f000 f80c 	bl	80003e8 <BMP180_ReadReg>
 80003d0:	0003      	movs	r3, r0
 80003d2:	b21b      	sxth	r3, r3
 80003d4:	4323      	orrs	r3, r4
 80003d6:	b21a      	sxth	r2, r3
 80003d8:	4b02      	ldr	r3, [pc, #8]	; (80003e4 <BMP180_UpdateCalibrationData+0x188>)
 80003da:	829a      	strh	r2, [r3, #20]
}
 80003dc:	46c0      	nop			; (mov r8, r8)
 80003de:	46bd      	mov	sp, r7
 80003e0:	bdb0      	pop	{r4, r5, r7, pc}
 80003e2:	46c0      	nop			; (mov r8, r8)
 80003e4:	20000088 	.word	0x20000088

080003e8 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 80003e8:	b590      	push	{r4, r7, lr}
 80003ea:	b087      	sub	sp, #28
 80003ec:	af02      	add	r7, sp, #8
 80003ee:	0002      	movs	r2, r0
 80003f0:	1dfb      	adds	r3, r7, #7
 80003f2:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 80003f4:	4b0d      	ldr	r3, [pc, #52]	; (800042c <BMP180_ReadReg+0x44>)
 80003f6:	6818      	ldr	r0, [r3, #0]
 80003f8:	1dfa      	adds	r2, r7, #7
 80003fa:	23fa      	movs	r3, #250	; 0xfa
 80003fc:	009b      	lsls	r3, r3, #2
 80003fe:	9300      	str	r3, [sp, #0]
 8000400:	2301      	movs	r3, #1
 8000402:	21ee      	movs	r1, #238	; 0xee
 8000404:	f001 ffa2 	bl	800234c <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 8000408:	4b08      	ldr	r3, [pc, #32]	; (800042c <BMP180_ReadReg+0x44>)
 800040a:	6818      	ldr	r0, [r3, #0]
 800040c:	240f      	movs	r4, #15
 800040e:	193a      	adds	r2, r7, r4
 8000410:	23fa      	movs	r3, #250	; 0xfa
 8000412:	009b      	lsls	r3, r3, #2
 8000414:	9300      	str	r3, [sp, #0]
 8000416:	2301      	movs	r3, #1
 8000418:	21ee      	movs	r1, #238	; 0xee
 800041a:	f002 f89f 	bl	800255c <HAL_I2C_Master_Receive>
	return result;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	781b      	ldrb	r3, [r3, #0]
}
 8000422:	0018      	movs	r0, r3
 8000424:	46bd      	mov	sp, r7
 8000426:	b005      	add	sp, #20
 8000428:	bd90      	pop	{r4, r7, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	20000084 	.word	0x20000084

08000430 <BMP180_connection_state>:

int32_t BMP180_GetUP(void){
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
}

uint8_t BMP180_connection_state(void){
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
	if( BMP180_ReadReg(BMP180_ID) == 0x55 )
 8000434:	20d0      	movs	r0, #208	; 0xd0
 8000436:	f7ff ffd7 	bl	80003e8 <BMP180_ReadReg>
 800043a:	0003      	movs	r3, r0
 800043c:	2b55      	cmp	r3, #85	; 0x55
 800043e:	d101      	bne.n	8000444 <BMP180_connection_state+0x14>
	{
		return BMP180_NET_CODE;
 8000440:	2302      	movs	r3, #2
 8000442:	e000      	b.n	8000446 <BMP180_connection_state+0x16>
	}
	else
	{
		return BMP180_DISCONNECTED;
 8000444:	2300      	movs	r3, #0
	}
}
 8000446:	0018      	movs	r0, r3
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000452:	f000 fd4f 	bl	8000ef4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000456:	f000 f861 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800045a:	f000 f95f 	bl	800071c <MX_GPIO_Init>
  MX_CAN_Init();
 800045e:	f000 f8c3 	bl	80005e8 <MX_CAN_Init>
  MX_I2C1_Init();
 8000462:	f000 f91b 	bl	800069c <MX_I2C1_Init>
  // sensors
  //############################################################################################################

  // initialise i2c sensors
  uint8_t* sensor_config_buf;
  size_t sensor_config_buf_len = 0;
 8000466:	2300      	movs	r3, #0
 8000468:	61bb      	str	r3, [r7, #24]
  if(configure_sensors(&sensor_config_buf, &sensor_config_buf_len) != SENSOR_BUF_CREATED)
 800046a:	2318      	movs	r3, #24
 800046c:	18fa      	adds	r2, r7, r3
 800046e:	231c      	movs	r3, #28
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	0011      	movs	r1, r2
 8000474:	0018      	movs	r0, r3
 8000476:	f000 f9e9 	bl	800084c <configure_sensors>
 800047a:	0003      	movs	r3, r0
 800047c:	2b01      	cmp	r3, #1
 800047e:	d001      	beq.n	8000484 <main+0x38>
  {
	  // terminate if config sensor buffer cannot be created
	  return 0;
 8000480:	2300      	movs	r3, #0
 8000482:	e042      	b.n	800050a <main+0xbe>

  //############################################################################################################

  // Start the CAN peripheral
  //############################################################################################################
  HAL_CAN_Start(&hcan);
 8000484:	4b23      	ldr	r3, [pc, #140]	; (8000514 <main+0xc8>)
 8000486:	0018      	movs	r0, r3
 8000488:	f000 ffac 	bl	80013e4 <HAL_CAN_Start>
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800048c:	4b21      	ldr	r3, [pc, #132]	; (8000514 <main+0xc8>)
 800048e:	2102      	movs	r1, #2
 8000490:	0018      	movs	r0, r3
 8000492:	f001 fa11 	bl	80018b8 <HAL_CAN_ActivateNotification>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <main+0x52>
  {
	  Error_Handler();
 800049a:	f000 fa8f 	bl	80009bc <Error_Handler>
  }
  CAN_TxHeaderTypeDef TxHeader;
  TxHeader.IDE = CAN_ID_STD;
 800049e:	003b      	movs	r3, r7
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  TxHeader.StdId = SENSOR_NODE_CAN_ID;
 80004a4:	003b      	movs	r3, r7
 80004a6:	2220      	movs	r2, #32
 80004a8:	601a      	str	r2, [r3, #0]
  TxHeader.ExtId = 0;
 80004aa:	003b      	movs	r3, r7
 80004ac:	2200      	movs	r2, #0
 80004ae:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA;
 80004b0:	003b      	movs	r3, r7
 80004b2:	2200      	movs	r2, #0
 80004b4:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 8;
 80004b6:	003b      	movs	r3, r7
 80004b8:	2208      	movs	r2, #8
 80004ba:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 80004bc:	003b      	movs	r3, r7
 80004be:	2200      	movs	r2, #0
 80004c0:	751a      	strb	r2, [r3, #20]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // check sensor node state
	  if( sensor_node_state == SENSOR_NODE_CONFIG_STATE )
 80004c2:	4b15      	ldr	r3, [pc, #84]	; (8000518 <main+0xcc>)
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d10a      	bne.n	80004e2 <main+0x96>
	  {
		 CAN_send_packet(&hcan, &TxHeader, sensor_config_buf, sensor_config_buf_len);
 80004cc:	69fa      	ldr	r2, [r7, #28]
 80004ce:	69bb      	ldr	r3, [r7, #24]
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	0039      	movs	r1, r7
 80004d4:	480f      	ldr	r0, [pc, #60]	; (8000514 <main+0xc8>)
 80004d6:	f000 f977 	bl	80007c8 <CAN_send_packet>
		 HAL_Delay(CAN_SEND_DELAY);
 80004da:	20fa      	movs	r0, #250	; 0xfa
 80004dc:	f000 fd6e 	bl	8000fbc <HAL_Delay>
 80004e0:	e7ef      	b.n	80004c2 <main+0x76>
	  }

	  else if( sensor_node_state == SENSOR_NODE_TRANSMIT_STATE )
 80004e2:	4b0d      	ldr	r3, [pc, #52]	; (8000518 <main+0xcc>)
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d0ea      	beq.n	80004c2 <main+0x76>
	  {

	  }

	  else if( sensor_node_state == SENSOR_NODE_RECEIVE_STATE )
 80004ec:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <main+0xcc>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d1e5      	bne.n	80004c2 <main+0x76>
	  {
		  CAN_send_receive_state(&hcan, &TxHeader);
 80004f6:	003a      	movs	r2, r7
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <main+0xc8>)
 80004fa:	0011      	movs	r1, r2
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 f993 	bl	8000828 <CAN_send_receive_state>
		  HAL_Delay(CAN_SEND_DELAY);
 8000502:	20fa      	movs	r0, #250	; 0xfa
 8000504:	f000 fd5a 	bl	8000fbc <HAL_Delay>
	  if( sensor_node_state == SENSOR_NODE_CONFIG_STATE )
 8000508:	e7db      	b.n	80004c2 <main+0x76>
	  }

  }
  /* USER CODE END 3 */
}
 800050a:	0018      	movs	r0, r3
 800050c:	46bd      	mov	sp, r7
 800050e:	b008      	add	sp, #32
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	200000f4 	.word	0x200000f4
 8000518:	20000008 	.word	0x20000008

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b099      	sub	sp, #100	; 0x64
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	242c      	movs	r4, #44	; 0x2c
 8000524:	193b      	adds	r3, r7, r4
 8000526:	0018      	movs	r0, r3
 8000528:	2334      	movs	r3, #52	; 0x34
 800052a:	001a      	movs	r2, r3
 800052c:	2100      	movs	r1, #0
 800052e:	f003 fb6a 	bl	8003c06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000532:	231c      	movs	r3, #28
 8000534:	18fb      	adds	r3, r7, r3
 8000536:	0018      	movs	r0, r3
 8000538:	2310      	movs	r3, #16
 800053a:	001a      	movs	r2, r3
 800053c:	2100      	movs	r1, #0
 800053e:	f003 fb62 	bl	8003c06 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000542:	003b      	movs	r3, r7
 8000544:	0018      	movs	r0, r3
 8000546:	231c      	movs	r3, #28
 8000548:	001a      	movs	r2, r3
 800054a:	2100      	movs	r1, #0
 800054c:	f003 fb5b 	bl	8003c06 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000550:	0021      	movs	r1, r4
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2203      	movs	r2, #3
 8000556:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2201      	movs	r2, #1
 800055c:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2201      	movs	r2, #1
 8000562:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2210      	movs	r2, #16
 8000568:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2202      	movs	r2, #2
 800056e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2280      	movs	r2, #128	; 0x80
 8000574:	0252      	lsls	r2, r2, #9
 8000576:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	22a0      	movs	r2, #160	; 0xa0
 800057c:	0392      	lsls	r2, r2, #14
 800057e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2201      	movs	r2, #1
 8000584:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000586:	187b      	adds	r3, r7, r1
 8000588:	0018      	movs	r0, r3
 800058a:	f002 fc3d 	bl	8002e08 <HAL_RCC_OscConfig>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000592:	f000 fa13 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	211c      	movs	r1, #28
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2207      	movs	r2, #7
 800059c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2202      	movs	r2, #2
 80005a2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2101      	movs	r1, #1
 80005b4:	0018      	movs	r0, r3
 80005b6:	f002 ffad 	bl	8003514 <HAL_RCC_ClockConfig>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005be:	f000 f9fd 	bl	80009bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80005c2:	003b      	movs	r3, r7
 80005c4:	2220      	movs	r2, #32
 80005c6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80005c8:	003b      	movs	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ce:	003b      	movs	r3, r7
 80005d0:	0018      	movs	r0, r3
 80005d2:	f003 f8eb 	bl	80037ac <HAL_RCCEx_PeriphCLKConfig>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005da:	f000 f9ef 	bl	80009bc <Error_Handler>
  }
}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b019      	add	sp, #100	; 0x64
 80005e4:	bd90      	pop	{r4, r7, pc}
	...

080005e8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08a      	sub	sp, #40	; 0x28
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80005ee:	4b29      	ldr	r3, [pc, #164]	; (8000694 <MX_CAN_Init+0xac>)
 80005f0:	4a29      	ldr	r2, [pc, #164]	; (8000698 <MX_CAN_Init+0xb0>)
 80005f2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 150;
 80005f4:	4b27      	ldr	r3, [pc, #156]	; (8000694 <MX_CAN_Init+0xac>)
 80005f6:	2296      	movs	r2, #150	; 0x96
 80005f8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005fa:	4b26      	ldr	r3, [pc, #152]	; (8000694 <MX_CAN_Init+0xac>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000600:	4b24      	ldr	r3, [pc, #144]	; (8000694 <MX_CAN_Init+0xac>)
 8000602:	2200      	movs	r2, #0
 8000604:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000606:	4b23      	ldr	r3, [pc, #140]	; (8000694 <MX_CAN_Init+0xac>)
 8000608:	22c0      	movs	r2, #192	; 0xc0
 800060a:	0312      	lsls	r2, r2, #12
 800060c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800060e:	4b21      	ldr	r3, [pc, #132]	; (8000694 <MX_CAN_Init+0xac>)
 8000610:	2280      	movs	r2, #128	; 0x80
 8000612:	0352      	lsls	r2, r2, #13
 8000614:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000616:	4b1f      	ldr	r3, [pc, #124]	; (8000694 <MX_CAN_Init+0xac>)
 8000618:	2200      	movs	r2, #0
 800061a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800061c:	4b1d      	ldr	r3, [pc, #116]	; (8000694 <MX_CAN_Init+0xac>)
 800061e:	2200      	movs	r2, #0
 8000620:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000622:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <MX_CAN_Init+0xac>)
 8000624:	2200      	movs	r2, #0
 8000626:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000628:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <MX_CAN_Init+0xac>)
 800062a:	2200      	movs	r2, #0
 800062c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800062e:	4b19      	ldr	r3, [pc, #100]	; (8000694 <MX_CAN_Init+0xac>)
 8000630:	2200      	movs	r2, #0
 8000632:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000634:	4b17      	ldr	r3, [pc, #92]	; (8000694 <MX_CAN_Init+0xac>)
 8000636:	2200      	movs	r2, #0
 8000638:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800063a:	4b16      	ldr	r3, [pc, #88]	; (8000694 <MX_CAN_Init+0xac>)
 800063c:	0018      	movs	r0, r3
 800063e:	f000 fce1 	bl	8001004 <HAL_CAN_Init>
 8000642:	1e03      	subs	r3, r0, #0
 8000644:	d001      	beq.n	800064a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000646:	f000 f9b9 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  // configure CAN filter to only accept commands from the sensor server
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterBank = (uint32_t)10;  // which filter bank to use from the assigned ones
 800064a:	003b      	movs	r3, r7
 800064c:	220a      	movs	r2, #10
 800064e:	615a      	str	r2, [r3, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000650:	003b      	movs	r3, r7
 8000652:	2200      	movs	r2, #0
 8000654:	611a      	str	r2, [r3, #16]
  canfilterconfig.FilterIdHigh = SERVER_CAN_ID<<5;
 8000656:	003b      	movs	r3, r7
 8000658:	2220      	movs	r2, #32
 800065a:	601a      	str	r2, [r3, #0]
  canfilterconfig.FilterIdLow = SERVER_CAN_ID<<5;
 800065c:	003b      	movs	r3, r7
 800065e:	2220      	movs	r2, #32
 8000660:	605a      	str	r2, [r3, #4]
  canfilterconfig.FilterMaskIdHigh = SERVER_CAN_ID<<5;
 8000662:	003b      	movs	r3, r7
 8000664:	2220      	movs	r2, #32
 8000666:	609a      	str	r2, [r3, #8]
  canfilterconfig.FilterMaskIdLow = SERVER_CAN_ID<<5;
 8000668:	003b      	movs	r3, r7
 800066a:	2220      	movs	r2, #32
 800066c:	60da      	str	r2, [r3, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDLIST;
 800066e:	003b      	movs	r3, r7
 8000670:	2201      	movs	r2, #1
 8000672:	619a      	str	r2, [r3, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000674:	003b      	movs	r3, r7
 8000676:	2200      	movs	r2, #0
 8000678:	61da      	str	r2, [r3, #28]
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800067a:	003b      	movs	r3, r7
 800067c:	2201      	movs	r2, #1
 800067e:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000680:	003a      	movs	r2, r7
 8000682:	4b04      	ldr	r3, [pc, #16]	; (8000694 <MX_CAN_Init+0xac>)
 8000684:	0011      	movs	r1, r2
 8000686:	0018      	movs	r0, r3
 8000688:	f000 fdba 	bl	8001200 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 800068c:	46c0      	nop			; (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	b00a      	add	sp, #40	; 0x28
 8000692:	bd80      	pop	{r7, pc}
 8000694:	200000f4 	.word	0x200000f4
 8000698:	40006400 	.word	0x40006400

0800069c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <MX_I2C1_Init+0x74>)
 80006a2:	4a1c      	ldr	r2, [pc, #112]	; (8000714 <MX_I2C1_Init+0x78>)
 80006a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <MX_I2C1_Init+0x74>)
 80006a8:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <MX_I2C1_Init+0x7c>)
 80006aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006ac:	4b18      	ldr	r3, [pc, #96]	; (8000710 <MX_I2C1_Init+0x74>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <MX_I2C1_Init+0x74>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b8:	4b15      	ldr	r3, [pc, #84]	; (8000710 <MX_I2C1_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006be:	4b14      	ldr	r3, [pc, #80]	; (8000710 <MX_I2C1_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <MX_I2C1_Init+0x74>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_I2C1_Init+0x74>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <MX_I2C1_Init+0x74>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <MX_I2C1_Init+0x74>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f001 fda1 	bl	8002220 <HAL_I2C_Init>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006e2:	f000 f96b 	bl	80009bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006e6:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <MX_I2C1_Init+0x74>)
 80006e8:	2100      	movs	r1, #0
 80006ea:	0018      	movs	r0, r3
 80006ec:	f002 faf4 	bl	8002cd8 <HAL_I2CEx_ConfigAnalogFilter>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006f4:	f000 f962 	bl	80009bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <MX_I2C1_Init+0x74>)
 80006fa:	2100      	movs	r1, #0
 80006fc:	0018      	movs	r0, r3
 80006fe:	f002 fb37 	bl	8002d70 <HAL_I2CEx_ConfigDigitalFilter>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000706:	f000 f959 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000a0 	.word	0x200000a0
 8000714:	40005400 	.word	0x40005400
 8000718:	2000090e 	.word	0x2000090e

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b089      	sub	sp, #36	; 0x24
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	240c      	movs	r4, #12
 8000724:	193b      	adds	r3, r7, r4
 8000726:	0018      	movs	r0, r3
 8000728:	2314      	movs	r3, #20
 800072a:	001a      	movs	r2, r3
 800072c:	2100      	movs	r1, #0
 800072e:	f003 fa6a 	bl	8003c06 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000732:	4b24      	ldr	r3, [pc, #144]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000734:	695a      	ldr	r2, [r3, #20]
 8000736:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000738:	2180      	movs	r1, #128	; 0x80
 800073a:	03c9      	lsls	r1, r1, #15
 800073c:	430a      	orrs	r2, r1
 800073e:	615a      	str	r2, [r3, #20]
 8000740:	4b20      	ldr	r3, [pc, #128]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000742:	695a      	ldr	r2, [r3, #20]
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	03db      	lsls	r3, r3, #15
 8000748:	4013      	ands	r3, r2
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074e:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000750:	695a      	ldr	r2, [r3, #20]
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000754:	2180      	movs	r1, #128	; 0x80
 8000756:	0289      	lsls	r1, r1, #10
 8000758:	430a      	orrs	r2, r1
 800075a:	615a      	str	r2, [r3, #20]
 800075c:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <MX_GPIO_Init+0xa8>)
 800075e:	695a      	ldr	r2, [r3, #20]
 8000760:	2380      	movs	r3, #128	; 0x80
 8000762:	029b      	lsls	r3, r3, #10
 8000764:	4013      	ands	r3, r2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	4b16      	ldr	r3, [pc, #88]	; (80007c4 <MX_GPIO_Init+0xa8>)
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <MX_GPIO_Init+0xa8>)
 8000770:	2180      	movs	r1, #128	; 0x80
 8000772:	02c9      	lsls	r1, r1, #11
 8000774:	430a      	orrs	r2, r1
 8000776:	615a      	str	r2, [r3, #20]
 8000778:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <MX_GPIO_Init+0xa8>)
 800077a:	695a      	ldr	r2, [r3, #20]
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	02db      	lsls	r3, r3, #11
 8000780:	4013      	ands	r3, r2
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000786:	2390      	movs	r3, #144	; 0x90
 8000788:	05db      	lsls	r3, r3, #23
 800078a:	2200      	movs	r2, #0
 800078c:	2120      	movs	r1, #32
 800078e:	0018      	movs	r0, r3
 8000790:	f001 fd28 	bl	80021e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000794:	0021      	movs	r1, r4
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2220      	movs	r2, #32
 800079a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2201      	movs	r2, #1
 80007a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ae:	187a      	adds	r2, r7, r1
 80007b0:	2390      	movs	r3, #144	; 0x90
 80007b2:	05db      	lsls	r3, r3, #23
 80007b4:	0011      	movs	r1, r2
 80007b6:	0018      	movs	r0, r3
 80007b8:	f001 fb9c 	bl	8001ef4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007bc:	46c0      	nop			; (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	b009      	add	sp, #36	; 0x24
 80007c2:	bd90      	pop	{r4, r7, pc}
 80007c4:	40021000 	.word	0x40021000

080007c8 <CAN_send_packet>:

static void CAN_send_packet(	CAN_HandleTypeDef* hcan,
								CAN_TxHeaderTypeDef* TxHeader,
								uint8_t* TxData,
								uint8_t data_len	)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b087      	sub	sp, #28
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
 80007d4:	001a      	movs	r2, r3
 80007d6:	1cfb      	adds	r3, r7, #3
 80007d8:	701a      	strb	r2, [r3, #0]
	uint32_t TxMailbox;

	HAL_StatusTypeDef CAN_status;

	TxHeader->DLC = data_len;
 80007da:	1cfb      	adds	r3, r7, #3
 80007dc:	781a      	ldrb	r2, [r3, #0]
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	611a      	str	r2, [r3, #16]

	CAN_status = HAL_CAN_AddTxMessage(hcan, TxHeader, TxData, &TxMailbox);
 80007e2:	2317      	movs	r3, #23
 80007e4:	18fc      	adds	r4, r7, r3
 80007e6:	2310      	movs	r3, #16
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	68b9      	ldr	r1, [r7, #8]
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f000 fe3e 	bl	8001470 <HAL_CAN_AddTxMessage>
 80007f4:	0003      	movs	r3, r0
 80007f6:	7023      	strb	r3, [r4, #0]

	// IMPORTANT - must wait for CAN bytes to be sent before sending next section of bytes
	while(HAL_CAN_IsTxMessagePending(hcan, TxMailbox));
 80007f8:	46c0      	nop			; (mov r8, r8)
 80007fa:	693a      	ldr	r2, [r7, #16]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	0011      	movs	r1, r2
 8000800:	0018      	movs	r0, r3
 8000802:	f000 ff07 	bl	8001614 <HAL_CAN_IsTxMessagePending>
 8000806:	1e03      	subs	r3, r0, #0
 8000808:	d1f7      	bne.n	80007fa <CAN_send_packet+0x32>

	if (CAN_status != HAL_OK)
 800080a:	2317      	movs	r3, #23
 800080c:	18fb      	adds	r3, r7, r3
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d005      	beq.n	8000820 <CAN_send_packet+0x58>
	{
	HAL_CAN_GetError(hcan);
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	0018      	movs	r0, r3
 8000818:	f001 fa84 	bl	8001d24 <HAL_CAN_GetError>
	Error_Handler();
 800081c:	f000 f8ce 	bl	80009bc <Error_Handler>
	}
}
 8000820:	46c0      	nop			; (mov r8, r8)
 8000822:	46bd      	mov	sp, r7
 8000824:	b007      	add	sp, #28
 8000826:	bd90      	pop	{r4, r7, pc}

08000828 <CAN_send_receive_state>:

	CAN_send_stop(hcan, TxHeader);
}

static void CAN_send_receive_state(CAN_HandleTypeDef* hcan, CAN_TxHeaderTypeDef* TxHeader)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
	CAN_send_packet(hcan, TxHeader, receive_state_packet, CAN_PACKET_LEN);
 8000832:	4a05      	ldr	r2, [pc, #20]	; (8000848 <CAN_send_receive_state+0x20>)
 8000834:	6839      	ldr	r1, [r7, #0]
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	2308      	movs	r3, #8
 800083a:	f7ff ffc5 	bl	80007c8 <CAN_send_packet>
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b002      	add	sp, #8
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	20000000 	.word	0x20000000

0800084c <configure_sensors>:


static uint8_t configure_sensors(uint8_t** sensor_config_buf, size_t* sensor_config_buf_len)
{
 800084c:	b5b0      	push	{r4, r5, r7, lr}
 800084e:	b090      	sub	sp, #64	; 0x40
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
	// setup sensor config buffer
	size_t i_sensor_config_buf_len = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t* i_sensor_config_buf = (uint8_t*)calloc(i_sensor_config_buf_len, 0);
 800085a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800085c:	2100      	movs	r1, #0
 800085e:	0018      	movs	r0, r3
 8000860:	f003 f8a2 	bl	80039a8 <calloc>
 8000864:	0003      	movs	r3, r0
 8000866:	633b      	str	r3, [r7, #48]	; 0x30

	// combined sensor data buffer
	size_t sensor_data_buf_len = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	62fb      	str	r3, [r7, #44]	; 0x2c

	// initialise i2c sensors
	struct MPU6050 mpu6050;
	MPU6050Init(&hi2c1, &mpu6050, 1, 1, 1, 1);
 800086c:	2308      	movs	r3, #8
 800086e:	18f9      	adds	r1, r7, r3
 8000870:	483a      	ldr	r0, [pc, #232]	; (800095c <configure_sensors+0x110>)
 8000872:	2301      	movs	r3, #1
 8000874:	9301      	str	r3, [sp, #4]
 8000876:	2301      	movs	r3, #1
 8000878:	9300      	str	r3, [sp, #0]
 800087a:	2301      	movs	r3, #1
 800087c:	2201      	movs	r2, #1
 800087e:	f000 f8a3 	bl	80009c8 <MPU6050Init>
	uint8_t mpu6050_state =  MPU6050_connection_state();
 8000882:	252b      	movs	r5, #43	; 0x2b
 8000884:	197c      	adds	r4, r7, r5
 8000886:	f000 f9a7 	bl	8000bd8 <MPU6050_connection_state>
 800088a:	0003      	movs	r3, r0
 800088c:	7023      	strb	r3, [r4, #0]

	if( mpu6050_state == MPU6050_NET_CODE )
 800088e:	197b      	adds	r3, r7, r5
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d113      	bne.n	80008be <configure_sensors+0x72>
	{
		i_sensor_config_buf_len++;
 8000896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000898:	3301      	adds	r3, #1
 800089a:	637b      	str	r3, [r7, #52]	; 0x34
		i_sensor_config_buf = realloc( i_sensor_config_buf, i_sensor_config_buf_len * sizeof(uint8_t) );
 800089c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800089e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008a0:	0011      	movs	r1, r2
 80008a2:	0018      	movs	r0, r3
 80008a4:	f003 f976 	bl	8003b94 <realloc>
 80008a8:	0003      	movs	r3, r0
 80008aa:	633b      	str	r3, [r7, #48]	; 0x30
		i_sensor_config_buf[i_sensor_config_buf_len-1] = MPU6050_NET_CODE;
 80008ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008ae:	3b01      	subs	r3, #1
 80008b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80008b2:	18d3      	adds	r3, r2, r3
 80008b4:	2201      	movs	r2, #1
 80008b6:	701a      	strb	r2, [r3, #0]
		sensor_data_buf_len += sizeof(mpu6050_data);
 80008b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008ba:	3310      	adds	r3, #16
 80008bc:	62fb      	str	r3, [r7, #44]	; 0x2c

	}

	BMP180_Init(&hi2c1);
 80008be:	4b27      	ldr	r3, [pc, #156]	; (800095c <configure_sensors+0x110>)
 80008c0:	0018      	movs	r0, r3
 80008c2:	f7ff fcad 	bl	8000220 <BMP180_Init>
	BMP180_SetOversampling(BMP180_ULTRA);
 80008c6:	2003      	movs	r0, #3
 80008c8:	f7ff fcb8 	bl	800023c <BMP180_SetOversampling>
	BMP180_UpdateCalibrationData();
 80008cc:	f7ff fcc6 	bl	800025c <BMP180_UpdateCalibrationData>
	uint8_t bmp180_state = BMP180_connection_state();
 80008d0:	252a      	movs	r5, #42	; 0x2a
 80008d2:	197c      	adds	r4, r7, r5
 80008d4:	f7ff fdac 	bl	8000430 <BMP180_connection_state>
 80008d8:	0003      	movs	r3, r0
 80008da:	7023      	strb	r3, [r4, #0]

	if( bmp180_state == BMP180_NET_CODE )
 80008dc:	197b      	adds	r3, r7, r5
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d113      	bne.n	800090c <configure_sensors+0xc0>
	{
		i_sensor_config_buf_len++;
 80008e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008e6:	3301      	adds	r3, #1
 80008e8:	637b      	str	r3, [r7, #52]	; 0x34
		i_sensor_config_buf = realloc( i_sensor_config_buf, i_sensor_config_buf_len * sizeof(uint8_t) );
 80008ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008ee:	0011      	movs	r1, r2
 80008f0:	0018      	movs	r0, r3
 80008f2:	f003 f94f 	bl	8003b94 <realloc>
 80008f6:	0003      	movs	r3, r0
 80008f8:	633b      	str	r3, [r7, #48]	; 0x30
		i_sensor_config_buf[i_sensor_config_buf_len-1] = BMP180_NET_CODE;
 80008fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008fc:	3b01      	subs	r3, #1
 80008fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000900:	18d3      	adds	r3, r2, r3
 8000902:	2202      	movs	r2, #2
 8000904:	701a      	strb	r2, [r3, #0]
		sensor_data_buf_len += sizeof(bmp180_data);
 8000906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000908:	3308      	adds	r3, #8
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c

	}

	if( i_sensor_config_buf_len < 1 )
 800090c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800090e:	2b00      	cmp	r3, #0
 8000910:	d108      	bne.n	8000924 <configure_sensors+0xd8>
	{
		free(i_sensor_config_buf);
 8000912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000914:	0018      	movs	r0, r3
 8000916:	f003 f87f 	bl	8003a18 <free>
		*sensor_config_buf_len = i_sensor_config_buf_len;
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800091e:	601a      	str	r2, [r3, #0]
		return SENSOR_BUF_NOT_CREATED;
 8000920:	2300      	movs	r3, #0
 8000922:	e017      	b.n	8000954 <configure_sensors+0x108>
	}
	else
	{
		*sensor_config_buf = (uint8_t*)calloc(i_sensor_config_buf_len, 0);
 8000924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000926:	2100      	movs	r1, #0
 8000928:	0018      	movs	r0, r3
 800092a:	f003 f83d 	bl	80039a8 <calloc>
 800092e:	0003      	movs	r3, r0
 8000930:	001a      	movs	r2, r3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	601a      	str	r2, [r3, #0]
		*sensor_config_buf_len = i_sensor_config_buf_len;
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800093a:	601a      	str	r2, [r3, #0]
		memcpy(*sensor_config_buf, i_sensor_config_buf, i_sensor_config_buf_len * sizeof(uint8_t));
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000942:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000944:	0018      	movs	r0, r3
 8000946:	f003 f9a5 	bl	8003c94 <memcpy>
		free(i_sensor_config_buf);
 800094a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800094c:	0018      	movs	r0, r3
 800094e:	f003 f863 	bl	8003a18 <free>
		return SENSOR_BUF_CREATED;
 8000952:	2301      	movs	r3, #1
	}

}
 8000954:	0018      	movs	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	b00e      	add	sp, #56	; 0x38
 800095a:	bdb0      	pop	{r4, r5, r7, pc}
 800095c:	200000a0 	.word	0x200000a0

08000960 <HAL_CAN_RxFifo0MsgPendingCallback>:
//-------------------------------------------------------------------------------------------------------------------------



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) == HAL_OK)
 8000968:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800096a:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	2100      	movs	r1, #0
 8000970:	f000 fe77 	bl	8001662 <HAL_CAN_GetRxMessage>
 8000974:	1e03      	subs	r3, r0, #0
 8000976:	d10e      	bne.n	8000996 <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
  {
	  if( rx_header.StdId == SERVER_CAN_ID) // check for messages from central server
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d10a      	bne.n	8000996 <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
	  {
		  if( rx_data[0] == SENSOR_NODE_CAN_ID )
 8000980:	4b07      	ldr	r3, [pc, #28]	; (80009a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b20      	cmp	r3, #32
 8000986:	d103      	bne.n	8000990 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
		  {
			  sensor_node_state = SENSOR_NODE_TRANSMIT_STATE;
 8000988:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800098a:	2201      	movs	r2, #1
 800098c:	701a      	strb	r2, [r3, #0]
			  sensor_node_state = SENSOR_NODE_RECEIVE_STATE;
		  }

	  }
  }
}
 800098e:	e002      	b.n	8000996 <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
			  sensor_node_state = SENSOR_NODE_RECEIVE_STATE;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	46bd      	mov	sp, r7
 800099a:	b002      	add	sp, #8
 800099c:	bd80      	pop	{r7, pc}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	20000138 	.word	0x20000138
 80009a4:	2000011c 	.word	0x2000011c
 80009a8:	20000008 	.word	0x20000008

080009ac <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]

}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <Error_Handler+0x8>
	...

080009c8 <MPU6050Init>:
#include "MPU6050.h"

I2C_HandleTypeDef *mpui2c;
struct MPU6050 *mpu;

uint32_t MPU6050Init(I2C_HandleTypeDef *i2cP, struct MPU6050 *mpuP, uint8_t dlpf_cfg, uint8_t fs_sel, uint8_t afs_sel, uint8_t clk_sel){
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	0019      	movs	r1, r3
 80009d4:	1dfb      	adds	r3, r7, #7
 80009d6:	701a      	strb	r2, [r3, #0]
 80009d8:	1dbb      	adds	r3, r7, #6
 80009da:	1c0a      	adds	r2, r1, #0
 80009dc:	701a      	strb	r2, [r3, #0]
	mpui2c = i2cP;
 80009de:	4b2b      	ldr	r3, [pc, #172]	; (8000a8c <MPU6050Init+0xc4>)
 80009e0:	68fa      	ldr	r2, [r7, #12]
 80009e2:	601a      	str	r2, [r3, #0]
	mpu = mpuP;
 80009e4:	4b2a      	ldr	r3, [pc, #168]	; (8000a90 <MPU6050Init+0xc8>)
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	601a      	str	r2, [r3, #0]
	mpu->address = MPU6050_ADDRESS;
 80009ea:	4b29      	ldr	r3, [pc, #164]	; (8000a90 <MPU6050Init+0xc8>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	22d0      	movs	r2, #208	; 0xd0
 80009f0:	701a      	strb	r2, [r3, #0]
	mpu->DLPF_CFG = dlpf_cfg & 0x07;
 80009f2:	4b27      	ldr	r3, [pc, #156]	; (8000a90 <MPU6050Init+0xc8>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	1dfa      	adds	r2, r7, #7
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	2107      	movs	r1, #7
 80009fc:	400a      	ands	r2, r1
 80009fe:	b2d2      	uxtb	r2, r2
 8000a00:	705a      	strb	r2, [r3, #1]
	mpu->FS_SEL = fs_sel & 0x03;
 8000a02:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <MPU6050Init+0xc8>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	1dba      	adds	r2, r7, #6
 8000a08:	7812      	ldrb	r2, [r2, #0]
 8000a0a:	2103      	movs	r1, #3
 8000a0c:	400a      	ands	r2, r1
 8000a0e:	b2d2      	uxtb	r2, r2
 8000a10:	709a      	strb	r2, [r3, #2]
	mpu->AFS_SEL = afs_sel & 0x03;
 8000a12:	4b1f      	ldr	r3, [pc, #124]	; (8000a90 <MPU6050Init+0xc8>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	2318      	movs	r3, #24
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2103      	movs	r1, #3
 8000a1e:	400b      	ands	r3, r1
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	70d3      	strb	r3, [r2, #3]
	mpu->CLK_SEL = clk_sel & 0x07;
 8000a24:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <MPU6050Init+0xc8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	221c      	movs	r2, #28
 8000a2a:	18ba      	adds	r2, r7, r2
 8000a2c:	7812      	ldrb	r2, [r2, #0]
 8000a2e:	2107      	movs	r1, #7
 8000a30:	400a      	ands	r2, r1
 8000a32:	b2d2      	uxtb	r2, r2
 8000a34:	711a      	strb	r2, [r3, #4]
	mpu->check = 0;
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <MPU6050Init+0xc8>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	715a      	strb	r2, [r3, #5]
	mpu->accelX = 0;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <MPU6050Init+0xc8>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2200      	movs	r2, #0
 8000a44:	80da      	strh	r2, [r3, #6]
	mpu->accelY = 0;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MPU6050Init+0xc8>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	811a      	strh	r2, [r3, #8]
	mpu->accelZ = 0;
 8000a4e:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <MPU6050Init+0xc8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2200      	movs	r2, #0
 8000a54:	815a      	strh	r2, [r3, #10]
	mpu->gyroX = 0;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <MPU6050Init+0xc8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	819a      	strh	r2, [r3, #12]
	mpu->gyroY = 0;
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MPU6050Init+0xc8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2200      	movs	r2, #0
 8000a64:	81da      	strh	r2, [r3, #14]
	mpu->gyroZ = 0;
 8000a66:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <MPU6050Init+0xc8>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	821a      	strh	r2, [r3, #16]
	mpu->temp = 0.0;
 8000a6e:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <MPU6050Init+0xc8>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
	MPU6050BufferReset();
 8000a76:	f000 f861 	bl	8000b3c <MPU6050BufferReset>
	MPU6050Start();
 8000a7a:	f000 f80b 	bl	8000a94 <MPU6050Start>
	MPU6050Check();
 8000a7e:	f000 f877 	bl	8000b70 <MPU6050Check>
	return 0;
 8000a82:	2300      	movs	r3, #0
}
 8000a84:	0018      	movs	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b004      	add	sp, #16
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000140 	.word	0x20000140
 8000a90:	20000144 	.word	0x20000144

08000a94 <MPU6050Start>:

void MPU6050Start(void){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	MPU6050WriteRegister(MPU6050_CONFIG, mpu->DLPF_CFG);
 8000a98:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <MPU6050Start+0x4c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	785b      	ldrb	r3, [r3, #1]
 8000a9e:	0019      	movs	r1, r3
 8000aa0:	201a      	movs	r0, #26
 8000aa2:	f000 f81f 	bl	8000ae4 <MPU6050WriteRegister>
	MPU6050WriteRegister(MPU6050_GYRO_CONFIG, mpu->FS_SEL << 3);
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <MPU6050Start+0x4c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	789b      	ldrb	r3, [r3, #2]
 8000aac:	00db      	lsls	r3, r3, #3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	201b      	movs	r0, #27
 8000ab4:	f000 f816 	bl	8000ae4 <MPU6050WriteRegister>
	MPU6050WriteRegister(MPU6050_ACCEL_CONFIG, mpu->AFS_SEL << 3);
 8000ab8:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MPU6050Start+0x4c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	78db      	ldrb	r3, [r3, #3]
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	0019      	movs	r1, r3
 8000ac4:	201c      	movs	r0, #28
 8000ac6:	f000 f80d 	bl	8000ae4 <MPU6050WriteRegister>
	MPU6050WriteRegister(MPU6050_PWR_MGMT_1, mpu->CLK_SEL);
 8000aca:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <MPU6050Start+0x4c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	791b      	ldrb	r3, [r3, #4]
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	206b      	movs	r0, #107	; 0x6b
 8000ad4:	f000 f806 	bl	8000ae4 <MPU6050WriteRegister>
}
 8000ad8:	46c0      	nop			; (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	20000144 	.word	0x20000144

08000ae4 <MPU6050WriteRegister>:
	mpu->gyroY = mpu->buff[2] << 8 | mpu->buff[3];
	mpu->gyroZ = mpu->buff[4] << 8 | mpu->buff[5];
	MPU6050BufferReset();
}

void MPU6050WriteRegister(uint8_t address, uint8_t byte){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af02      	add	r7, sp, #8
 8000aea:	0002      	movs	r2, r0
 8000aec:	1dfb      	adds	r3, r7, #7
 8000aee:	701a      	strb	r2, [r3, #0]
 8000af0:	1dbb      	adds	r3, r7, #6
 8000af2:	1c0a      	adds	r2, r1, #0
 8000af4:	701a      	strb	r2, [r3, #0]
	mpu->buff[0] = address;
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <MPU6050WriteRegister+0x50>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	1dfa      	adds	r2, r7, #7
 8000afc:	7812      	ldrb	r2, [r2, #0]
 8000afe:	761a      	strb	r2, [r3, #24]
	mpu->buff[1] = byte;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MPU6050WriteRegister+0x50>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	1dba      	adds	r2, r7, #6
 8000b06:	7812      	ldrb	r2, [r2, #0]
 8000b08:	765a      	strb	r2, [r3, #25]
	HAL_I2C_Master_Transmit(mpui2c, mpu->address, mpu->buff, 2, 100);
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <MPU6050WriteRegister+0x54>)
 8000b0c:	6818      	ldr	r0, [r3, #0]
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MPU6050WriteRegister+0x50>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	b299      	uxth	r1, r3
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <MPU6050WriteRegister+0x50>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	3318      	adds	r3, #24
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	2364      	movs	r3, #100	; 0x64
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	2302      	movs	r3, #2
 8000b24:	f001 fc12 	bl	800234c <HAL_I2C_Master_Transmit>
	MPU6050BufferReset();
 8000b28:	f000 f808 	bl	8000b3c <MPU6050BufferReset>
}
 8000b2c:	46c0      	nop			; (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	b002      	add	sp, #8
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000144 	.word	0x20000144
 8000b38:	20000140 	.word	0x20000140

08000b3c <MPU6050BufferReset>:
	mpu->buff[0] = address;
	HAL_I2C_Master_Transmit(mpui2c, mpu->address, mpu->buff, 1, 100);
	HAL_I2C_Master_Receive(mpui2c, mpu->address, mpu->buff, val, 100);
}

void MPU6050BufferReset(void){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
	for(int i = 0; i < MPU6050_STRUCT_BUFFER_LEN; i++){
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	e009      	b.n	8000b5c <MPU6050BufferReset+0x20>
		mpu->buff[i] = 0;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <MPU6050BufferReset+0x30>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	18d3      	adds	r3, r2, r3
 8000b50:	3318      	adds	r3, #24
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < MPU6050_STRUCT_BUFFER_LEN; i++){
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b05      	cmp	r3, #5
 8000b60:	ddf2      	ble.n	8000b48 <MPU6050BufferReset+0xc>
	}
}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b002      	add	sp, #8
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000144 	.word	0x20000144

08000b70 <MPU6050Check>:

void MPU6050Check(void){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af02      	add	r7, sp, #8
	mpu->buff[0] = MPU6050_WHO_AM_I;
 8000b76:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <MPU6050Check+0x60>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2275      	movs	r2, #117	; 0x75
 8000b7c:	761a      	strb	r2, [r3, #24]
	HAL_I2C_Master_Transmit(mpui2c, mpu->address, mpu->buff, 1, 100);
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <MPU6050Check+0x64>)
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <MPU6050Check+0x60>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b299      	uxth	r1, r3
 8000b8a:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <MPU6050Check+0x60>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3318      	adds	r3, #24
 8000b90:	001a      	movs	r2, r3
 8000b92:	2364      	movs	r3, #100	; 0x64
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	2301      	movs	r3, #1
 8000b98:	f001 fbd8 	bl	800234c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(mpui2c, mpu->address, mpu->buff, 1, 100);
 8000b9c:	4b0d      	ldr	r3, [pc, #52]	; (8000bd4 <MPU6050Check+0x64>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <MPU6050Check+0x60>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	b299      	uxth	r1, r3
 8000ba8:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <MPU6050Check+0x60>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	3318      	adds	r3, #24
 8000bae:	001a      	movs	r2, r3
 8000bb0:	2364      	movs	r3, #100	; 0x64
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	f001 fcd1 	bl	800255c <HAL_I2C_Master_Receive>
	mpu->check = mpu->buff[0];
 8000bba:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <MPU6050Check+0x60>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <MPU6050Check+0x60>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	7e12      	ldrb	r2, [r2, #24]
 8000bc4:	715a      	strb	r2, [r3, #5]
	MPU6050BufferReset();
 8000bc6:	f7ff ffb9 	bl	8000b3c <MPU6050BufferReset>
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000144 	.word	0x20000144
 8000bd4:	20000140 	.word	0x20000140

08000bd8 <MPU6050_connection_state>:

uint8_t MPU6050_connection_state(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af02      	add	r7, sp, #8
	mpu->buff[0] = MPU6050_WHO_AM_I;
 8000bde:	4b1a      	ldr	r3, [pc, #104]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2275      	movs	r2, #117	; 0x75
 8000be4:	761a      	strb	r2, [r3, #24]
	HAL_I2C_Master_Transmit(mpui2c, mpu->address, mpu->buff, 1, 100);
 8000be6:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <MPU6050_connection_state+0x74>)
 8000be8:	6818      	ldr	r0, [r3, #0]
 8000bea:	4b17      	ldr	r3, [pc, #92]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	b299      	uxth	r1, r3
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	3318      	adds	r3, #24
 8000bf8:	001a      	movs	r2, r3
 8000bfa:	2364      	movs	r3, #100	; 0x64
 8000bfc:	9300      	str	r3, [sp, #0]
 8000bfe:	2301      	movs	r3, #1
 8000c00:	f001 fba4 	bl	800234c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(mpui2c, mpu->address, mpu->buff, 1, 100);
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <MPU6050_connection_state+0x74>)
 8000c06:	6818      	ldr	r0, [r3, #0]
 8000c08:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b299      	uxth	r1, r3
 8000c10:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	3318      	adds	r3, #24
 8000c16:	001a      	movs	r2, r3
 8000c18:	2364      	movs	r3, #100	; 0x64
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	f001 fc9d 	bl	800255c <HAL_I2C_Master_Receive>
	mpu->check = mpu->buff[0];
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	7e12      	ldrb	r2, [r2, #24]
 8000c2c:	715a      	strb	r2, [r3, #5]
	MPU6050BufferReset();
 8000c2e:	f7ff ff85 	bl	8000b3c <MPU6050BufferReset>
	if( mpu->check == 0x68 )
 8000c32:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <MPU6050_connection_state+0x70>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	795b      	ldrb	r3, [r3, #5]
 8000c38:	2b68      	cmp	r3, #104	; 0x68
 8000c3a:	d101      	bne.n	8000c40 <MPU6050_connection_state+0x68>
	{
		return MPU6050_NET_CODE;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e000      	b.n	8000c42 <MPU6050_connection_state+0x6a>
	}
	else
	{
		return MPU6050_DISCONNECTED;
 8000c40:	2300      	movs	r3, #0
	}

}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000144 	.word	0x20000144
 8000c4c:	20000140 	.word	0x20000140

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <HAL_MspInit+0x44>)
 8000c58:	699a      	ldr	r2, [r3, #24]
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <HAL_MspInit+0x44>)
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	619a      	str	r2, [r3, #24]
 8000c62:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <HAL_MspInit+0x44>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	2201      	movs	r2, #1
 8000c68:	4013      	ands	r3, r2
 8000c6a:	607b      	str	r3, [r7, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <HAL_MspInit+0x44>)
 8000c70:	69da      	ldr	r2, [r3, #28]
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_MspInit+0x44>)
 8000c74:	2180      	movs	r1, #128	; 0x80
 8000c76:	0549      	lsls	r1, r1, #21
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	61da      	str	r2, [r3, #28]
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <HAL_MspInit+0x44>)
 8000c7e:	69da      	ldr	r2, [r3, #28]
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	055b      	lsls	r3, r3, #21
 8000c84:	4013      	ands	r3, r2
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b002      	add	sp, #8
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	40021000 	.word	0x40021000

08000c98 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b08b      	sub	sp, #44	; 0x2c
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	2414      	movs	r4, #20
 8000ca2:	193b      	adds	r3, r7, r4
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	2314      	movs	r3, #20
 8000ca8:	001a      	movs	r2, r3
 8000caa:	2100      	movs	r1, #0
 8000cac:	f002 ffab 	bl	8003c06 <memset>
  if(hcan->Instance==CAN)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a20      	ldr	r2, [pc, #128]	; (8000d38 <HAL_CAN_MspInit+0xa0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d13a      	bne.n	8000d30 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000cba:	4b20      	ldr	r3, [pc, #128]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000cbc:	69da      	ldr	r2, [r3, #28]
 8000cbe:	4b1f      	ldr	r3, [pc, #124]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000cc0:	2180      	movs	r1, #128	; 0x80
 8000cc2:	0489      	lsls	r1, r1, #18
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	61da      	str	r2, [r3, #28]
 8000cc8:	4b1c      	ldr	r3, [pc, #112]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000cca:	69da      	ldr	r2, [r3, #28]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	049b      	lsls	r3, r3, #18
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd6:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000cd8:	695a      	ldr	r2, [r3, #20]
 8000cda:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000cdc:	2180      	movs	r1, #128	; 0x80
 8000cde:	02c9      	lsls	r1, r1, #11
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	615a      	str	r2, [r3, #20]
 8000ce4:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <HAL_CAN_MspInit+0xa4>)
 8000ce6:	695a      	ldr	r2, [r3, #20]
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	02db      	lsls	r3, r3, #11
 8000cec:	4013      	ands	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cf2:	193b      	adds	r3, r7, r4
 8000cf4:	22c0      	movs	r2, #192	; 0xc0
 8000cf6:	0092      	lsls	r2, r2, #2
 8000cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	0021      	movs	r1, r4
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	2202      	movs	r2, #2
 8000d00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	187b      	adds	r3, r7, r1
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2204      	movs	r2, #4
 8000d12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	4a0a      	ldr	r2, [pc, #40]	; (8000d40 <HAL_CAN_MspInit+0xa8>)
 8000d18:	0019      	movs	r1, r3
 8000d1a:	0010      	movs	r0, r2
 8000d1c:	f001 f8ea 	bl	8001ef4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000d20:	2200      	movs	r2, #0
 8000d22:	2100      	movs	r1, #0
 8000d24:	201e      	movs	r0, #30
 8000d26:	f001 f8b3 	bl	8001e90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000d2a:	201e      	movs	r0, #30
 8000d2c:	f001 f8c5 	bl	8001eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b00b      	add	sp, #44	; 0x2c
 8000d36:	bd90      	pop	{r4, r7, pc}
 8000d38:	40006400 	.word	0x40006400
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	48000400 	.word	0x48000400

08000d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b08b      	sub	sp, #44	; 0x2c
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	2414      	movs	r4, #20
 8000d4e:	193b      	adds	r3, r7, r4
 8000d50:	0018      	movs	r0, r3
 8000d52:	2314      	movs	r3, #20
 8000d54:	001a      	movs	r2, r3
 8000d56:	2100      	movs	r1, #0
 8000d58:	f002 ff55 	bl	8003c06 <memset>
  if(hi2c->Instance==I2C1)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a1c      	ldr	r2, [pc, #112]	; (8000dd4 <HAL_I2C_MspInit+0x90>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d131      	bne.n	8000dca <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d66:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000d6c:	2180      	movs	r1, #128	; 0x80
 8000d6e:	02c9      	lsls	r1, r1, #11
 8000d70:	430a      	orrs	r2, r1
 8000d72:	615a      	str	r2, [r3, #20]
 8000d74:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000d76:	695a      	ldr	r2, [r3, #20]
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	02db      	lsls	r3, r3, #11
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d82:	0021      	movs	r1, r4
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	22c0      	movs	r2, #192	; 0xc0
 8000d88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	2212      	movs	r2, #18
 8000d8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2201      	movs	r2, #1
 8000da0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <HAL_I2C_MspInit+0x98>)
 8000da6:	0019      	movs	r1, r3
 8000da8:	0010      	movs	r0, r2
 8000daa:	f001 f8a3 	bl	8001ef4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dae:	4b0a      	ldr	r3, [pc, #40]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000db0:	69da      	ldr	r2, [r3, #28]
 8000db2:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000db4:	2180      	movs	r1, #128	; 0x80
 8000db6:	0389      	lsls	r1, r1, #14
 8000db8:	430a      	orrs	r2, r1
 8000dba:	61da      	str	r2, [r3, #28]
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_I2C_MspInit+0x94>)
 8000dbe:	69da      	ldr	r2, [r3, #28]
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	039b      	lsls	r3, r3, #14
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b00b      	add	sp, #44	; 0x2c
 8000dd0:	bd90      	pop	{r4, r7, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	40005400 	.word	0x40005400
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	48000400 	.word	0x48000400

08000de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de4:	e7fe      	b.n	8000de4 <NMI_Handler+0x4>

08000de6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dea:	e7fe      	b.n	8000dea <HardFault_Handler+0x4>

08000dec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e04:	f000 f8be 	bl	8000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e08:	46c0      	nop			; (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000e14:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <CEC_CAN_IRQHandler+0x14>)
 8000e16:	0018      	movs	r0, r3
 8000e18:	f000 fd78 	bl	800190c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000e1c:	46c0      	nop			; (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	200000f4 	.word	0x200000f4

08000e28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e30:	4a14      	ldr	r2, [pc, #80]	; (8000e84 <_sbrk+0x5c>)
 8000e32:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <_sbrk+0x60>)
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e3c:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d102      	bne.n	8000e4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <_sbrk+0x64>)
 8000e46:	4a12      	ldr	r2, [pc, #72]	; (8000e90 <_sbrk+0x68>)
 8000e48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <_sbrk+0x64>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	18d3      	adds	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d207      	bcs.n	8000e68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e58:	f002 fef0 	bl	8003c3c <__errno>
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	220c      	movs	r2, #12
 8000e60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e62:	2301      	movs	r3, #1
 8000e64:	425b      	negs	r3, r3
 8000e66:	e009      	b.n	8000e7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e68:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <_sbrk+0x64>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e6e:	4b07      	ldr	r3, [pc, #28]	; (8000e8c <_sbrk+0x64>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	18d2      	adds	r2, r2, r3
 8000e76:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <_sbrk+0x64>)
 8000e78:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
}
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b006      	add	sp, #24
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20004000 	.word	0x20004000
 8000e88:	00000400 	.word	0x00000400
 8000e8c:	20000148 	.word	0x20000148
 8000e90:	20000298 	.word	0x20000298

08000e94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ea0:	480d      	ldr	r0, [pc, #52]	; (8000ed8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ea2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ea4:	f7ff fff6 	bl	8000e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ea8:	480c      	ldr	r0, [pc, #48]	; (8000edc <LoopForever+0x6>)
  ldr r1, =_edata
 8000eaa:	490d      	ldr	r1, [pc, #52]	; (8000ee0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000eac:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <LoopForever+0xe>)
  movs r3, #0
 8000eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb0:	e002      	b.n	8000eb8 <LoopCopyDataInit>

08000eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb6:	3304      	adds	r3, #4

08000eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ebc:	d3f9      	bcc.n	8000eb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	; (8000ee8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ec0:	4c0a      	ldr	r4, [pc, #40]	; (8000eec <LoopForever+0x16>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec4:	e001      	b.n	8000eca <LoopFillZerobss>

08000ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec8:	3204      	adds	r2, #4

08000eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ecc:	d3fb      	bcc.n	8000ec6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ece:	f002 febb 	bl	8003c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ed2:	f7ff fabb 	bl	800044c <main>

08000ed6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ed6:	e7fe      	b.n	8000ed6 <LoopForever>
  ldr   r0, =_estack
 8000ed8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ee4:	08003d9c 	.word	0x08003d9c
  ldr r2, =_sbss
 8000ee8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000eec:	20000298 	.word	0x20000298

08000ef0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ef0:	e7fe      	b.n	8000ef0 <ADC1_COMP_IRQHandler>
	...

08000ef4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <HAL_Init+0x24>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_Init+0x24>)
 8000efe:	2110      	movs	r1, #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f000 f809 	bl	8000f1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f0a:	f7ff fea1 	bl	8000c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	40022000 	.word	0x40022000

08000f1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <HAL_InitTick+0x5c>)
 8000f26:	681c      	ldr	r4, [r3, #0]
 8000f28:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <HAL_InitTick+0x60>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	23fa      	movs	r3, #250	; 0xfa
 8000f30:	0098      	lsls	r0, r3, #2
 8000f32:	f7ff f8e9 	bl	8000108 <__udivsi3>
 8000f36:	0003      	movs	r3, r0
 8000f38:	0019      	movs	r1, r3
 8000f3a:	0020      	movs	r0, r4
 8000f3c:	f7ff f8e4 	bl	8000108 <__udivsi3>
 8000f40:	0003      	movs	r3, r0
 8000f42:	0018      	movs	r0, r3
 8000f44:	f000 ffc9 	bl	8001eda <HAL_SYSTICK_Config>
 8000f48:	1e03      	subs	r3, r0, #0
 8000f4a:	d001      	beq.n	8000f50 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e00f      	b.n	8000f70 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d80b      	bhi.n	8000f6e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	2301      	movs	r3, #1
 8000f5a:	425b      	negs	r3, r3
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f000 ff96 	bl	8001e90 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_InitTick+0x64>)
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e000      	b.n	8000f70 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	0018      	movs	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b003      	add	sp, #12
 8000f76:	bd90      	pop	{r4, r7, pc}
 8000f78:	2000000c 	.word	0x2000000c
 8000f7c:	20000014 	.word	0x20000014
 8000f80:	20000010 	.word	0x20000010

08000f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f88:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <HAL_IncTick+0x1c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	18d2      	adds	r2, r2, r3
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f96:	601a      	str	r2, [r3, #0]
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	20000014 	.word	0x20000014
 8000fa4:	2000014c 	.word	0x2000014c

08000fa8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <HAL_GetTick+0x10>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	2000014c 	.word	0x2000014c

08000fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc4:	f7ff fff0 	bl	8000fa8 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	d005      	beq.n	8000fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <HAL_Delay+0x44>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	001a      	movs	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	189b      	adds	r3, r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	f7ff ffe0 	bl	8000fa8 <HAL_GetTick>
 8000fe8:	0002      	movs	r2, r0
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d8f7      	bhi.n	8000fe4 <HAL_Delay+0x28>
  {
  }
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b004      	add	sp, #16
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	20000014 	.word	0x20000014

08001004 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e0f0      	b.n	80011f8 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2220      	movs	r2, #32
 800101a:	5c9b      	ldrb	r3, [r3, r2]
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d103      	bne.n	800102a <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff fe37 	bl	8000c98 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2101      	movs	r1, #1
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800103a:	f7ff ffb5 	bl	8000fa8 <HAL_GetTick>
 800103e:	0003      	movs	r3, r0
 8001040:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001042:	e013      	b.n	800106c <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001044:	f7ff ffb0 	bl	8000fa8 <HAL_GetTick>
 8001048:	0002      	movs	r2, r0
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b0a      	cmp	r3, #10
 8001050:	d90c      	bls.n	800106c <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001056:	2280      	movs	r2, #128	; 0x80
 8001058:	0292      	lsls	r2, r2, #10
 800105a:	431a      	orrs	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2220      	movs	r2, #32
 8001064:	2105      	movs	r1, #5
 8001066:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e0c5      	b.n	80011f8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2201      	movs	r2, #1
 8001074:	4013      	ands	r3, r2
 8001076:	d0e5      	beq.n	8001044 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2102      	movs	r1, #2
 8001084:	438a      	bics	r2, r1
 8001086:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001088:	f7ff ff8e 	bl	8000fa8 <HAL_GetTick>
 800108c:	0003      	movs	r3, r0
 800108e:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001090:	e013      	b.n	80010ba <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001092:	f7ff ff89 	bl	8000fa8 <HAL_GetTick>
 8001096:	0002      	movs	r2, r0
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b0a      	cmp	r3, #10
 800109e:	d90c      	bls.n	80010ba <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a4:	2280      	movs	r2, #128	; 0x80
 80010a6:	0292      	lsls	r2, r2, #10
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2220      	movs	r2, #32
 80010b2:	2105      	movs	r1, #5
 80010b4:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e09e      	b.n	80011f8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2202      	movs	r2, #2
 80010c2:	4013      	ands	r3, r2
 80010c4:	d1e5      	bne.n	8001092 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7e1b      	ldrb	r3, [r3, #24]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d108      	bne.n	80010e0 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2180      	movs	r1, #128	; 0x80
 80010da:	430a      	orrs	r2, r1
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	e007      	b.n	80010f0 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2180      	movs	r1, #128	; 0x80
 80010ec:	438a      	bics	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7e5b      	ldrb	r3, [r3, #25]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d108      	bne.n	800110a <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2140      	movs	r1, #64	; 0x40
 8001104:	430a      	orrs	r2, r1
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	e007      	b.n	800111a <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2140      	movs	r1, #64	; 0x40
 8001116:	438a      	bics	r2, r1
 8001118:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	7e9b      	ldrb	r3, [r3, #26]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d108      	bne.n	8001134 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2120      	movs	r1, #32
 800112e:	430a      	orrs	r2, r1
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	e007      	b.n	8001144 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2120      	movs	r1, #32
 8001140:	438a      	bics	r2, r1
 8001142:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7edb      	ldrb	r3, [r3, #27]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d108      	bne.n	800115e <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2110      	movs	r1, #16
 8001158:	438a      	bics	r2, r1
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	e007      	b.n	800116e <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2110      	movs	r1, #16
 800116a:	430a      	orrs	r2, r1
 800116c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	7f1b      	ldrb	r3, [r3, #28]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d108      	bne.n	8001188 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2108      	movs	r1, #8
 8001182:	430a      	orrs	r2, r1
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	e007      	b.n	8001198 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2108      	movs	r1, #8
 8001194:	438a      	bics	r2, r1
 8001196:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	7f5b      	ldrb	r3, [r3, #29]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d108      	bne.n	80011b2 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2104      	movs	r1, #4
 80011ac:	430a      	orrs	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	e007      	b.n	80011c2 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2104      	movs	r1, #4
 80011be:	438a      	bics	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	431a      	orrs	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	431a      	orrs	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	431a      	orrs	r2, r3
 80011d8:	0011      	movs	r1, r2
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	1e5a      	subs	r2, r3, #1
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	430a      	orrs	r2, r1
 80011e6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2220      	movs	r2, #32
 80011f2:	2101      	movs	r1, #1
 80011f4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	0018      	movs	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b004      	add	sp, #16
 80011fe:	bd80      	pop	{r7, pc}

08001200 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001210:	2013      	movs	r0, #19
 8001212:	183b      	adds	r3, r7, r0
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	2120      	movs	r1, #32
 8001218:	5c52      	ldrb	r2, [r2, r1]
 800121a:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 800121c:	0002      	movs	r2, r0
 800121e:	18bb      	adds	r3, r7, r2
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d004      	beq.n	8001230 <HAL_CAN_ConfigFilter+0x30>
 8001226:	18bb      	adds	r3, r7, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b02      	cmp	r3, #2
 800122c:	d000      	beq.n	8001230 <HAL_CAN_ConfigFilter+0x30>
 800122e:	e0cd      	b.n	80013cc <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001230:	697a      	ldr	r2, [r7, #20]
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	58d3      	ldr	r3, [r2, r3]
 8001238:	2201      	movs	r2, #1
 800123a:	431a      	orrs	r2, r3
 800123c:	0011      	movs	r1, r2
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	221f      	movs	r2, #31
 800124c:	4013      	ands	r3, r2
 800124e:	2201      	movs	r2, #1
 8001250:	409a      	lsls	r2, r3
 8001252:	0013      	movs	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	2387      	movs	r3, #135	; 0x87
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	58d3      	ldr	r3, [r2, r3]
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	43d2      	mvns	r2, r2
 8001262:	401a      	ands	r2, r3
 8001264:	0011      	movs	r1, r2
 8001266:	697a      	ldr	r2, [r7, #20]
 8001268:	2387      	movs	r3, #135	; 0x87
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d129      	bne.n	80012ca <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	2383      	movs	r3, #131	; 0x83
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	58d3      	ldr	r3, [r2, r3]
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	43d2      	mvns	r2, r2
 8001282:	401a      	ands	r2, r3
 8001284:	0011      	movs	r1, r2
 8001286:	697a      	ldr	r2, [r7, #20]
 8001288:	2383      	movs	r3, #131	; 0x83
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	041b      	lsls	r3, r3, #16
 800129a:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012a0:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3248      	adds	r2, #72	; 0x48
 80012a6:	00d2      	lsls	r2, r2, #3
 80012a8:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	041b      	lsls	r3, r3, #16
 80012b6:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012be:	6979      	ldr	r1, [r7, #20]
 80012c0:	3348      	adds	r3, #72	; 0x48
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	18cb      	adds	r3, r1, r3
 80012c6:	3304      	adds	r3, #4
 80012c8:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d128      	bne.n	8001324 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	2383      	movs	r3, #131	; 0x83
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	58d2      	ldr	r2, [r2, r3]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	431a      	orrs	r2, r3
 80012de:	0011      	movs	r1, r2
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	2383      	movs	r3, #131	; 0x83
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	041b      	lsls	r3, r3, #16
 80012f4:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012fa:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	3248      	adds	r2, #72	; 0x48
 8001300:	00d2      	lsls	r2, r2, #3
 8001302:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	041b      	lsls	r3, r3, #16
 8001310:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001316:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001318:	6979      	ldr	r1, [r7, #20]
 800131a:	3348      	adds	r3, #72	; 0x48
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	18cb      	adds	r3, r1, r3
 8001320:	3304      	adds	r3, #4
 8001322:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10c      	bne.n	8001346 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	2381      	movs	r3, #129	; 0x81
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	58d3      	ldr	r3, [r2, r3]
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	43d2      	mvns	r2, r2
 8001338:	401a      	ands	r2, r3
 800133a:	0011      	movs	r1, r2
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	2381      	movs	r3, #129	; 0x81
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	50d1      	str	r1, [r2, r3]
 8001344:	e00a      	b.n	800135c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001346:	697a      	ldr	r2, [r7, #20]
 8001348:	2381      	movs	r3, #129	; 0x81
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	58d2      	ldr	r2, [r2, r3]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	431a      	orrs	r2, r3
 8001352:	0011      	movs	r1, r2
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	2381      	movs	r3, #129	; 0x81
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d10c      	bne.n	800137e <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001364:	697a      	ldr	r2, [r7, #20]
 8001366:	2385      	movs	r3, #133	; 0x85
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	58d3      	ldr	r3, [r2, r3]
 800136c:	68fa      	ldr	r2, [r7, #12]
 800136e:	43d2      	mvns	r2, r2
 8001370:	401a      	ands	r2, r3
 8001372:	0011      	movs	r1, r2
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	2385      	movs	r3, #133	; 0x85
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	50d1      	str	r1, [r2, r3]
 800137c:	e00a      	b.n	8001394 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800137e:	697a      	ldr	r2, [r7, #20]
 8001380:	2385      	movs	r3, #133	; 0x85
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	58d2      	ldr	r2, [r2, r3]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	431a      	orrs	r2, r3
 800138a:	0011      	movs	r1, r2
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	2385      	movs	r3, #133	; 0x85
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d10a      	bne.n	80013b2 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	2387      	movs	r3, #135	; 0x87
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	58d2      	ldr	r2, [r2, r3]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	0011      	movs	r1, r2
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	2387      	movs	r3, #135	; 0x87
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	58d3      	ldr	r3, [r2, r3]
 80013ba:	2201      	movs	r2, #1
 80013bc:	4393      	bics	r3, r2
 80013be:	0019      	movs	r1, r3
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e007      	b.n	80013dc <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d0:	2280      	movs	r2, #128	; 0x80
 80013d2:	02d2      	lsls	r2, r2, #11
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
  }
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b006      	add	sp, #24
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2220      	movs	r2, #32
 80013f0:	5c9b      	ldrb	r3, [r3, r2]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d12f      	bne.n	8001458 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2220      	movs	r2, #32
 80013fc:	2102      	movs	r1, #2
 80013fe:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2101      	movs	r1, #1
 800140c:	438a      	bics	r2, r1
 800140e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001410:	f7ff fdca 	bl	8000fa8 <HAL_GetTick>
 8001414:	0003      	movs	r3, r0
 8001416:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001418:	e013      	b.n	8001442 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800141a:	f7ff fdc5 	bl	8000fa8 <HAL_GetTick>
 800141e:	0002      	movs	r2, r0
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b0a      	cmp	r3, #10
 8001426:	d90c      	bls.n	8001442 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	0292      	lsls	r2, r2, #10
 8001430:	431a      	orrs	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2220      	movs	r2, #32
 800143a:	2105      	movs	r1, #5
 800143c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e012      	b.n	8001468 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	d1e5      	bne.n	800141a <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	e007      	b.n	8001468 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145c:	2280      	movs	r2, #128	; 0x80
 800145e:	0312      	lsls	r2, r2, #12
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
  }
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b004      	add	sp, #16
 800146e:	bd80      	pop	{r7, pc}

08001470 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800147e:	201f      	movs	r0, #31
 8001480:	183b      	adds	r3, r7, r0
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	2120      	movs	r1, #32
 8001486:	5c52      	ldrb	r2, [r2, r1]
 8001488:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001492:	183b      	adds	r3, r7, r0
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d004      	beq.n	80014a4 <HAL_CAN_AddTxMessage+0x34>
 800149a:	183b      	adds	r3, r7, r0
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d000      	beq.n	80014a4 <HAL_CAN_AddTxMessage+0x34>
 80014a2:	e0ab      	b.n	80015fc <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	04db      	lsls	r3, r3, #19
 80014aa:	4013      	ands	r3, r2
 80014ac:	d10a      	bne.n	80014c4 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	051b      	lsls	r3, r3, #20
 80014b4:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014b6:	d105      	bne.n	80014c4 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	2380      	movs	r3, #128	; 0x80
 80014bc:	055b      	lsls	r3, r3, #21
 80014be:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014c0:	d100      	bne.n	80014c4 <HAL_CAN_AddTxMessage+0x54>
 80014c2:	e092      	b.n	80015ea <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	0e1b      	lsrs	r3, r3, #24
 80014c8:	2203      	movs	r2, #3
 80014ca:	4013      	ands	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80014ce:	2201      	movs	r2, #1
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	409a      	lsls	r2, r3
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d10c      	bne.n	80014fa <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4311      	orrs	r1, r2
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	3218      	adds	r2, #24
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	50d1      	str	r1, [r2, r3]
 80014f8:	e00f      	b.n	800151a <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001504:	431a      	orrs	r2, r3
 8001506:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001510:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	3218      	adds	r2, #24
 8001516:	0112      	lsls	r2, r2, #4
 8001518:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6819      	ldr	r1, [r3, #0]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	691a      	ldr	r2, [r3, #16]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3318      	adds	r3, #24
 8001526:	011b      	lsls	r3, r3, #4
 8001528:	18cb      	adds	r3, r1, r3
 800152a:	3304      	adds	r3, #4
 800152c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	7d1b      	ldrb	r3, [r3, #20]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d112      	bne.n	800155c <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3318      	adds	r3, #24
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	18d3      	adds	r3, r2, r3
 8001542:	3304      	adds	r3, #4
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	2380      	movs	r3, #128	; 0x80
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	431a      	orrs	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3318      	adds	r3, #24
 8001554:	011b      	lsls	r3, r3, #4
 8001556:	18cb      	adds	r3, r1, r3
 8001558:	3304      	adds	r3, #4
 800155a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3307      	adds	r3, #7
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	061a      	lsls	r2, r3, #24
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3306      	adds	r3, #6
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	041b      	lsls	r3, r3, #16
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3305      	adds	r3, #5
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	021b      	lsls	r3, r3, #8
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3304      	adds	r3, #4
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	0019      	movs	r1, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6818      	ldr	r0, [r3, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	6979      	ldr	r1, [r7, #20]
 8001588:	23c6      	movs	r3, #198	; 0xc6
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	0109      	lsls	r1, r1, #4
 800158e:	1841      	adds	r1, r0, r1
 8001590:	18cb      	adds	r3, r1, r3
 8001592:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3303      	adds	r3, #3
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	061a      	lsls	r2, r3, #24
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3302      	adds	r3, #2
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	041b      	lsls	r3, r3, #16
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3301      	adds	r3, #1
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	0019      	movs	r1, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	6979      	ldr	r1, [r7, #20]
 80015be:	23c4      	movs	r3, #196	; 0xc4
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	0109      	lsls	r1, r1, #4
 80015c4:	1841      	adds	r1, r0, r1
 80015c6:	18cb      	adds	r3, r1, r3
 80015c8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	3218      	adds	r2, #24
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	58d2      	ldr	r2, [r2, r3]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2101      	movs	r1, #1
 80015dc:	4311      	orrs	r1, r2
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	3218      	adds	r2, #24
 80015e2:	0112      	lsls	r2, r2, #4
 80015e4:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e010      	b.n	800160c <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ee:	2280      	movs	r2, #128	; 0x80
 80015f0:	0392      	lsls	r2, r2, #14
 80015f2:	431a      	orrs	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e007      	b.n	800160c <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	2280      	movs	r2, #128	; 0x80
 8001602:	02d2      	lsls	r2, r2, #11
 8001604:	431a      	orrs	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
  }
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b008      	add	sp, #32
 8001612:	bd80      	pop	{r7, pc}

08001614 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001622:	200b      	movs	r0, #11
 8001624:	183b      	adds	r3, r7, r0
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	2120      	movs	r1, #32
 800162a:	5c52      	ldrb	r2, [r2, r1]
 800162c:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800162e:	0002      	movs	r2, r0
 8001630:	18bb      	adds	r3, r7, r2
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d003      	beq.n	8001640 <HAL_CAN_IsTxMessagePending+0x2c>
 8001638:	18bb      	adds	r3, r7, r2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d10b      	bne.n	8001658 <HAL_CAN_IsTxMessagePending+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	0692      	lsls	r2, r2, #26
 800164a:	401a      	ands	r2, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	069b      	lsls	r3, r3, #26
 8001650:	429a      	cmp	r2, r3
 8001652:	d001      	beq.n	8001658 <HAL_CAN_IsTxMessagePending+0x44>
    {
      status = 1U;
 8001654:	2301      	movs	r3, #1
 8001656:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001658:	68fb      	ldr	r3, [r7, #12]
}
 800165a:	0018      	movs	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	b004      	add	sp, #16
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b086      	sub	sp, #24
 8001666:	af00      	add	r7, sp, #0
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	607a      	str	r2, [r7, #4]
 800166e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001670:	2017      	movs	r0, #23
 8001672:	183b      	adds	r3, r7, r0
 8001674:	68fa      	ldr	r2, [r7, #12]
 8001676:	2120      	movs	r1, #32
 8001678:	5c52      	ldrb	r2, [r2, r1]
 800167a:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800167c:	0002      	movs	r2, r0
 800167e:	18bb      	adds	r3, r7, r2
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d004      	beq.n	8001690 <HAL_CAN_GetRxMessage+0x2e>
 8001686:	18bb      	adds	r3, r7, r2
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d000      	beq.n	8001690 <HAL_CAN_GetRxMessage+0x2e>
 800168e:	e107      	b.n	80018a0 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10e      	bne.n	80016b4 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	2203      	movs	r2, #3
 800169e:	4013      	ands	r3, r2
 80016a0:	d117      	bne.n	80016d2 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a6:	2280      	movs	r2, #128	; 0x80
 80016a8:	0392      	lsls	r2, r2, #14
 80016aa:	431a      	orrs	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e0fd      	b.n	80018b0 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	2203      	movs	r2, #3
 80016bc:	4013      	ands	r3, r2
 80016be:	d108      	bne.n	80016d2 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	2280      	movs	r2, #128	; 0x80
 80016c6:	0392      	lsls	r2, r2, #14
 80016c8:	431a      	orrs	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e0ee      	b.n	80018b0 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	321b      	adds	r2, #27
 80016da:	0112      	lsls	r2, r2, #4
 80016dc:	58d3      	ldr	r3, [r2, r3]
 80016de:	2204      	movs	r2, #4
 80016e0:	401a      	ands	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10b      	bne.n	8001706 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	321b      	adds	r2, #27
 80016f6:	0112      	lsls	r2, r2, #4
 80016f8:	58d3      	ldr	r3, [r2, r3]
 80016fa:	0d5b      	lsrs	r3, r3, #21
 80016fc:	055b      	lsls	r3, r3, #21
 80016fe:	0d5a      	lsrs	r2, r3, #21
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e00a      	b.n	800171c <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	321b      	adds	r2, #27
 800170e:	0112      	lsls	r2, r2, #4
 8001710:	58d3      	ldr	r3, [r2, r3]
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	321b      	adds	r2, #27
 8001724:	0112      	lsls	r2, r2, #4
 8001726:	58d3      	ldr	r3, [r2, r3]
 8001728:	2202      	movs	r2, #2
 800172a:	401a      	ands	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	331b      	adds	r3, #27
 8001738:	011b      	lsls	r3, r3, #4
 800173a:	18d3      	adds	r3, r2, r3
 800173c:	3304      	adds	r3, #4
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2208      	movs	r2, #8
 8001742:	4013      	ands	r3, r2
 8001744:	d003      	beq.n	800174e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2208      	movs	r2, #8
 800174a:	611a      	str	r2, [r3, #16]
 800174c:	e00b      	b.n	8001766 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	331b      	adds	r3, #27
 8001756:	011b      	lsls	r3, r3, #4
 8001758:	18d3      	adds	r3, r2, r3
 800175a:	3304      	adds	r3, #4
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	220f      	movs	r2, #15
 8001760:	401a      	ands	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	331b      	adds	r3, #27
 800176e:	011b      	lsls	r3, r3, #4
 8001770:	18d3      	adds	r3, r2, r3
 8001772:	3304      	adds	r3, #4
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	22ff      	movs	r2, #255	; 0xff
 800177a:	401a      	ands	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	331b      	adds	r3, #27
 8001788:	011b      	lsls	r3, r3, #4
 800178a:	18d3      	adds	r3, r2, r3
 800178c:	3304      	adds	r3, #4
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	0c1b      	lsrs	r3, r3, #16
 8001792:	041b      	lsls	r3, r3, #16
 8001794:	0c1a      	lsrs	r2, r3, #16
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6819      	ldr	r1, [r3, #0]
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	23dc      	movs	r3, #220	; 0xdc
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	0112      	lsls	r2, r2, #4
 80017a6:	188a      	adds	r2, r1, r2
 80017a8:	18d3      	adds	r3, r2, r3
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6819      	ldr	r1, [r3, #0]
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	23dc      	movs	r3, #220	; 0xdc
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	0112      	lsls	r2, r2, #4
 80017be:	188a      	adds	r2, r1, r2
 80017c0:	18d3      	adds	r3, r2, r3
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	0a1a      	lsrs	r2, r3, #8
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	3301      	adds	r3, #1
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6819      	ldr	r1, [r3, #0]
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	23dc      	movs	r3, #220	; 0xdc
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	0112      	lsls	r2, r2, #4
 80017da:	188a      	adds	r2, r1, r2
 80017dc:	18d3      	adds	r3, r2, r3
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	0c1a      	lsrs	r2, r3, #16
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	3302      	adds	r3, #2
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6819      	ldr	r1, [r3, #0]
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	23dc      	movs	r3, #220	; 0xdc
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	0112      	lsls	r2, r2, #4
 80017f6:	188a      	adds	r2, r1, r2
 80017f8:	18d3      	adds	r3, r2, r3
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	0e1a      	lsrs	r2, r3, #24
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	3303      	adds	r3, #3
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6819      	ldr	r1, [r3, #0]
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	23de      	movs	r3, #222	; 0xde
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	0112      	lsls	r2, r2, #4
 8001812:	188a      	adds	r2, r1, r2
 8001814:	18d3      	adds	r3, r2, r3
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	3304      	adds	r3, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6819      	ldr	r1, [r3, #0]
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	23de      	movs	r3, #222	; 0xde
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	0112      	lsls	r2, r2, #4
 800182c:	188a      	adds	r2, r1, r2
 800182e:	18d3      	adds	r3, r2, r3
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0a1a      	lsrs	r2, r3, #8
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	3305      	adds	r3, #5
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6819      	ldr	r1, [r3, #0]
 8001840:	68ba      	ldr	r2, [r7, #8]
 8001842:	23de      	movs	r3, #222	; 0xde
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	188a      	adds	r2, r1, r2
 800184a:	18d3      	adds	r3, r2, r3
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	0c1a      	lsrs	r2, r3, #16
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	3306      	adds	r3, #6
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6819      	ldr	r1, [r3, #0]
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	23de      	movs	r3, #222	; 0xde
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	0112      	lsls	r2, r2, #4
 8001864:	188a      	adds	r2, r1, r2
 8001866:	18d3      	adds	r3, r2, r3
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0e1a      	lsrs	r2, r3, #24
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	3307      	adds	r3, #7
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d108      	bne.n	800188c <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2120      	movs	r1, #32
 8001886:	430a      	orrs	r2, r1
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	e007      	b.n	800189c <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	691a      	ldr	r2, [r3, #16]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2120      	movs	r1, #32
 8001898:	430a      	orrs	r2, r1
 800189a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800189c:	2300      	movs	r3, #0
 800189e:	e007      	b.n	80018b0 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	2280      	movs	r2, #128	; 0x80
 80018a6:	02d2      	lsls	r2, r2, #11
 80018a8:	431a      	orrs	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
  }
}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b006      	add	sp, #24
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018c2:	200f      	movs	r0, #15
 80018c4:	183b      	adds	r3, r7, r0
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	2120      	movs	r1, #32
 80018ca:	5c52      	ldrb	r2, [r2, r1]
 80018cc:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80018ce:	0002      	movs	r2, r0
 80018d0:	18bb      	adds	r3, r7, r2
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d003      	beq.n	80018e0 <HAL_CAN_ActivateNotification+0x28>
 80018d8:	18bb      	adds	r3, r7, r2
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d109      	bne.n	80018f4 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6959      	ldr	r1, [r3, #20]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	e007      	b.n	8001904 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	02d2      	lsls	r2, r2, #11
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
  }
}
 8001904:	0018      	movs	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	b004      	add	sp, #16
 800190a:	bd80      	pop	{r7, pc}

0800190c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08a      	sub	sp, #40	; 0x28
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001914:	2300      	movs	r3, #0
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001948:	6a3b      	ldr	r3, [r7, #32]
 800194a:	2201      	movs	r2, #1
 800194c:	4013      	ands	r3, r2
 800194e:	d100      	bne.n	8001952 <HAL_CAN_IRQHandler+0x46>
 8001950:	e084      	b.n	8001a5c <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	2201      	movs	r2, #1
 8001956:	4013      	ands	r3, r2
 8001958:	d024      	beq.n	80019a4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2201      	movs	r2, #1
 8001960:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2202      	movs	r2, #2
 8001966:	4013      	ands	r3, r2
 8001968:	d004      	beq.n	8001974 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0018      	movs	r0, r3
 800196e:	f000 f981 	bl	8001c74 <HAL_CAN_TxMailbox0CompleteCallback>
 8001972:	e017      	b.n	80019a4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	2204      	movs	r2, #4
 8001978:	4013      	ands	r3, r2
 800197a:	d005      	beq.n	8001988 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	2280      	movs	r2, #128	; 0x80
 8001980:	0112      	lsls	r2, r2, #4
 8001982:	4313      	orrs	r3, r2
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
 8001986:	e00d      	b.n	80019a4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2208      	movs	r2, #8
 800198c:	4013      	ands	r3, r2
 800198e:	d005      	beq.n	800199c <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001992:	2280      	movs	r2, #128	; 0x80
 8001994:	0152      	lsls	r2, r2, #5
 8001996:	4313      	orrs	r3, r2
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
 800199a:	e003      	b.n	80019a4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	0018      	movs	r0, r3
 80019a0:	f000 f980 	bl	8001ca4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	d028      	beq.n	8001a00 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2280      	movs	r2, #128	; 0x80
 80019b4:	0052      	lsls	r2, r2, #1
 80019b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4013      	ands	r3, r2
 80019c0:	d004      	beq.n	80019cc <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	0018      	movs	r0, r3
 80019c6:	f000 f95d 	bl	8001c84 <HAL_CAN_TxMailbox1CompleteCallback>
 80019ca:	e019      	b.n	8001a00 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	4013      	ands	r3, r2
 80019d4:	d005      	beq.n	80019e2 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	2280      	movs	r2, #128	; 0x80
 80019da:	0192      	lsls	r2, r2, #6
 80019dc:	4313      	orrs	r3, r2
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
 80019e0:	e00e      	b.n	8001a00 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	4013      	ands	r3, r2
 80019ea:	d005      	beq.n	80019f8 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80019ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ee:	2280      	movs	r2, #128	; 0x80
 80019f0:	01d2      	lsls	r2, r2, #7
 80019f2:	4313      	orrs	r3, r2
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
 80019f6:	e003      	b.n	8001a00 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	0018      	movs	r0, r3
 80019fc:	f000 f95a 	bl	8001cb4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	2380      	movs	r3, #128	; 0x80
 8001a04:	025b      	lsls	r3, r3, #9
 8001a06:	4013      	ands	r3, r2
 8001a08:	d028      	beq.n	8001a5c <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2280      	movs	r2, #128	; 0x80
 8001a10:	0252      	lsls	r2, r2, #9
 8001a12:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	029b      	lsls	r3, r3, #10
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d004      	beq.n	8001a28 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	0018      	movs	r0, r3
 8001a22:	f000 f937 	bl	8001c94 <HAL_CAN_TxMailbox2CompleteCallback>
 8001a26:	e019      	b.n	8001a5c <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	2380      	movs	r3, #128	; 0x80
 8001a2c:	02db      	lsls	r3, r3, #11
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d005      	beq.n	8001a3e <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	2280      	movs	r2, #128	; 0x80
 8001a36:	0212      	lsls	r2, r2, #8
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3c:	e00e      	b.n	8001a5c <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	031b      	lsls	r3, r3, #12
 8001a44:	4013      	ands	r3, r2
 8001a46:	d005      	beq.n	8001a54 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4a:	2280      	movs	r2, #128	; 0x80
 8001a4c:	0252      	lsls	r2, r2, #9
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
 8001a52:	e003      	b.n	8001a5c <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	0018      	movs	r0, r3
 8001a58:	f000 f934 	bl	8001cc4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001a5c:	6a3b      	ldr	r3, [r7, #32]
 8001a5e:	2208      	movs	r2, #8
 8001a60:	4013      	ands	r3, r2
 8001a62:	d00c      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	2210      	movs	r2, #16
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d008      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	2280      	movs	r2, #128	; 0x80
 8001a70:	0092      	lsls	r2, r2, #2
 8001a72:	4313      	orrs	r3, r2
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2210      	movs	r2, #16
 8001a7c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	2204      	movs	r2, #4
 8001a82:	4013      	ands	r3, r2
 8001a84:	d00b      	beq.n	8001a9e <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	2208      	movs	r2, #8
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d007      	beq.n	8001a9e <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2208      	movs	r2, #8
 8001a94:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f000 f91b 	bl	8001cd4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a9e:	6a3b      	ldr	r3, [r7, #32]
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d009      	beq.n	8001aba <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	2203      	movs	r2, #3
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d003      	beq.n	8001aba <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	f7fe ff53 	bl	8000960 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	2240      	movs	r2, #64	; 0x40
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d00c      	beq.n	8001adc <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2210      	movs	r2, #16
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d008      	beq.n	8001adc <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	00d2      	lsls	r2, r2, #3
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2210      	movs	r2, #16
 8001ada:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	2220      	movs	r2, #32
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d00b      	beq.n	8001afc <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d007      	beq.n	8001afc <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2208      	movs	r2, #8
 8001af2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	0018      	movs	r0, r3
 8001af8:	f000 f8fc 	bl	8001cf4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001afc:	6a3b      	ldr	r3, [r7, #32]
 8001afe:	2210      	movs	r2, #16
 8001b00:	4013      	ands	r3, r2
 8001b02:	d009      	beq.n	8001b18 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d003      	beq.n	8001b18 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	0018      	movs	r0, r3
 8001b14:	f000 f8e6 	bl	8001ce4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001b18:	6a3a      	ldr	r2, [r7, #32]
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	029b      	lsls	r3, r3, #10
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d00b      	beq.n	8001b3a <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	2210      	movs	r2, #16
 8001b26:	4013      	ands	r3, r2
 8001b28:	d007      	beq.n	8001b3a <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2210      	movs	r2, #16
 8001b30:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	0018      	movs	r0, r3
 8001b36:	f000 f8e5 	bl	8001d04 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001b3a:	6a3a      	ldr	r2, [r7, #32]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	025b      	lsls	r3, r3, #9
 8001b40:	4013      	ands	r3, r2
 8001b42:	d00b      	beq.n	8001b5c <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	2208      	movs	r2, #8
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d007      	beq.n	8001b5c <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2208      	movs	r2, #8
 8001b52:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	0018      	movs	r0, r3
 8001b58:	f000 f8dc 	bl	8001d14 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001b5c:	6a3a      	ldr	r2, [r7, #32]
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	021b      	lsls	r3, r3, #8
 8001b62:	4013      	ands	r3, r2
 8001b64:	d100      	bne.n	8001b68 <HAL_CAN_IRQHandler+0x25c>
 8001b66:	e074      	b.n	8001c52 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d100      	bne.n	8001b72 <HAL_CAN_IRQHandler+0x266>
 8001b70:	e06b      	b.n	8001c4a <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b72:	6a3a      	ldr	r2, [r7, #32]
 8001b74:	2380      	movs	r3, #128	; 0x80
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d007      	beq.n	8001b8c <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b82:	d003      	beq.n	8001b8c <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b86:	2201      	movs	r2, #1
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b8c:	6a3a      	ldr	r2, [r7, #32]
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4013      	ands	r3, r2
 8001b94:	d007      	beq.n	8001ba6 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2202      	movs	r2, #2
 8001b9a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b9c:	d003      	beq.n	8001ba6 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ba6:	6a3a      	ldr	r2, [r7, #32]
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4013      	ands	r3, r2
 8001bae:	d007      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2204      	movs	r2, #4
 8001bb4:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001bb6:	d003      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	2204      	movs	r2, #4
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bc0:	6a3a      	ldr	r2, [r7, #32]
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	011b      	lsls	r3, r3, #4
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d03f      	beq.n	8001c4a <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2270      	movs	r2, #112	; 0x70
 8001bce:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bd0:	d03b      	beq.n	8001c4a <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2270      	movs	r2, #112	; 0x70
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b60      	cmp	r3, #96	; 0x60
 8001bda:	d027      	beq.n	8001c2c <HAL_CAN_IRQHandler+0x320>
 8001bdc:	d82c      	bhi.n	8001c38 <HAL_CAN_IRQHandler+0x32c>
 8001bde:	2b50      	cmp	r3, #80	; 0x50
 8001be0:	d01f      	beq.n	8001c22 <HAL_CAN_IRQHandler+0x316>
 8001be2:	d829      	bhi.n	8001c38 <HAL_CAN_IRQHandler+0x32c>
 8001be4:	2b40      	cmp	r3, #64	; 0x40
 8001be6:	d017      	beq.n	8001c18 <HAL_CAN_IRQHandler+0x30c>
 8001be8:	d826      	bhi.n	8001c38 <HAL_CAN_IRQHandler+0x32c>
 8001bea:	2b30      	cmp	r3, #48	; 0x30
 8001bec:	d00f      	beq.n	8001c0e <HAL_CAN_IRQHandler+0x302>
 8001bee:	d823      	bhi.n	8001c38 <HAL_CAN_IRQHandler+0x32c>
 8001bf0:	2b10      	cmp	r3, #16
 8001bf2:	d002      	beq.n	8001bfa <HAL_CAN_IRQHandler+0x2ee>
 8001bf4:	2b20      	cmp	r3, #32
 8001bf6:	d005      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001bf8:	e01e      	b.n	8001c38 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c02:	e01a      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	2210      	movs	r2, #16
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c0c:	e015      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	2220      	movs	r2, #32
 8001c12:	4313      	orrs	r3, r2
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c16:	e010      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1a:	2240      	movs	r2, #64	; 0x40
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c20:	e00b      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	2280      	movs	r2, #128	; 0x80
 8001c26:	4313      	orrs	r3, r2
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c2a:	e006      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	2280      	movs	r2, #128	; 0x80
 8001c30:	0052      	lsls	r2, r2, #1
 8001c32:	4313      	orrs	r3, r2
 8001c34:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c36:	e000      	b.n	8001c3a <HAL_CAN_IRQHandler+0x32e>
            break;
 8001c38:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	699a      	ldr	r2, [r3, #24]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2170      	movs	r1, #112	; 0x70
 8001c46:	438a      	bics	r2, r1
 8001c48:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2204      	movs	r2, #4
 8001c50:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d009      	beq.n	8001c6c <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7fe fea0 	bl	80009ac <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c6c:	46c0      	nop			; (mov r8, r8)
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b00a      	add	sp, #40	; 0x28
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001c7c:	46c0      	nop			; (mov r8, r8)
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b002      	add	sp, #8
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001c8c:	46c0      	nop			; (mov r8, r8)
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	b002      	add	sp, #8
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c9c:	46c0      	nop			; (mov r8, r8)
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b002      	add	sp, #8
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001cac:	46c0      	nop			; (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b002      	add	sp, #8
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001cbc:	46c0      	nop			; (mov r8, r8)
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	b002      	add	sp, #8
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001ccc:	46c0      	nop			; (mov r8, r8)
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	b002      	add	sp, #8
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001cdc:	46c0      	nop			; (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	b002      	add	sp, #8
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001cec:	46c0      	nop			; (mov r8, r8)
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	b002      	add	sp, #8
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001cfc:	46c0      	nop			; (mov r8, r8)
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b002      	add	sp, #8
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001d0c:	46c0      	nop			; (mov r8, r8)
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b002      	add	sp, #8
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001d1c:	46c0      	nop			; (mov r8, r8)
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b002      	add	sp, #8
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b002      	add	sp, #8
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	0002      	movs	r2, r0
 8001d40:	1dfb      	adds	r3, r7, #7
 8001d42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	1dfb      	adds	r3, r7, #7
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b7f      	cmp	r3, #127	; 0x7f
 8001d4a:	d809      	bhi.n	8001d60 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4c:	1dfb      	adds	r3, r7, #7
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	001a      	movs	r2, r3
 8001d52:	231f      	movs	r3, #31
 8001d54:	401a      	ands	r2, r3
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <__NVIC_EnableIRQ+0x30>)
 8001d58:	2101      	movs	r1, #1
 8001d5a:	4091      	lsls	r1, r2
 8001d5c:	000a      	movs	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]
  }
}
 8001d60:	46c0      	nop			; (mov r8, r8)
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b002      	add	sp, #8
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	0002      	movs	r2, r0
 8001d74:	6039      	str	r1, [r7, #0]
 8001d76:	1dfb      	adds	r3, r7, #7
 8001d78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d7a:	1dfb      	adds	r3, r7, #7
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001d80:	d828      	bhi.n	8001dd4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d82:	4a2f      	ldr	r2, [pc, #188]	; (8001e40 <__NVIC_SetPriority+0xd4>)
 8001d84:	1dfb      	adds	r3, r7, #7
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	089b      	lsrs	r3, r3, #2
 8001d8c:	33c0      	adds	r3, #192	; 0xc0
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	589b      	ldr	r3, [r3, r2]
 8001d92:	1dfa      	adds	r2, r7, #7
 8001d94:	7812      	ldrb	r2, [r2, #0]
 8001d96:	0011      	movs	r1, r2
 8001d98:	2203      	movs	r2, #3
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	00d2      	lsls	r2, r2, #3
 8001d9e:	21ff      	movs	r1, #255	; 0xff
 8001da0:	4091      	lsls	r1, r2
 8001da2:	000a      	movs	r2, r1
 8001da4:	43d2      	mvns	r2, r2
 8001da6:	401a      	ands	r2, r3
 8001da8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	019b      	lsls	r3, r3, #6
 8001dae:	22ff      	movs	r2, #255	; 0xff
 8001db0:	401a      	ands	r2, r3
 8001db2:	1dfb      	adds	r3, r7, #7
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	0018      	movs	r0, r3
 8001db8:	2303      	movs	r3, #3
 8001dba:	4003      	ands	r3, r0
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dc0:	481f      	ldr	r0, [pc, #124]	; (8001e40 <__NVIC_SetPriority+0xd4>)
 8001dc2:	1dfb      	adds	r3, r7, #7
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	b25b      	sxtb	r3, r3
 8001dc8:	089b      	lsrs	r3, r3, #2
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	33c0      	adds	r3, #192	; 0xc0
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001dd2:	e031      	b.n	8001e38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	; (8001e44 <__NVIC_SetPriority+0xd8>)
 8001dd6:	1dfb      	adds	r3, r7, #7
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	0019      	movs	r1, r3
 8001ddc:	230f      	movs	r3, #15
 8001dde:	400b      	ands	r3, r1
 8001de0:	3b08      	subs	r3, #8
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	3306      	adds	r3, #6
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	18d3      	adds	r3, r2, r3
 8001dea:	3304      	adds	r3, #4
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	1dfa      	adds	r2, r7, #7
 8001df0:	7812      	ldrb	r2, [r2, #0]
 8001df2:	0011      	movs	r1, r2
 8001df4:	2203      	movs	r2, #3
 8001df6:	400a      	ands	r2, r1
 8001df8:	00d2      	lsls	r2, r2, #3
 8001dfa:	21ff      	movs	r1, #255	; 0xff
 8001dfc:	4091      	lsls	r1, r2
 8001dfe:	000a      	movs	r2, r1
 8001e00:	43d2      	mvns	r2, r2
 8001e02:	401a      	ands	r2, r3
 8001e04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	019b      	lsls	r3, r3, #6
 8001e0a:	22ff      	movs	r2, #255	; 0xff
 8001e0c:	401a      	ands	r2, r3
 8001e0e:	1dfb      	adds	r3, r7, #7
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	0018      	movs	r0, r3
 8001e14:	2303      	movs	r3, #3
 8001e16:	4003      	ands	r3, r0
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e1c:	4809      	ldr	r0, [pc, #36]	; (8001e44 <__NVIC_SetPriority+0xd8>)
 8001e1e:	1dfb      	adds	r3, r7, #7
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	001c      	movs	r4, r3
 8001e24:	230f      	movs	r3, #15
 8001e26:	4023      	ands	r3, r4
 8001e28:	3b08      	subs	r3, #8
 8001e2a:	089b      	lsrs	r3, r3, #2
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	3306      	adds	r3, #6
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	18c3      	adds	r3, r0, r3
 8001e34:	3304      	adds	r3, #4
 8001e36:	601a      	str	r2, [r3, #0]
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b003      	add	sp, #12
 8001e3e:	bd90      	pop	{r4, r7, pc}
 8001e40:	e000e100 	.word	0xe000e100
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	1e5a      	subs	r2, r3, #1
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	045b      	lsls	r3, r3, #17
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d301      	bcc.n	8001e60 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e010      	b.n	8001e82 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e60:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <SysTick_Config+0x44>)
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	3a01      	subs	r2, #1
 8001e66:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e68:	2301      	movs	r3, #1
 8001e6a:	425b      	negs	r3, r3
 8001e6c:	2103      	movs	r1, #3
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7ff ff7c 	bl	8001d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <SysTick_Config+0x44>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7a:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <SysTick_Config+0x44>)
 8001e7c:	2207      	movs	r2, #7
 8001e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	0018      	movs	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b002      	add	sp, #8
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	e000e010 	.word	0xe000e010

08001e90 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	210f      	movs	r1, #15
 8001e9c:	187b      	adds	r3, r7, r1
 8001e9e:	1c02      	adds	r2, r0, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	187b      	adds	r3, r7, r1
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b25b      	sxtb	r3, r3
 8001eaa:	0011      	movs	r1, r2
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7ff ff5d 	bl	8001d6c <__NVIC_SetPriority>
}
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b004      	add	sp, #16
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	0002      	movs	r2, r0
 8001ec2:	1dfb      	adds	r3, r7, #7
 8001ec4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec6:	1dfb      	adds	r3, r7, #7
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b25b      	sxtb	r3, r3
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff ff33 	bl	8001d38 <__NVIC_EnableIRQ>
}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b002      	add	sp, #8
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff ffaf 	bl	8001e48 <SysTick_Config>
 8001eea:	0003      	movs	r3, r0
}
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f02:	e155      	b.n	80021b0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2101      	movs	r1, #1
 8001f0a:	697a      	ldr	r2, [r7, #20]
 8001f0c:	4091      	lsls	r1, r2
 8001f0e:	000a      	movs	r2, r1
 8001f10:	4013      	ands	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d100      	bne.n	8001f1c <HAL_GPIO_Init+0x28>
 8001f1a:	e146      	b.n	80021aa <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2203      	movs	r2, #3
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d005      	beq.n	8001f34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d130      	bne.n	8001f96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	2203      	movs	r2, #3
 8001f40:	409a      	lsls	r2, r3
 8001f42:	0013      	movs	r3, r2
 8001f44:	43da      	mvns	r2, r3
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	409a      	lsls	r2, r3
 8001f56:	0013      	movs	r3, r2
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	0013      	movs	r3, r2
 8001f72:	43da      	mvns	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	091b      	lsrs	r3, r3, #4
 8001f80:	2201      	movs	r2, #1
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
 8001f88:	0013      	movs	r3, r2
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d017      	beq.n	8001fd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	0013      	movs	r3, r2
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	4013      	ands	r3, r2
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d123      	bne.n	8002026 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	08da      	lsrs	r2, r3, #3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3208      	adds	r2, #8
 8001fe6:	0092      	lsls	r2, r2, #2
 8001fe8:	58d3      	ldr	r3, [r2, r3]
 8001fea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2207      	movs	r2, #7
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	220f      	movs	r2, #15
 8001ff6:	409a      	lsls	r2, r3
 8001ff8:	0013      	movs	r3, r2
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4013      	ands	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2107      	movs	r1, #7
 800200a:	400b      	ands	r3, r1
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	409a      	lsls	r2, r3
 8002010:	0013      	movs	r3, r2
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	08da      	lsrs	r2, r3, #3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3208      	adds	r2, #8
 8002020:	0092      	lsls	r2, r2, #2
 8002022:	6939      	ldr	r1, [r7, #16]
 8002024:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	2203      	movs	r2, #3
 8002032:	409a      	lsls	r2, r3
 8002034:	0013      	movs	r3, r2
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2203      	movs	r2, #3
 8002044:	401a      	ands	r2, r3
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	409a      	lsls	r2, r3
 800204c:	0013      	movs	r3, r2
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4313      	orrs	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	23c0      	movs	r3, #192	; 0xc0
 8002060:	029b      	lsls	r3, r3, #10
 8002062:	4013      	ands	r3, r2
 8002064:	d100      	bne.n	8002068 <HAL_GPIO_Init+0x174>
 8002066:	e0a0      	b.n	80021aa <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002068:	4b57      	ldr	r3, [pc, #348]	; (80021c8 <HAL_GPIO_Init+0x2d4>)
 800206a:	699a      	ldr	r2, [r3, #24]
 800206c:	4b56      	ldr	r3, [pc, #344]	; (80021c8 <HAL_GPIO_Init+0x2d4>)
 800206e:	2101      	movs	r1, #1
 8002070:	430a      	orrs	r2, r1
 8002072:	619a      	str	r2, [r3, #24]
 8002074:	4b54      	ldr	r3, [pc, #336]	; (80021c8 <HAL_GPIO_Init+0x2d4>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	2201      	movs	r2, #1
 800207a:	4013      	ands	r3, r2
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002080:	4a52      	ldr	r2, [pc, #328]	; (80021cc <HAL_GPIO_Init+0x2d8>)
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	089b      	lsrs	r3, r3, #2
 8002086:	3302      	adds	r3, #2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	589b      	ldr	r3, [r3, r2]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	2203      	movs	r2, #3
 8002092:	4013      	ands	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	220f      	movs	r2, #15
 8002098:	409a      	lsls	r2, r3
 800209a:	0013      	movs	r3, r2
 800209c:	43da      	mvns	r2, r3
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4013      	ands	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	2390      	movs	r3, #144	; 0x90
 80020a8:	05db      	lsls	r3, r3, #23
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d019      	beq.n	80020e2 <HAL_GPIO_Init+0x1ee>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a47      	ldr	r2, [pc, #284]	; (80021d0 <HAL_GPIO_Init+0x2dc>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d013      	beq.n	80020de <HAL_GPIO_Init+0x1ea>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a46      	ldr	r2, [pc, #280]	; (80021d4 <HAL_GPIO_Init+0x2e0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00d      	beq.n	80020da <HAL_GPIO_Init+0x1e6>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a45      	ldr	r2, [pc, #276]	; (80021d8 <HAL_GPIO_Init+0x2e4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d007      	beq.n	80020d6 <HAL_GPIO_Init+0x1e2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a44      	ldr	r2, [pc, #272]	; (80021dc <HAL_GPIO_Init+0x2e8>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d101      	bne.n	80020d2 <HAL_GPIO_Init+0x1de>
 80020ce:	2304      	movs	r3, #4
 80020d0:	e008      	b.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020d2:	2305      	movs	r3, #5
 80020d4:	e006      	b.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020d6:	2303      	movs	r3, #3
 80020d8:	e004      	b.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020da:	2302      	movs	r3, #2
 80020dc:	e002      	b.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020e2:	2300      	movs	r3, #0
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	2103      	movs	r1, #3
 80020e8:	400a      	ands	r2, r1
 80020ea:	0092      	lsls	r2, r2, #2
 80020ec:	4093      	lsls	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020f4:	4935      	ldr	r1, [pc, #212]	; (80021cc <HAL_GPIO_Init+0x2d8>)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	089b      	lsrs	r3, r3, #2
 80020fa:	3302      	adds	r3, #2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002102:	4b37      	ldr	r3, [pc, #220]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	43da      	mvns	r2, r3
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	4013      	ands	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	2380      	movs	r3, #128	; 0x80
 8002118:	035b      	lsls	r3, r3, #13
 800211a:	4013      	ands	r3, r2
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002126:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800212c:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	43da      	mvns	r2, r3
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	4013      	ands	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	039b      	lsls	r3, r3, #14
 8002144:	4013      	ands	r3, r2
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002150:	4b23      	ldr	r3, [pc, #140]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002156:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	43da      	mvns	r2, r3
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	029b      	lsls	r3, r3, #10
 800216e:	4013      	ands	r3, r2
 8002170:	d003      	beq.n	800217a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800217a:	4b19      	ldr	r3, [pc, #100]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002180:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	43da      	mvns	r2, r3
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	4013      	ands	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	025b      	lsls	r3, r3, #9
 8002198:	4013      	ands	r3, r2
 800219a:	d003      	beq.n	80021a4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021a4:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <HAL_GPIO_Init+0x2ec>)
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	3301      	adds	r3, #1
 80021ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	40da      	lsrs	r2, r3
 80021b8:	1e13      	subs	r3, r2, #0
 80021ba:	d000      	beq.n	80021be <HAL_GPIO_Init+0x2ca>
 80021bc:	e6a2      	b.n	8001f04 <HAL_GPIO_Init+0x10>
  } 
}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	46c0      	nop			; (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b006      	add	sp, #24
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40010000 	.word	0x40010000
 80021d0:	48000400 	.word	0x48000400
 80021d4:	48000800 	.word	0x48000800
 80021d8:	48000c00 	.word	0x48000c00
 80021dc:	48001000 	.word	0x48001000
 80021e0:	40010400 	.word	0x40010400

080021e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	0008      	movs	r0, r1
 80021ee:	0011      	movs	r1, r2
 80021f0:	1cbb      	adds	r3, r7, #2
 80021f2:	1c02      	adds	r2, r0, #0
 80021f4:	801a      	strh	r2, [r3, #0]
 80021f6:	1c7b      	adds	r3, r7, #1
 80021f8:	1c0a      	adds	r2, r1, #0
 80021fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021fc:	1c7b      	adds	r3, r7, #1
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d004      	beq.n	800220e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002204:	1cbb      	adds	r3, r7, #2
 8002206:	881a      	ldrh	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800220c:	e003      	b.n	8002216 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800220e:	1cbb      	adds	r3, r7, #2
 8002210:	881a      	ldrh	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	46bd      	mov	sp, r7
 800221a:	b002      	add	sp, #8
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e082      	b.n	8002338 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2241      	movs	r2, #65	; 0x41
 8002236:	5c9b      	ldrb	r3, [r3, r2]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2240      	movs	r2, #64	; 0x40
 8002242:	2100      	movs	r1, #0
 8002244:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	0018      	movs	r0, r3
 800224a:	f7fe fd7b 	bl	8000d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2241      	movs	r2, #65	; 0x41
 8002252:	2124      	movs	r1, #36	; 0x24
 8002254:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2101      	movs	r1, #1
 8002262:	438a      	bics	r2, r1
 8002264:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4934      	ldr	r1, [pc, #208]	; (8002340 <HAL_I2C_Init+0x120>)
 8002270:	400a      	ands	r2, r1
 8002272:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4931      	ldr	r1, [pc, #196]	; (8002344 <HAL_I2C_Init+0x124>)
 8002280:	400a      	ands	r2, r1
 8002282:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d108      	bne.n	800229e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2180      	movs	r1, #128	; 0x80
 8002296:	0209      	lsls	r1, r1, #8
 8002298:	430a      	orrs	r2, r1
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	e007      	b.n	80022ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2184      	movs	r1, #132	; 0x84
 80022a8:	0209      	lsls	r1, r1, #8
 80022aa:	430a      	orrs	r2, r1
 80022ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d104      	bne.n	80022c0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2280      	movs	r2, #128	; 0x80
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	491f      	ldr	r1, [pc, #124]	; (8002348 <HAL_I2C_Init+0x128>)
 80022cc:	430a      	orrs	r2, r1
 80022ce:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	491a      	ldr	r1, [pc, #104]	; (8002344 <HAL_I2C_Init+0x124>)
 80022dc:	400a      	ands	r2, r1
 80022de:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691a      	ldr	r2, [r3, #16]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	431a      	orrs	r2, r3
 80022ea:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69d9      	ldr	r1, [r3, #28]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1a      	ldr	r2, [r3, #32]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2101      	movs	r1, #1
 8002316:	430a      	orrs	r2, r1
 8002318:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2241      	movs	r2, #65	; 0x41
 8002324:	2120      	movs	r1, #32
 8002326:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2242      	movs	r2, #66	; 0x42
 8002332:	2100      	movs	r1, #0
 8002334:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	0018      	movs	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	b002      	add	sp, #8
 800233e:	bd80      	pop	{r7, pc}
 8002340:	f0ffffff 	.word	0xf0ffffff
 8002344:	ffff7fff 	.word	0xffff7fff
 8002348:	02008000 	.word	0x02008000

0800234c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800234c:	b590      	push	{r4, r7, lr}
 800234e:	b089      	sub	sp, #36	; 0x24
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	0008      	movs	r0, r1
 8002356:	607a      	str	r2, [r7, #4]
 8002358:	0019      	movs	r1, r3
 800235a:	230a      	movs	r3, #10
 800235c:	18fb      	adds	r3, r7, r3
 800235e:	1c02      	adds	r2, r0, #0
 8002360:	801a      	strh	r2, [r3, #0]
 8002362:	2308      	movs	r3, #8
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	1c0a      	adds	r2, r1, #0
 8002368:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2241      	movs	r2, #65	; 0x41
 800236e:	5c9b      	ldrb	r3, [r3, r2]
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b20      	cmp	r3, #32
 8002374:	d000      	beq.n	8002378 <HAL_I2C_Master_Transmit+0x2c>
 8002376:	e0e7      	b.n	8002548 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2240      	movs	r2, #64	; 0x40
 800237c:	5c9b      	ldrb	r3, [r3, r2]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_I2C_Master_Transmit+0x3a>
 8002382:	2302      	movs	r3, #2
 8002384:	e0e1      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2240      	movs	r2, #64	; 0x40
 800238a:	2101      	movs	r1, #1
 800238c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800238e:	f7fe fe0b 	bl	8000fa8 <HAL_GetTick>
 8002392:	0003      	movs	r3, r0
 8002394:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	0219      	lsls	r1, r3, #8
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2319      	movs	r3, #25
 80023a2:	2201      	movs	r2, #1
 80023a4:	f000 fa04 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80023a8:	1e03      	subs	r3, r0, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0cc      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2241      	movs	r2, #65	; 0x41
 80023b4:	2121      	movs	r1, #33	; 0x21
 80023b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2242      	movs	r2, #66	; 0x42
 80023bc:	2110      	movs	r1, #16
 80023be:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2208      	movs	r2, #8
 80023d0:	18ba      	adds	r2, r7, r2
 80023d2:	8812      	ldrh	r2, [r2, #0]
 80023d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	2bff      	cmp	r3, #255	; 0xff
 80023e4:	d911      	bls.n	800240a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	22ff      	movs	r2, #255	; 0xff
 80023ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	045c      	lsls	r4, r3, #17
 80023f6:	230a      	movs	r3, #10
 80023f8:	18fb      	adds	r3, r7, r3
 80023fa:	8819      	ldrh	r1, [r3, #0]
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	4b55      	ldr	r3, [pc, #340]	; (8002554 <HAL_I2C_Master_Transmit+0x208>)
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	0023      	movs	r3, r4
 8002404:	f000 fc2e 	bl	8002c64 <I2C_TransferConfig>
 8002408:	e075      	b.n	80024f6 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240e:	b29a      	uxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002418:	b2da      	uxtb	r2, r3
 800241a:	2380      	movs	r3, #128	; 0x80
 800241c:	049c      	lsls	r4, r3, #18
 800241e:	230a      	movs	r3, #10
 8002420:	18fb      	adds	r3, r7, r3
 8002422:	8819      	ldrh	r1, [r3, #0]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	4b4b      	ldr	r3, [pc, #300]	; (8002554 <HAL_I2C_Master_Transmit+0x208>)
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	0023      	movs	r3, r4
 800242c:	f000 fc1a 	bl	8002c64 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002430:	e061      	b.n	80024f6 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	0018      	movs	r0, r3
 800243a:	f000 fa07 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 800243e:	1e03      	subs	r3, r0, #0
 8002440:	d001      	beq.n	8002446 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e081      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	781a      	ldrb	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002460:	b29b      	uxth	r3, r3
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d03a      	beq.n	80024f6 <HAL_I2C_Master_Transmit+0x1aa>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002484:	2b00      	cmp	r3, #0
 8002486:	d136      	bne.n	80024f6 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002488:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	0013      	movs	r3, r2
 8002492:	2200      	movs	r2, #0
 8002494:	2180      	movs	r1, #128	; 0x80
 8002496:	f000 f98b 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800249a:	1e03      	subs	r3, r0, #0
 800249c:	d001      	beq.n	80024a2 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e053      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	2bff      	cmp	r3, #255	; 0xff
 80024aa:	d911      	bls.n	80024d0 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	22ff      	movs	r2, #255	; 0xff
 80024b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	045c      	lsls	r4, r3, #17
 80024bc:	230a      	movs	r3, #10
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	8819      	ldrh	r1, [r3, #0]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	2300      	movs	r3, #0
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	0023      	movs	r3, r4
 80024ca:	f000 fbcb 	bl	8002c64 <I2C_TransferConfig>
 80024ce:	e012      	b.n	80024f6 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	2380      	movs	r3, #128	; 0x80
 80024e2:	049c      	lsls	r4, r3, #18
 80024e4:	230a      	movs	r3, #10
 80024e6:	18fb      	adds	r3, r7, r3
 80024e8:	8819      	ldrh	r1, [r3, #0]
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	2300      	movs	r3, #0
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	0023      	movs	r3, r4
 80024f2:	f000 fbb7 	bl	8002c64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d198      	bne.n	8002432 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	0018      	movs	r0, r3
 8002508:	f000 f9e6 	bl	80028d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800250c:	1e03      	subs	r3, r0, #0
 800250e:	d001      	beq.n	8002514 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e01a      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2220      	movs	r2, #32
 800251a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	490c      	ldr	r1, [pc, #48]	; (8002558 <HAL_I2C_Master_Transmit+0x20c>)
 8002528:	400a      	ands	r2, r1
 800252a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2241      	movs	r2, #65	; 0x41
 8002530:	2120      	movs	r1, #32
 8002532:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2242      	movs	r2, #66	; 0x42
 8002538:	2100      	movs	r1, #0
 800253a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2240      	movs	r2, #64	; 0x40
 8002540:	2100      	movs	r1, #0
 8002542:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	e000      	b.n	800254a <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002548:	2302      	movs	r3, #2
  }
}
 800254a:	0018      	movs	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	b007      	add	sp, #28
 8002550:	bd90      	pop	{r4, r7, pc}
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	80002000 	.word	0x80002000
 8002558:	fe00e800 	.word	0xfe00e800

0800255c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800255c:	b590      	push	{r4, r7, lr}
 800255e:	b089      	sub	sp, #36	; 0x24
 8002560:	af02      	add	r7, sp, #8
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	0008      	movs	r0, r1
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	0019      	movs	r1, r3
 800256a:	230a      	movs	r3, #10
 800256c:	18fb      	adds	r3, r7, r3
 800256e:	1c02      	adds	r2, r0, #0
 8002570:	801a      	strh	r2, [r3, #0]
 8002572:	2308      	movs	r3, #8
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	1c0a      	adds	r2, r1, #0
 8002578:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2241      	movs	r2, #65	; 0x41
 800257e:	5c9b      	ldrb	r3, [r3, r2]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b20      	cmp	r3, #32
 8002584:	d000      	beq.n	8002588 <HAL_I2C_Master_Receive+0x2c>
 8002586:	e0e8      	b.n	800275a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2240      	movs	r2, #64	; 0x40
 800258c:	5c9b      	ldrb	r3, [r3, r2]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d101      	bne.n	8002596 <HAL_I2C_Master_Receive+0x3a>
 8002592:	2302      	movs	r3, #2
 8002594:	e0e2      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2240      	movs	r2, #64	; 0x40
 800259a:	2101      	movs	r1, #1
 800259c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800259e:	f7fe fd03 	bl	8000fa8 <HAL_GetTick>
 80025a2:	0003      	movs	r3, r0
 80025a4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	0219      	lsls	r1, r3, #8
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2319      	movs	r3, #25
 80025b2:	2201      	movs	r2, #1
 80025b4:	f000 f8fc 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80025b8:	1e03      	subs	r3, r0, #0
 80025ba:	d001      	beq.n	80025c0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0cd      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2241      	movs	r2, #65	; 0x41
 80025c4:	2122      	movs	r1, #34	; 0x22
 80025c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2242      	movs	r2, #66	; 0x42
 80025cc:	2110      	movs	r1, #16
 80025ce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2208      	movs	r2, #8
 80025e0:	18ba      	adds	r2, r7, r2
 80025e2:	8812      	ldrh	r2, [r2, #0]
 80025e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	2bff      	cmp	r3, #255	; 0xff
 80025f4:	d911      	bls.n	800261a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	22ff      	movs	r2, #255	; 0xff
 80025fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002600:	b2da      	uxtb	r2, r3
 8002602:	2380      	movs	r3, #128	; 0x80
 8002604:	045c      	lsls	r4, r3, #17
 8002606:	230a      	movs	r3, #10
 8002608:	18fb      	adds	r3, r7, r3
 800260a:	8819      	ldrh	r1, [r3, #0]
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	4b55      	ldr	r3, [pc, #340]	; (8002764 <HAL_I2C_Master_Receive+0x208>)
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	0023      	movs	r3, r4
 8002614:	f000 fb26 	bl	8002c64 <I2C_TransferConfig>
 8002618:	e076      	b.n	8002708 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002628:	b2da      	uxtb	r2, r3
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	049c      	lsls	r4, r3, #18
 800262e:	230a      	movs	r3, #10
 8002630:	18fb      	adds	r3, r7, r3
 8002632:	8819      	ldrh	r1, [r3, #0]
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	4b4b      	ldr	r3, [pc, #300]	; (8002764 <HAL_I2C_Master_Receive+0x208>)
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	0023      	movs	r3, r4
 800263c:	f000 fb12 	bl	8002c64 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002640:	e062      	b.n	8002708 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	0018      	movs	r0, r3
 800264a:	f000 f989 	bl	8002960 <I2C_WaitOnRXNEFlagUntilTimeout>
 800264e:	1e03      	subs	r3, r0, #0
 8002650:	d001      	beq.n	8002656 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e082      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267e:	b29b      	uxth	r3, r3
 8002680:	3b01      	subs	r3, #1
 8002682:	b29a      	uxth	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268c:	b29b      	uxth	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d03a      	beq.n	8002708 <HAL_I2C_Master_Receive+0x1ac>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002696:	2b00      	cmp	r3, #0
 8002698:	d136      	bne.n	8002708 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800269a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	0013      	movs	r3, r2
 80026a4:	2200      	movs	r2, #0
 80026a6:	2180      	movs	r1, #128	; 0x80
 80026a8:	f000 f882 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80026ac:	1e03      	subs	r3, r0, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e053      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2bff      	cmp	r3, #255	; 0xff
 80026bc:	d911      	bls.n	80026e2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	22ff      	movs	r2, #255	; 0xff
 80026c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	045c      	lsls	r4, r3, #17
 80026ce:	230a      	movs	r3, #10
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	8819      	ldrh	r1, [r3, #0]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	2300      	movs	r3, #0
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	0023      	movs	r3, r4
 80026dc:	f000 fac2 	bl	8002c64 <I2C_TransferConfig>
 80026e0:	e012      	b.n	8002708 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	2380      	movs	r3, #128	; 0x80
 80026f4:	049c      	lsls	r4, r3, #18
 80026f6:	230a      	movs	r3, #10
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	8819      	ldrh	r1, [r3, #0]
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	2300      	movs	r3, #0
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	0023      	movs	r3, r4
 8002704:	f000 faae 	bl	8002c64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d197      	bne.n	8002642 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f8dd 	bl	80028d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800271e:	1e03      	subs	r3, r0, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e01a      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2220      	movs	r2, #32
 800272c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	490b      	ldr	r1, [pc, #44]	; (8002768 <HAL_I2C_Master_Receive+0x20c>)
 800273a:	400a      	ands	r2, r1
 800273c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2241      	movs	r2, #65	; 0x41
 8002742:	2120      	movs	r1, #32
 8002744:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2242      	movs	r2, #66	; 0x42
 800274a:	2100      	movs	r1, #0
 800274c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2240      	movs	r2, #64	; 0x40
 8002752:	2100      	movs	r1, #0
 8002754:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	e000      	b.n	800275c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800275a:	2302      	movs	r3, #2
  }
}
 800275c:	0018      	movs	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	b007      	add	sp, #28
 8002762:	bd90      	pop	{r4, r7, pc}
 8002764:	80002400 	.word	0x80002400
 8002768:	fe00e800 	.word	0xfe00e800

0800276c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	2202      	movs	r2, #2
 800277c:	4013      	ands	r3, r2
 800277e:	2b02      	cmp	r3, #2
 8002780:	d103      	bne.n	800278a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2200      	movs	r2, #0
 8002788:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	2201      	movs	r2, #1
 8002792:	4013      	ands	r3, r2
 8002794:	2b01      	cmp	r3, #1
 8002796:	d007      	beq.n	80027a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2101      	movs	r1, #1
 80027a4:	430a      	orrs	r2, r1
 80027a6:	619a      	str	r2, [r3, #24]
  }
}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b002      	add	sp, #8
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	1dfb      	adds	r3, r7, #7
 80027be:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027c0:	e030      	b.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	d02d      	beq.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c8:	f7fe fbee 	bl	8000fa8 <HAL_GetTick>
 80027cc:	0002      	movs	r2, r0
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d302      	bcc.n	80027de <I2C_WaitOnFlagUntilTimeout+0x2e>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d122      	bne.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	4013      	ands	r3, r2
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	425a      	negs	r2, r3
 80027ee:	4153      	adcs	r3, r2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	001a      	movs	r2, r3
 80027f4:	1dfb      	adds	r3, r7, #7
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d113      	bne.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	2220      	movs	r2, #32
 8002802:	431a      	orrs	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2241      	movs	r2, #65	; 0x41
 800280c:	2120      	movs	r1, #32
 800280e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2242      	movs	r2, #66	; 0x42
 8002814:	2100      	movs	r1, #0
 8002816:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2240      	movs	r2, #64	; 0x40
 800281c:	2100      	movs	r1, #0
 800281e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e00f      	b.n	8002844 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	425a      	negs	r2, r3
 8002834:	4153      	adcs	r3, r2
 8002836:	b2db      	uxtb	r3, r3
 8002838:	001a      	movs	r2, r3
 800283a:	1dfb      	adds	r3, r7, #7
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d0bf      	beq.n	80027c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	0018      	movs	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	b004      	add	sp, #16
 800284a:	bd80      	pop	{r7, pc}

0800284c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002858:	e032      	b.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 f8ff 	bl	8002a64 <I2C_IsErrorOccurred>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e030      	b.n	80028d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	3301      	adds	r3, #1
 8002872:	d025      	beq.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002874:	f7fe fb98 	bl	8000fa8 <HAL_GetTick>
 8002878:	0002      	movs	r2, r0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	429a      	cmp	r2, r3
 8002882:	d302      	bcc.n	800288a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d11a      	bne.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2202      	movs	r2, #2
 8002892:	4013      	ands	r3, r2
 8002894:	2b02      	cmp	r3, #2
 8002896:	d013      	beq.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289c:	2220      	movs	r2, #32
 800289e:	431a      	orrs	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2241      	movs	r2, #65	; 0x41
 80028a8:	2120      	movs	r1, #32
 80028aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2242      	movs	r2, #66	; 0x42
 80028b0:	2100      	movs	r1, #0
 80028b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2240      	movs	r2, #64	; 0x40
 80028b8:	2100      	movs	r1, #0
 80028ba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e007      	b.n	80028d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	2202      	movs	r2, #2
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d1c5      	bne.n	800285a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	0018      	movs	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b004      	add	sp, #16
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e4:	e02f      	b.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	0018      	movs	r0, r3
 80028ee:	f000 f8b9 	bl	8002a64 <I2C_IsErrorOccurred>
 80028f2:	1e03      	subs	r3, r0, #0
 80028f4:	d001      	beq.n	80028fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e02d      	b.n	8002956 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028fa:	f7fe fb55 	bl	8000fa8 <HAL_GetTick>
 80028fe:	0002      	movs	r2, r0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	429a      	cmp	r2, r3
 8002908:	d302      	bcc.n	8002910 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d11a      	bne.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2220      	movs	r2, #32
 8002918:	4013      	ands	r3, r2
 800291a:	2b20      	cmp	r3, #32
 800291c:	d013      	beq.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002922:	2220      	movs	r2, #32
 8002924:	431a      	orrs	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2241      	movs	r2, #65	; 0x41
 800292e:	2120      	movs	r1, #32
 8002930:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2242      	movs	r2, #66	; 0x42
 8002936:	2100      	movs	r1, #0
 8002938:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2240      	movs	r2, #64	; 0x40
 800293e:	2100      	movs	r1, #0
 8002940:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e007      	b.n	8002956 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	2220      	movs	r2, #32
 800294e:	4013      	ands	r3, r2
 8002950:	2b20      	cmp	r3, #32
 8002952:	d1c8      	bne.n	80028e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	0018      	movs	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	b004      	add	sp, #16
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800296c:	e06b      	b.n	8002a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	0018      	movs	r0, r3
 8002976:	f000 f875 	bl	8002a64 <I2C_IsErrorOccurred>
 800297a:	1e03      	subs	r3, r0, #0
 800297c:	d001      	beq.n	8002982 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e069      	b.n	8002a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2220      	movs	r2, #32
 800298a:	4013      	ands	r3, r2
 800298c:	2b20      	cmp	r3, #32
 800298e:	d138      	bne.n	8002a02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2204      	movs	r2, #4
 8002998:	4013      	ands	r3, r2
 800299a:	2b04      	cmp	r3, #4
 800299c:	d105      	bne.n	80029aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	e055      	b.n	8002a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2210      	movs	r2, #16
 80029b2:	4013      	ands	r3, r2
 80029b4:	2b10      	cmp	r3, #16
 80029b6:	d107      	bne.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2210      	movs	r2, #16
 80029be:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2204      	movs	r2, #4
 80029c4:	645a      	str	r2, [r3, #68]	; 0x44
 80029c6:	e002      	b.n	80029ce <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2220      	movs	r2, #32
 80029d4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	491f      	ldr	r1, [pc, #124]	; (8002a60 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80029e2:	400a      	ands	r2, r1
 80029e4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2241      	movs	r2, #65	; 0x41
 80029ea:	2120      	movs	r1, #32
 80029ec:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2242      	movs	r2, #66	; 0x42
 80029f2:	2100      	movs	r1, #0
 80029f4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2240      	movs	r2, #64	; 0x40
 80029fa:	2100      	movs	r1, #0
 80029fc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e029      	b.n	8002a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a02:	f7fe fad1 	bl	8000fa8 <HAL_GetTick>
 8002a06:	0002      	movs	r2, r0
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d302      	bcc.n	8002a18 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d116      	bne.n	8002a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2204      	movs	r2, #4
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d00f      	beq.n	8002a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2241      	movs	r2, #65	; 0x41
 8002a36:	2120      	movs	r1, #32
 8002a38:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2240      	movs	r2, #64	; 0x40
 8002a3e:	2100      	movs	r1, #0
 8002a40:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e007      	b.n	8002a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d18c      	bne.n	800296e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	0018      	movs	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b004      	add	sp, #16
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	fe00e800 	.word	0xfe00e800

08002a64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b08b      	sub	sp, #44	; 0x2c
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a70:	2327      	movs	r3, #39	; 0x27
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	2200      	movs	r2, #0
 8002a76:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a80:	2300      	movs	r3, #0
 8002a82:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	2210      	movs	r2, #16
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <I2C_IsErrorOccurred+0x2e>
 8002a90:	e082      	b.n	8002b98 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2210      	movs	r2, #16
 8002a98:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a9a:	e060      	b.n	8002b5e <I2C_IsErrorOccurred+0xfa>
 8002a9c:	2427      	movs	r4, #39	; 0x27
 8002a9e:	193b      	adds	r3, r7, r4
 8002aa0:	193a      	adds	r2, r7, r4
 8002aa2:	7812      	ldrb	r2, [r2, #0]
 8002aa4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	d058      	beq.n	8002b5e <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002aac:	f7fe fa7c 	bl	8000fa8 <HAL_GetTick>
 8002ab0:	0002      	movs	r2, r0
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d306      	bcc.n	8002aca <I2C_IsErrorOccurred+0x66>
 8002abc:	193b      	adds	r3, r7, r4
 8002abe:	193a      	adds	r2, r7, r4
 8002ac0:	7812      	ldrb	r2, [r2, #0]
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d149      	bne.n	8002b5e <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	01db      	lsls	r3, r3, #7
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ad8:	2013      	movs	r0, #19
 8002ada:	183b      	adds	r3, r7, r0
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	2142      	movs	r1, #66	; 0x42
 8002ae0:	5c52      	ldrb	r2, [r2, r1]
 8002ae2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699a      	ldr	r2, [r3, #24]
 8002aea:	2380      	movs	r3, #128	; 0x80
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	401a      	ands	r2, r3
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d126      	bne.n	8002b46 <I2C_IsErrorOccurred+0xe2>
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	2380      	movs	r3, #128	; 0x80
 8002afc:	01db      	lsls	r3, r3, #7
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d021      	beq.n	8002b46 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8002b02:	183b      	adds	r3, r7, r0
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d01d      	beq.n	8002b46 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2180      	movs	r1, #128	; 0x80
 8002b16:	01c9      	lsls	r1, r1, #7
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b1c:	f7fe fa44 	bl	8000fa8 <HAL_GetTick>
 8002b20:	0003      	movs	r3, r0
 8002b22:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b24:	e00f      	b.n	8002b46 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b26:	f7fe fa3f 	bl	8000fa8 <HAL_GetTick>
 8002b2a:	0002      	movs	r2, r0
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b19      	cmp	r3, #25
 8002b32:	d908      	bls.n	8002b46 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	2220      	movs	r2, #32
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002b3c:	2327      	movs	r3, #39	; 0x27
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	2201      	movs	r2, #1
 8002b42:	701a      	strb	r2, [r3, #0]

              break;
 8002b44:	e00b      	b.n	8002b5e <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2127      	movs	r1, #39	; 0x27
 8002b52:	187a      	adds	r2, r7, r1
 8002b54:	1879      	adds	r1, r7, r1
 8002b56:	7809      	ldrb	r1, [r1, #0]
 8002b58:	7011      	strb	r1, [r2, #0]
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d1e3      	bne.n	8002b26 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	2220      	movs	r2, #32
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d004      	beq.n	8002b76 <I2C_IsErrorOccurred+0x112>
 8002b6c:	2327      	movs	r3, #39	; 0x27
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d092      	beq.n	8002a9c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b76:	2327      	movs	r3, #39	; 0x27
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d103      	bne.n	8002b88 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2220      	movs	r2, #32
 8002b86:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b88:	6a3b      	ldr	r3, [r7, #32]
 8002b8a:	2204      	movs	r2, #4
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b90:	2327      	movs	r3, #39	; 0x27
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2201      	movs	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d00c      	beq.n	8002bc4 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	2201      	movs	r2, #1
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2280      	movs	r2, #128	; 0x80
 8002bb8:	0052      	lsls	r2, r2, #1
 8002bba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bbc:	2327      	movs	r3, #39	; 0x27
 8002bbe:	18fb      	adds	r3, r7, r3
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	2380      	movs	r3, #128	; 0x80
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d00c      	beq.n	8002be8 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	2208      	movs	r2, #8
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2280      	movs	r2, #128	; 0x80
 8002bdc:	00d2      	lsls	r2, r2, #3
 8002bde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002be0:	2327      	movs	r3, #39	; 0x27
 8002be2:	18fb      	adds	r3, r7, r3
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	2380      	movs	r3, #128	; 0x80
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d00c      	beq.n	8002c0c <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2280      	movs	r2, #128	; 0x80
 8002c00:	0092      	lsls	r2, r2, #2
 8002c02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c04:	2327      	movs	r3, #39	; 0x27
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002c0c:	2327      	movs	r3, #39	; 0x27
 8002c0e:	18fb      	adds	r3, r7, r3
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01d      	beq.n	8002c52 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f7ff fda7 	bl	800276c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	490d      	ldr	r1, [pc, #52]	; (8002c60 <I2C_IsErrorOccurred+0x1fc>)
 8002c2a:	400a      	ands	r2, r1
 8002c2c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	431a      	orrs	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2241      	movs	r2, #65	; 0x41
 8002c3e:	2120      	movs	r1, #32
 8002c40:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2242      	movs	r2, #66	; 0x42
 8002c46:	2100      	movs	r1, #0
 8002c48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2240      	movs	r2, #64	; 0x40
 8002c4e:	2100      	movs	r1, #0
 8002c50:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002c52:	2327      	movs	r3, #39	; 0x27
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	781b      	ldrb	r3, [r3, #0]
}
 8002c58:	0018      	movs	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b00b      	add	sp, #44	; 0x2c
 8002c5e:	bd90      	pop	{r4, r7, pc}
 8002c60:	fe00e800 	.word	0xfe00e800

08002c64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c64:	b590      	push	{r4, r7, lr}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	0008      	movs	r0, r1
 8002c6e:	0011      	movs	r1, r2
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	240a      	movs	r4, #10
 8002c74:	193b      	adds	r3, r7, r4
 8002c76:	1c02      	adds	r2, r0, #0
 8002c78:	801a      	strh	r2, [r3, #0]
 8002c7a:	2009      	movs	r0, #9
 8002c7c:	183b      	adds	r3, r7, r0
 8002c7e:	1c0a      	adds	r2, r1, #0
 8002c80:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c82:	193b      	adds	r3, r7, r4
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	059b      	lsls	r3, r3, #22
 8002c88:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c8a:	183b      	adds	r3, r7, r0
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	0419      	lsls	r1, r3, #16
 8002c90:	23ff      	movs	r3, #255	; 0xff
 8002c92:	041b      	lsls	r3, r3, #16
 8002c94:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c96:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cae:	0d51      	lsrs	r1, r2, #21
 8002cb0:	2280      	movs	r2, #128	; 0x80
 8002cb2:	00d2      	lsls	r2, r2, #3
 8002cb4:	400a      	ands	r2, r1
 8002cb6:	4907      	ldr	r1, [pc, #28]	; (8002cd4 <I2C_TransferConfig+0x70>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	43d2      	mvns	r2, r2
 8002cbc:	401a      	ands	r2, r3
 8002cbe:	0011      	movs	r1, r2
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b007      	add	sp, #28
 8002cd0:	bd90      	pop	{r4, r7, pc}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	03ff63ff 	.word	0x03ff63ff

08002cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2241      	movs	r2, #65	; 0x41
 8002ce6:	5c9b      	ldrb	r3, [r3, r2]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d138      	bne.n	8002d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2240      	movs	r2, #64	; 0x40
 8002cf2:	5c9b      	ldrb	r3, [r3, r2]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d101      	bne.n	8002cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e032      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2240      	movs	r2, #64	; 0x40
 8002d00:	2101      	movs	r1, #1
 8002d02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2241      	movs	r2, #65	; 0x41
 8002d08:	2124      	movs	r1, #36	; 0x24
 8002d0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2101      	movs	r1, #1
 8002d18:	438a      	bics	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4911      	ldr	r1, [pc, #68]	; (8002d6c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002d28:	400a      	ands	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2101      	movs	r1, #1
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2241      	movs	r2, #65	; 0x41
 8002d50:	2120      	movs	r1, #32
 8002d52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2240      	movs	r2, #64	; 0x40
 8002d58:	2100      	movs	r1, #0
 8002d5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e000      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d60:	2302      	movs	r3, #2
  }
}
 8002d62:	0018      	movs	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b002      	add	sp, #8
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	46c0      	nop			; (mov r8, r8)
 8002d6c:	ffffefff 	.word	0xffffefff

08002d70 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2241      	movs	r2, #65	; 0x41
 8002d7e:	5c9b      	ldrb	r3, [r3, r2]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d139      	bne.n	8002dfa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2240      	movs	r2, #64	; 0x40
 8002d8a:	5c9b      	ldrb	r3, [r3, r2]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e033      	b.n	8002dfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2240      	movs	r2, #64	; 0x40
 8002d98:	2101      	movs	r1, #1
 8002d9a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2241      	movs	r2, #65	; 0x41
 8002da0:	2124      	movs	r1, #36	; 0x24
 8002da2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2101      	movs	r1, #1
 8002db0:	438a      	bics	r2, r1
 8002db2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4a11      	ldr	r2, [pc, #68]	; (8002e04 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2101      	movs	r1, #1
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2241      	movs	r2, #65	; 0x41
 8002dea:	2120      	movs	r1, #32
 8002dec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2240      	movs	r2, #64	; 0x40
 8002df2:	2100      	movs	r1, #0
 8002df4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	e000      	b.n	8002dfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002dfa:	2302      	movs	r3, #2
  }
}
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	b004      	add	sp, #16
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	fffff0ff 	.word	0xfffff0ff

08002e08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d102      	bne.n	8002e1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	f000 fb76 	bl	8003508 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	d100      	bne.n	8002e28 <HAL_RCC_OscConfig+0x20>
 8002e26:	e08e      	b.n	8002f46 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e28:	4bc5      	ldr	r3, [pc, #788]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	220c      	movs	r2, #12
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d00e      	beq.n	8002e52 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e34:	4bc2      	ldr	r3, [pc, #776]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	220c      	movs	r2, #12
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d117      	bne.n	8002e70 <HAL_RCC_OscConfig+0x68>
 8002e40:	4bbf      	ldr	r3, [pc, #764]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	23c0      	movs	r3, #192	; 0xc0
 8002e46:	025b      	lsls	r3, r3, #9
 8002e48:	401a      	ands	r2, r3
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	025b      	lsls	r3, r3, #9
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d10e      	bne.n	8002e70 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e52:	4bbb      	ldr	r3, [pc, #748]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	029b      	lsls	r3, r3, #10
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d100      	bne.n	8002e60 <HAL_RCC_OscConfig+0x58>
 8002e5e:	e071      	b.n	8002f44 <HAL_RCC_OscConfig+0x13c>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d000      	beq.n	8002e6a <HAL_RCC_OscConfig+0x62>
 8002e68:	e06c      	b.n	8002f44 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f000 fb4c 	bl	8003508 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d107      	bne.n	8002e88 <HAL_RCC_OscConfig+0x80>
 8002e78:	4bb1      	ldr	r3, [pc, #708]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4bb0      	ldr	r3, [pc, #704]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e7e:	2180      	movs	r1, #128	; 0x80
 8002e80:	0249      	lsls	r1, r1, #9
 8002e82:	430a      	orrs	r2, r1
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	e02f      	b.n	8002ee8 <HAL_RCC_OscConfig+0xe0>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10c      	bne.n	8002eaa <HAL_RCC_OscConfig+0xa2>
 8002e90:	4bab      	ldr	r3, [pc, #684]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4baa      	ldr	r3, [pc, #680]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e96:	49ab      	ldr	r1, [pc, #684]	; (8003144 <HAL_RCC_OscConfig+0x33c>)
 8002e98:	400a      	ands	r2, r1
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	4ba8      	ldr	r3, [pc, #672]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4ba7      	ldr	r3, [pc, #668]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ea2:	49a9      	ldr	r1, [pc, #676]	; (8003148 <HAL_RCC_OscConfig+0x340>)
 8002ea4:	400a      	ands	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e01e      	b.n	8002ee8 <HAL_RCC_OscConfig+0xe0>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b05      	cmp	r3, #5
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_RCC_OscConfig+0xc8>
 8002eb2:	4ba3      	ldr	r3, [pc, #652]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	4ba2      	ldr	r3, [pc, #648]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002eb8:	2180      	movs	r1, #128	; 0x80
 8002eba:	02c9      	lsls	r1, r1, #11
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	4b9f      	ldr	r3, [pc, #636]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4b9e      	ldr	r3, [pc, #632]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ec6:	2180      	movs	r1, #128	; 0x80
 8002ec8:	0249      	lsls	r1, r1, #9
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	e00b      	b.n	8002ee8 <HAL_RCC_OscConfig+0xe0>
 8002ed0:	4b9b      	ldr	r3, [pc, #620]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b9a      	ldr	r3, [pc, #616]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ed6:	499b      	ldr	r1, [pc, #620]	; (8003144 <HAL_RCC_OscConfig+0x33c>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	4b98      	ldr	r3, [pc, #608]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	4b97      	ldr	r3, [pc, #604]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ee2:	4999      	ldr	r1, [pc, #612]	; (8003148 <HAL_RCC_OscConfig+0x340>)
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d014      	beq.n	8002f1a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe f85a 	bl	8000fa8 <HAL_GetTick>
 8002ef4:	0003      	movs	r3, r0
 8002ef6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002efa:	f7fe f855 	bl	8000fa8 <HAL_GetTick>
 8002efe:	0002      	movs	r2, r0
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b64      	cmp	r3, #100	; 0x64
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e2fd      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0c:	4b8c      	ldr	r3, [pc, #560]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	2380      	movs	r3, #128	; 0x80
 8002f12:	029b      	lsls	r3, r3, #10
 8002f14:	4013      	ands	r3, r2
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0xf2>
 8002f18:	e015      	b.n	8002f46 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1a:	f7fe f845 	bl	8000fa8 <HAL_GetTick>
 8002f1e:	0003      	movs	r3, r0
 8002f20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f24:	f7fe f840 	bl	8000fa8 <HAL_GetTick>
 8002f28:	0002      	movs	r2, r0
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b64      	cmp	r3, #100	; 0x64
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e2e8      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f36:	4b82      	ldr	r3, [pc, #520]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	2380      	movs	r3, #128	; 0x80
 8002f3c:	029b      	lsls	r3, r3, #10
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x11c>
 8002f42:	e000      	b.n	8002f46 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f44:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d100      	bne.n	8002f52 <HAL_RCC_OscConfig+0x14a>
 8002f50:	e06c      	b.n	800302c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f52:	4b7b      	ldr	r3, [pc, #492]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	220c      	movs	r2, #12
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d00e      	beq.n	8002f7a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f5c:	4b78      	ldr	r3, [pc, #480]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	220c      	movs	r2, #12
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d11f      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x1a0>
 8002f68:	4b75      	ldr	r3, [pc, #468]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	23c0      	movs	r3, #192	; 0xc0
 8002f6e:	025b      	lsls	r3, r3, #9
 8002f70:	401a      	ands	r2, r3
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	021b      	lsls	r3, r3, #8
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d116      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f7a:	4b71      	ldr	r3, [pc, #452]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_OscConfig+0x188>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d001      	beq.n	8002f90 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e2bb      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f90:	4b6b      	ldr	r3, [pc, #428]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	22f8      	movs	r2, #248	; 0xf8
 8002f96:	4393      	bics	r3, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	00da      	lsls	r2, r3, #3
 8002fa0:	4b67      	ldr	r3, [pc, #412]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa6:	e041      	b.n	800302c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d024      	beq.n	8002ffa <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb0:	4b63      	ldr	r3, [pc, #396]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4b62      	ldr	r3, [pc, #392]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7fd fff4 	bl	8000fa8 <HAL_GetTick>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc6:	f7fd ffef 	bl	8000fa8 <HAL_GetTick>
 8002fca:	0002      	movs	r2, r0
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e297      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd8:	4b59      	ldr	r3, [pc, #356]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d0f1      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe2:	4b57      	ldr	r3, [pc, #348]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	22f8      	movs	r2, #248	; 0xf8
 8002fe8:	4393      	bics	r3, r2
 8002fea:	0019      	movs	r1, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	00da      	lsls	r2, r3, #3
 8002ff2:	4b53      	ldr	r3, [pc, #332]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	e018      	b.n	800302c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ffa:	4b51      	ldr	r3, [pc, #324]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	4b50      	ldr	r3, [pc, #320]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003000:	2101      	movs	r1, #1
 8003002:	438a      	bics	r2, r1
 8003004:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003006:	f7fd ffcf 	bl	8000fa8 <HAL_GetTick>
 800300a:	0003      	movs	r3, r0
 800300c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003010:	f7fd ffca 	bl	8000fa8 <HAL_GetTick>
 8003014:	0002      	movs	r2, r0
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e272      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003022:	4b47      	ldr	r3, [pc, #284]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2202      	movs	r2, #2
 8003028:	4013      	ands	r3, r2
 800302a:	d1f1      	bne.n	8003010 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2208      	movs	r2, #8
 8003032:	4013      	ands	r3, r2
 8003034:	d036      	beq.n	80030a4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d019      	beq.n	8003072 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800303e:	4b40      	ldr	r3, [pc, #256]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003040:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003042:	4b3f      	ldr	r3, [pc, #252]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003044:	2101      	movs	r1, #1
 8003046:	430a      	orrs	r2, r1
 8003048:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800304a:	f7fd ffad 	bl	8000fa8 <HAL_GetTick>
 800304e:	0003      	movs	r3, r0
 8003050:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003054:	f7fd ffa8 	bl	8000fa8 <HAL_GetTick>
 8003058:	0002      	movs	r2, r0
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e250      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	4b36      	ldr	r3, [pc, #216]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	2202      	movs	r2, #2
 800306c:	4013      	ands	r3, r2
 800306e:	d0f1      	beq.n	8003054 <HAL_RCC_OscConfig+0x24c>
 8003070:	e018      	b.n	80030a4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003072:	4b33      	ldr	r3, [pc, #204]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003074:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003076:	4b32      	ldr	r3, [pc, #200]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003078:	2101      	movs	r1, #1
 800307a:	438a      	bics	r2, r1
 800307c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800307e:	f7fd ff93 	bl	8000fa8 <HAL_GetTick>
 8003082:	0003      	movs	r3, r0
 8003084:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003088:	f7fd ff8e 	bl	8000fa8 <HAL_GetTick>
 800308c:	0002      	movs	r2, r0
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e236      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800309a:	4b29      	ldr	r3, [pc, #164]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	2202      	movs	r2, #2
 80030a0:	4013      	ands	r3, r2
 80030a2:	d1f1      	bne.n	8003088 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2204      	movs	r2, #4
 80030aa:	4013      	ands	r3, r2
 80030ac:	d100      	bne.n	80030b0 <HAL_RCC_OscConfig+0x2a8>
 80030ae:	e0b5      	b.n	800321c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030b0:	201f      	movs	r0, #31
 80030b2:	183b      	adds	r3, r7, r0
 80030b4:	2200      	movs	r2, #0
 80030b6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030b8:	4b21      	ldr	r3, [pc, #132]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	055b      	lsls	r3, r3, #21
 80030c0:	4013      	ands	r3, r2
 80030c2:	d110      	bne.n	80030e6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c4:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 80030c6:	69da      	ldr	r2, [r3, #28]
 80030c8:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 80030ca:	2180      	movs	r1, #128	; 0x80
 80030cc:	0549      	lsls	r1, r1, #21
 80030ce:	430a      	orrs	r2, r1
 80030d0:	61da      	str	r2, [r3, #28]
 80030d2:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	055b      	lsls	r3, r3, #21
 80030da:	4013      	ands	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030e0:	183b      	adds	r3, r7, r0
 80030e2:	2201      	movs	r2, #1
 80030e4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e6:	4b19      	ldr	r3, [pc, #100]	; (800314c <HAL_RCC_OscConfig+0x344>)
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	2380      	movs	r3, #128	; 0x80
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4013      	ands	r3, r2
 80030f0:	d11a      	bne.n	8003128 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030f2:	4b16      	ldr	r3, [pc, #88]	; (800314c <HAL_RCC_OscConfig+0x344>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b15      	ldr	r3, [pc, #84]	; (800314c <HAL_RCC_OscConfig+0x344>)
 80030f8:	2180      	movs	r1, #128	; 0x80
 80030fa:	0049      	lsls	r1, r1, #1
 80030fc:	430a      	orrs	r2, r1
 80030fe:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003100:	f7fd ff52 	bl	8000fa8 <HAL_GetTick>
 8003104:	0003      	movs	r3, r0
 8003106:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800310a:	f7fd ff4d 	bl	8000fa8 <HAL_GetTick>
 800310e:	0002      	movs	r2, r0
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b64      	cmp	r3, #100	; 0x64
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e1f5      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311c:	4b0b      	ldr	r3, [pc, #44]	; (800314c <HAL_RCC_OscConfig+0x344>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	2380      	movs	r3, #128	; 0x80
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4013      	ands	r3, r2
 8003126:	d0f0      	beq.n	800310a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d10f      	bne.n	8003150 <HAL_RCC_OscConfig+0x348>
 8003130:	4b03      	ldr	r3, [pc, #12]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003132:	6a1a      	ldr	r2, [r3, #32]
 8003134:	4b02      	ldr	r3, [pc, #8]	; (8003140 <HAL_RCC_OscConfig+0x338>)
 8003136:	2101      	movs	r1, #1
 8003138:	430a      	orrs	r2, r1
 800313a:	621a      	str	r2, [r3, #32]
 800313c:	e036      	b.n	80031ac <HAL_RCC_OscConfig+0x3a4>
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	40021000 	.word	0x40021000
 8003144:	fffeffff 	.word	0xfffeffff
 8003148:	fffbffff 	.word	0xfffbffff
 800314c:	40007000 	.word	0x40007000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10c      	bne.n	8003172 <HAL_RCC_OscConfig+0x36a>
 8003158:	4bca      	ldr	r3, [pc, #808]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800315a:	6a1a      	ldr	r2, [r3, #32]
 800315c:	4bc9      	ldr	r3, [pc, #804]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800315e:	2101      	movs	r1, #1
 8003160:	438a      	bics	r2, r1
 8003162:	621a      	str	r2, [r3, #32]
 8003164:	4bc7      	ldr	r3, [pc, #796]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003166:	6a1a      	ldr	r2, [r3, #32]
 8003168:	4bc6      	ldr	r3, [pc, #792]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800316a:	2104      	movs	r1, #4
 800316c:	438a      	bics	r2, r1
 800316e:	621a      	str	r2, [r3, #32]
 8003170:	e01c      	b.n	80031ac <HAL_RCC_OscConfig+0x3a4>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b05      	cmp	r3, #5
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x38c>
 800317a:	4bc2      	ldr	r3, [pc, #776]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800317c:	6a1a      	ldr	r2, [r3, #32]
 800317e:	4bc1      	ldr	r3, [pc, #772]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003180:	2104      	movs	r1, #4
 8003182:	430a      	orrs	r2, r1
 8003184:	621a      	str	r2, [r3, #32]
 8003186:	4bbf      	ldr	r3, [pc, #764]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003188:	6a1a      	ldr	r2, [r3, #32]
 800318a:	4bbe      	ldr	r3, [pc, #760]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800318c:	2101      	movs	r1, #1
 800318e:	430a      	orrs	r2, r1
 8003190:	621a      	str	r2, [r3, #32]
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0x3a4>
 8003194:	4bbb      	ldr	r3, [pc, #748]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003196:	6a1a      	ldr	r2, [r3, #32]
 8003198:	4bba      	ldr	r3, [pc, #744]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800319a:	2101      	movs	r1, #1
 800319c:	438a      	bics	r2, r1
 800319e:	621a      	str	r2, [r3, #32]
 80031a0:	4bb8      	ldr	r3, [pc, #736]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80031a2:	6a1a      	ldr	r2, [r3, #32]
 80031a4:	4bb7      	ldr	r3, [pc, #732]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80031a6:	2104      	movs	r1, #4
 80031a8:	438a      	bics	r2, r1
 80031aa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d014      	beq.n	80031de <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b4:	f7fd fef8 	bl	8000fa8 <HAL_GetTick>
 80031b8:	0003      	movs	r3, r0
 80031ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031bc:	e009      	b.n	80031d2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031be:	f7fd fef3 	bl	8000fa8 <HAL_GetTick>
 80031c2:	0002      	movs	r2, r0
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	4aaf      	ldr	r2, [pc, #700]	; (8003488 <HAL_RCC_OscConfig+0x680>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e19a      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d2:	4bac      	ldr	r3, [pc, #688]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	2202      	movs	r2, #2
 80031d8:	4013      	ands	r3, r2
 80031da:	d0f0      	beq.n	80031be <HAL_RCC_OscConfig+0x3b6>
 80031dc:	e013      	b.n	8003206 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031de:	f7fd fee3 	bl	8000fa8 <HAL_GetTick>
 80031e2:	0003      	movs	r3, r0
 80031e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e6:	e009      	b.n	80031fc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031e8:	f7fd fede 	bl	8000fa8 <HAL_GetTick>
 80031ec:	0002      	movs	r2, r0
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	4aa5      	ldr	r2, [pc, #660]	; (8003488 <HAL_RCC_OscConfig+0x680>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e185      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fc:	4ba1      	ldr	r3, [pc, #644]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	2202      	movs	r2, #2
 8003202:	4013      	ands	r3, r2
 8003204:	d1f0      	bne.n	80031e8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003206:	231f      	movs	r3, #31
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d105      	bne.n	800321c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003210:	4b9c      	ldr	r3, [pc, #624]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003212:	69da      	ldr	r2, [r3, #28]
 8003214:	4b9b      	ldr	r3, [pc, #620]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003216:	499d      	ldr	r1, [pc, #628]	; (800348c <HAL_RCC_OscConfig+0x684>)
 8003218:	400a      	ands	r2, r1
 800321a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2210      	movs	r2, #16
 8003222:	4013      	ands	r3, r2
 8003224:	d063      	beq.n	80032ee <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d12a      	bne.n	8003284 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800322e:	4b95      	ldr	r3, [pc, #596]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003232:	4b94      	ldr	r3, [pc, #592]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003234:	2104      	movs	r1, #4
 8003236:	430a      	orrs	r2, r1
 8003238:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800323a:	4b92      	ldr	r3, [pc, #584]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800323c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800323e:	4b91      	ldr	r3, [pc, #580]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003240:	2101      	movs	r1, #1
 8003242:	430a      	orrs	r2, r1
 8003244:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003246:	f7fd feaf 	bl	8000fa8 <HAL_GetTick>
 800324a:	0003      	movs	r3, r0
 800324c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003250:	f7fd feaa 	bl	8000fa8 <HAL_GetTick>
 8003254:	0002      	movs	r2, r0
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e152      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003262:	4b88      	ldr	r3, [pc, #544]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003266:	2202      	movs	r2, #2
 8003268:	4013      	ands	r3, r2
 800326a:	d0f1      	beq.n	8003250 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800326c:	4b85      	ldr	r3, [pc, #532]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800326e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003270:	22f8      	movs	r2, #248	; 0xf8
 8003272:	4393      	bics	r3, r2
 8003274:	0019      	movs	r1, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	00da      	lsls	r2, r3, #3
 800327c:	4b81      	ldr	r3, [pc, #516]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800327e:	430a      	orrs	r2, r1
 8003280:	635a      	str	r2, [r3, #52]	; 0x34
 8003282:	e034      	b.n	80032ee <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	3305      	adds	r3, #5
 800328a:	d111      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800328c:	4b7d      	ldr	r3, [pc, #500]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800328e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003290:	4b7c      	ldr	r3, [pc, #496]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003292:	2104      	movs	r1, #4
 8003294:	438a      	bics	r2, r1
 8003296:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003298:	4b7a      	ldr	r3, [pc, #488]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800329a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800329c:	22f8      	movs	r2, #248	; 0xf8
 800329e:	4393      	bics	r3, r2
 80032a0:	0019      	movs	r1, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	00da      	lsls	r2, r3, #3
 80032a8:	4b76      	ldr	r3, [pc, #472]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032aa:	430a      	orrs	r2, r1
 80032ac:	635a      	str	r2, [r3, #52]	; 0x34
 80032ae:	e01e      	b.n	80032ee <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80032b0:	4b74      	ldr	r3, [pc, #464]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032b4:	4b73      	ldr	r3, [pc, #460]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032b6:	2104      	movs	r1, #4
 80032b8:	430a      	orrs	r2, r1
 80032ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80032bc:	4b71      	ldr	r3, [pc, #452]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c0:	4b70      	ldr	r3, [pc, #448]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032c2:	2101      	movs	r1, #1
 80032c4:	438a      	bics	r2, r1
 80032c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032c8:	f7fd fe6e 	bl	8000fa8 <HAL_GetTick>
 80032cc:	0003      	movs	r3, r0
 80032ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80032d2:	f7fd fe69 	bl	8000fa8 <HAL_GetTick>
 80032d6:	0002      	movs	r2, r0
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e111      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032e4:	4b67      	ldr	r3, [pc, #412]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032e8:	2202      	movs	r2, #2
 80032ea:	4013      	ands	r3, r2
 80032ec:	d1f1      	bne.n	80032d2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2220      	movs	r2, #32
 80032f4:	4013      	ands	r3, r2
 80032f6:	d05c      	beq.n	80033b2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80032f8:	4b62      	ldr	r3, [pc, #392]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	220c      	movs	r2, #12
 80032fe:	4013      	ands	r3, r2
 8003300:	2b0c      	cmp	r3, #12
 8003302:	d00e      	beq.n	8003322 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003304:	4b5f      	ldr	r3, [pc, #380]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	220c      	movs	r2, #12
 800330a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800330c:	2b08      	cmp	r3, #8
 800330e:	d114      	bne.n	800333a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003310:	4b5c      	ldr	r3, [pc, #368]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	23c0      	movs	r3, #192	; 0xc0
 8003316:	025b      	lsls	r3, r3, #9
 8003318:	401a      	ands	r2, r3
 800331a:	23c0      	movs	r3, #192	; 0xc0
 800331c:	025b      	lsls	r3, r3, #9
 800331e:	429a      	cmp	r2, r3
 8003320:	d10b      	bne.n	800333a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003322:	4b58      	ldr	r3, [pc, #352]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	029b      	lsls	r3, r3, #10
 800332a:	4013      	ands	r3, r2
 800332c:	d040      	beq.n	80033b0 <HAL_RCC_OscConfig+0x5a8>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d03c      	beq.n	80033b0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e0e6      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d01b      	beq.n	800337a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003342:	4b50      	ldr	r3, [pc, #320]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003346:	4b4f      	ldr	r3, [pc, #316]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003348:	2180      	movs	r1, #128	; 0x80
 800334a:	0249      	lsls	r1, r1, #9
 800334c:	430a      	orrs	r2, r1
 800334e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7fd fe2a 	bl	8000fa8 <HAL_GetTick>
 8003354:	0003      	movs	r3, r0
 8003356:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800335a:	f7fd fe25 	bl	8000fa8 <HAL_GetTick>
 800335e:	0002      	movs	r2, r0
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e0cd      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800336c:	4b45      	ldr	r3, [pc, #276]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800336e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003370:	2380      	movs	r3, #128	; 0x80
 8003372:	029b      	lsls	r3, r3, #10
 8003374:	4013      	ands	r3, r2
 8003376:	d0f0      	beq.n	800335a <HAL_RCC_OscConfig+0x552>
 8003378:	e01b      	b.n	80033b2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800337a:	4b42      	ldr	r3, [pc, #264]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800337c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800337e:	4b41      	ldr	r3, [pc, #260]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003380:	4943      	ldr	r1, [pc, #268]	; (8003490 <HAL_RCC_OscConfig+0x688>)
 8003382:	400a      	ands	r2, r1
 8003384:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003386:	f7fd fe0f 	bl	8000fa8 <HAL_GetTick>
 800338a:	0003      	movs	r3, r0
 800338c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003390:	f7fd fe0a 	bl	8000fa8 <HAL_GetTick>
 8003394:	0002      	movs	r2, r0
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e0b2      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80033a2:	4b38      	ldr	r3, [pc, #224]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80033a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033a6:	2380      	movs	r3, #128	; 0x80
 80033a8:	029b      	lsls	r3, r3, #10
 80033aa:	4013      	ands	r3, r2
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x588>
 80033ae:	e000      	b.n	80033b2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80033b0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d100      	bne.n	80033bc <HAL_RCC_OscConfig+0x5b4>
 80033ba:	e0a4      	b.n	8003506 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033bc:	4b31      	ldr	r3, [pc, #196]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	220c      	movs	r2, #12
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d100      	bne.n	80033ca <HAL_RCC_OscConfig+0x5c2>
 80033c8:	e078      	b.n	80034bc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d14c      	bne.n	800346c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d2:	4b2c      	ldr	r3, [pc, #176]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	4b2b      	ldr	r3, [pc, #172]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80033d8:	492e      	ldr	r1, [pc, #184]	; (8003494 <HAL_RCC_OscConfig+0x68c>)
 80033da:	400a      	ands	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033de:	f7fd fde3 	bl	8000fa8 <HAL_GetTick>
 80033e2:	0003      	movs	r3, r0
 80033e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033e8:	f7fd fdde 	bl	8000fa8 <HAL_GetTick>
 80033ec:	0002      	movs	r2, r0
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e086      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033fa:	4b22      	ldr	r3, [pc, #136]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	2380      	movs	r3, #128	; 0x80
 8003400:	049b      	lsls	r3, r3, #18
 8003402:	4013      	ands	r3, r2
 8003404:	d1f0      	bne.n	80033e8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003406:	4b1f      	ldr	r3, [pc, #124]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340a:	220f      	movs	r2, #15
 800340c:	4393      	bics	r3, r2
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003414:	4b1b      	ldr	r3, [pc, #108]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003416:	430a      	orrs	r2, r1
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
 800341a:	4b1a      	ldr	r3, [pc, #104]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a1e      	ldr	r2, [pc, #120]	; (8003498 <HAL_RCC_OscConfig+0x690>)
 8003420:	4013      	ands	r3, r2
 8003422:	0019      	movs	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	431a      	orrs	r2, r3
 800342e:	4b15      	ldr	r3, [pc, #84]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003430:	430a      	orrs	r2, r1
 8003432:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003434:	4b13      	ldr	r3, [pc, #76]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4b12      	ldr	r3, [pc, #72]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800343a:	2180      	movs	r1, #128	; 0x80
 800343c:	0449      	lsls	r1, r1, #17
 800343e:	430a      	orrs	r2, r1
 8003440:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003442:	f7fd fdb1 	bl	8000fa8 <HAL_GetTick>
 8003446:	0003      	movs	r3, r0
 8003448:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800344c:	f7fd fdac 	bl	8000fa8 <HAL_GetTick>
 8003450:	0002      	movs	r2, r0
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e054      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800345e:	4b09      	ldr	r3, [pc, #36]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	049b      	lsls	r3, r3, #18
 8003466:	4013      	ands	r3, r2
 8003468:	d0f0      	beq.n	800344c <HAL_RCC_OscConfig+0x644>
 800346a:	e04c      	b.n	8003506 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346c:	4b05      	ldr	r3, [pc, #20]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	4b04      	ldr	r3, [pc, #16]	; (8003484 <HAL_RCC_OscConfig+0x67c>)
 8003472:	4908      	ldr	r1, [pc, #32]	; (8003494 <HAL_RCC_OscConfig+0x68c>)
 8003474:	400a      	ands	r2, r1
 8003476:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003478:	f7fd fd96 	bl	8000fa8 <HAL_GetTick>
 800347c:	0003      	movs	r3, r0
 800347e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003480:	e015      	b.n	80034ae <HAL_RCC_OscConfig+0x6a6>
 8003482:	46c0      	nop			; (mov r8, r8)
 8003484:	40021000 	.word	0x40021000
 8003488:	00001388 	.word	0x00001388
 800348c:	efffffff 	.word	0xefffffff
 8003490:	fffeffff 	.word	0xfffeffff
 8003494:	feffffff 	.word	0xfeffffff
 8003498:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800349c:	f7fd fd84 	bl	8000fa8 <HAL_GetTick>
 80034a0:	0002      	movs	r2, r0
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e02c      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ae:	4b18      	ldr	r3, [pc, #96]	; (8003510 <HAL_RCC_OscConfig+0x708>)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	049b      	lsls	r3, r3, #18
 80034b6:	4013      	ands	r3, r2
 80034b8:	d1f0      	bne.n	800349c <HAL_RCC_OscConfig+0x694>
 80034ba:	e024      	b.n	8003506 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e01f      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <HAL_RCC_OscConfig+0x708>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80034ce:	4b10      	ldr	r3, [pc, #64]	; (8003510 <HAL_RCC_OscConfig+0x708>)
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	23c0      	movs	r3, #192	; 0xc0
 80034d8:	025b      	lsls	r3, r3, #9
 80034da:	401a      	ands	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d10e      	bne.n	8003502 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	220f      	movs	r2, #15
 80034e8:	401a      	ands	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	23f0      	movs	r3, #240	; 0xf0
 80034f6:	039b      	lsls	r3, r3, #14
 80034f8:	401a      	ands	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80034fe:	429a      	cmp	r2, r3
 8003500:	d001      	beq.n	8003506 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	0018      	movs	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	b008      	add	sp, #32
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40021000 	.word	0x40021000

08003514 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0bf      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003528:	4b61      	ldr	r3, [pc, #388]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2201      	movs	r2, #1
 800352e:	4013      	ands	r3, r2
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d911      	bls.n	800355a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b5e      	ldr	r3, [pc, #376]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2201      	movs	r2, #1
 800353c:	4393      	bics	r3, r2
 800353e:	0019      	movs	r1, r3
 8003540:	4b5b      	ldr	r3, [pc, #364]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003548:	4b59      	ldr	r3, [pc, #356]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2201      	movs	r2, #1
 800354e:	4013      	ands	r3, r2
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d001      	beq.n	800355a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0a6      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2202      	movs	r2, #2
 8003560:	4013      	ands	r3, r2
 8003562:	d015      	beq.n	8003590 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2204      	movs	r2, #4
 800356a:	4013      	ands	r3, r2
 800356c:	d006      	beq.n	800357c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800356e:	4b51      	ldr	r3, [pc, #324]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	4b50      	ldr	r3, [pc, #320]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003574:	21e0      	movs	r1, #224	; 0xe0
 8003576:	00c9      	lsls	r1, r1, #3
 8003578:	430a      	orrs	r2, r1
 800357a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800357c:	4b4d      	ldr	r3, [pc, #308]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	22f0      	movs	r2, #240	; 0xf0
 8003582:	4393      	bics	r3, r2
 8003584:	0019      	movs	r1, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	4b4a      	ldr	r3, [pc, #296]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 800358c:	430a      	orrs	r2, r1
 800358e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2201      	movs	r2, #1
 8003596:	4013      	ands	r3, r2
 8003598:	d04c      	beq.n	8003634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	4b44      	ldr	r3, [pc, #272]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	029b      	lsls	r3, r3, #10
 80035aa:	4013      	ands	r3, r2
 80035ac:	d120      	bne.n	80035f0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e07a      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d107      	bne.n	80035ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ba:	4b3e      	ldr	r3, [pc, #248]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	049b      	lsls	r3, r3, #18
 80035c2:	4013      	ands	r3, r2
 80035c4:	d114      	bne.n	80035f0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e06e      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d107      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80035d2:	4b38      	ldr	r3, [pc, #224]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 80035d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	029b      	lsls	r3, r3, #10
 80035da:	4013      	ands	r3, r2
 80035dc:	d108      	bne.n	80035f0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e062      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e2:	4b34      	ldr	r3, [pc, #208]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2202      	movs	r2, #2
 80035e8:	4013      	ands	r3, r2
 80035ea:	d101      	bne.n	80035f0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e05b      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035f0:	4b30      	ldr	r3, [pc, #192]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	2203      	movs	r2, #3
 80035f6:	4393      	bics	r3, r2
 80035f8:	0019      	movs	r1, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	4b2d      	ldr	r3, [pc, #180]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003600:	430a      	orrs	r2, r1
 8003602:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003604:	f7fd fcd0 	bl	8000fa8 <HAL_GetTick>
 8003608:	0003      	movs	r3, r0
 800360a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360c:	e009      	b.n	8003622 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360e:	f7fd fccb 	bl	8000fa8 <HAL_GetTick>
 8003612:	0002      	movs	r2, r0
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	4a27      	ldr	r2, [pc, #156]	; (80036b8 <HAL_RCC_ClockConfig+0x1a4>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e042      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003622:	4b24      	ldr	r3, [pc, #144]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	220c      	movs	r2, #12
 8003628:	401a      	ands	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	429a      	cmp	r2, r3
 8003632:	d1ec      	bne.n	800360e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003634:	4b1e      	ldr	r3, [pc, #120]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2201      	movs	r2, #1
 800363a:	4013      	ands	r3, r2
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d211      	bcs.n	8003666 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b1b      	ldr	r3, [pc, #108]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2201      	movs	r2, #1
 8003648:	4393      	bics	r3, r2
 800364a:	0019      	movs	r1, r3
 800364c:	4b18      	ldr	r3, [pc, #96]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003654:	4b16      	ldr	r3, [pc, #88]	; (80036b0 <HAL_RCC_ClockConfig+0x19c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2201      	movs	r2, #1
 800365a:	4013      	ands	r3, r2
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d001      	beq.n	8003666 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e020      	b.n	80036a8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2204      	movs	r2, #4
 800366c:	4013      	ands	r3, r2
 800366e:	d009      	beq.n	8003684 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003670:	4b10      	ldr	r3, [pc, #64]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	4a11      	ldr	r2, [pc, #68]	; (80036bc <HAL_RCC_ClockConfig+0x1a8>)
 8003676:	4013      	ands	r3, r2
 8003678:	0019      	movs	r1, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	4b0d      	ldr	r3, [pc, #52]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 8003680:	430a      	orrs	r2, r1
 8003682:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003684:	f000 f820 	bl	80036c8 <HAL_RCC_GetSysClockFreq>
 8003688:	0001      	movs	r1, r0
 800368a:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <HAL_RCC_ClockConfig+0x1a0>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	091b      	lsrs	r3, r3, #4
 8003690:	220f      	movs	r2, #15
 8003692:	4013      	ands	r3, r2
 8003694:	4a0a      	ldr	r2, [pc, #40]	; (80036c0 <HAL_RCC_ClockConfig+0x1ac>)
 8003696:	5cd3      	ldrb	r3, [r2, r3]
 8003698:	000a      	movs	r2, r1
 800369a:	40da      	lsrs	r2, r3
 800369c:	4b09      	ldr	r3, [pc, #36]	; (80036c4 <HAL_RCC_ClockConfig+0x1b0>)
 800369e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80036a0:	2000      	movs	r0, #0
 80036a2:	f7fd fc3b 	bl	8000f1c <HAL_InitTick>
  
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	0018      	movs	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b004      	add	sp, #16
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40022000 	.word	0x40022000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	00001388 	.word	0x00001388
 80036bc:	fffff8ff 	.word	0xfffff8ff
 80036c0:	08003d64 	.word	0x08003d64
 80036c4:	2000000c 	.word	0x2000000c

080036c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	2300      	movs	r3, #0
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	2300      	movs	r3, #0
 80036dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80036e2:	4b2d      	ldr	r3, [pc, #180]	; (8003798 <HAL_RCC_GetSysClockFreq+0xd0>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	220c      	movs	r2, #12
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b0c      	cmp	r3, #12
 80036f0:	d046      	beq.n	8003780 <HAL_RCC_GetSysClockFreq+0xb8>
 80036f2:	d848      	bhi.n	8003786 <HAL_RCC_GetSysClockFreq+0xbe>
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d002      	beq.n	80036fe <HAL_RCC_GetSysClockFreq+0x36>
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d003      	beq.n	8003704 <HAL_RCC_GetSysClockFreq+0x3c>
 80036fc:	e043      	b.n	8003786 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036fe:	4b27      	ldr	r3, [pc, #156]	; (800379c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003700:	613b      	str	r3, [r7, #16]
      break;
 8003702:	e043      	b.n	800378c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	0c9b      	lsrs	r3, r3, #18
 8003708:	220f      	movs	r2, #15
 800370a:	4013      	ands	r3, r2
 800370c:	4a24      	ldr	r2, [pc, #144]	; (80037a0 <HAL_RCC_GetSysClockFreq+0xd8>)
 800370e:	5cd3      	ldrb	r3, [r2, r3]
 8003710:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003712:	4b21      	ldr	r3, [pc, #132]	; (8003798 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003716:	220f      	movs	r2, #15
 8003718:	4013      	ands	r3, r2
 800371a:	4a22      	ldr	r2, [pc, #136]	; (80037a4 <HAL_RCC_GetSysClockFreq+0xdc>)
 800371c:	5cd3      	ldrb	r3, [r2, r3]
 800371e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	23c0      	movs	r3, #192	; 0xc0
 8003724:	025b      	lsls	r3, r3, #9
 8003726:	401a      	ands	r2, r3
 8003728:	2380      	movs	r3, #128	; 0x80
 800372a:	025b      	lsls	r3, r3, #9
 800372c:	429a      	cmp	r2, r3
 800372e:	d109      	bne.n	8003744 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	481a      	ldr	r0, [pc, #104]	; (800379c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003734:	f7fc fce8 	bl	8000108 <__udivsi3>
 8003738:	0003      	movs	r3, r0
 800373a:	001a      	movs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4353      	muls	r3, r2
 8003740:	617b      	str	r3, [r7, #20]
 8003742:	e01a      	b.n	800377a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	23c0      	movs	r3, #192	; 0xc0
 8003748:	025b      	lsls	r3, r3, #9
 800374a:	401a      	ands	r2, r3
 800374c:	23c0      	movs	r3, #192	; 0xc0
 800374e:	025b      	lsls	r3, r3, #9
 8003750:	429a      	cmp	r2, r3
 8003752:	d109      	bne.n	8003768 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	4814      	ldr	r0, [pc, #80]	; (80037a8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003758:	f7fc fcd6 	bl	8000108 <__udivsi3>
 800375c:	0003      	movs	r3, r0
 800375e:	001a      	movs	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4353      	muls	r3, r2
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	e008      	b.n	800377a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003768:	68b9      	ldr	r1, [r7, #8]
 800376a:	480c      	ldr	r0, [pc, #48]	; (800379c <HAL_RCC_GetSysClockFreq+0xd4>)
 800376c:	f7fc fccc 	bl	8000108 <__udivsi3>
 8003770:	0003      	movs	r3, r0
 8003772:	001a      	movs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4353      	muls	r3, r2
 8003778:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	613b      	str	r3, [r7, #16]
      break;
 800377e:	e005      	b.n	800378c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003780:	4b09      	ldr	r3, [pc, #36]	; (80037a8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003782:	613b      	str	r3, [r7, #16]
      break;
 8003784:	e002      	b.n	800378c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003788:	613b      	str	r3, [r7, #16]
      break;
 800378a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800378c:	693b      	ldr	r3, [r7, #16]
}
 800378e:	0018      	movs	r0, r3
 8003790:	46bd      	mov	sp, r7
 8003792:	b006      	add	sp, #24
 8003794:	bd80      	pop	{r7, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	40021000 	.word	0x40021000
 800379c:	007a1200 	.word	0x007a1200
 80037a0:	08003d74 	.word	0x08003d74
 80037a4:	08003d84 	.word	0x08003d84
 80037a8:	02dc6c00 	.word	0x02dc6c00

080037ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	2380      	movs	r3, #128	; 0x80
 80037c2:	025b      	lsls	r3, r3, #9
 80037c4:	4013      	ands	r3, r2
 80037c6:	d100      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80037c8:	e08e      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80037ca:	2017      	movs	r0, #23
 80037cc:	183b      	adds	r3, r7, r0
 80037ce:	2200      	movs	r2, #0
 80037d0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037d2:	4b6e      	ldr	r3, [pc, #440]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037d4:	69da      	ldr	r2, [r3, #28]
 80037d6:	2380      	movs	r3, #128	; 0x80
 80037d8:	055b      	lsls	r3, r3, #21
 80037da:	4013      	ands	r3, r2
 80037dc:	d110      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037de:	4b6b      	ldr	r3, [pc, #428]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037e0:	69da      	ldr	r2, [r3, #28]
 80037e2:	4b6a      	ldr	r3, [pc, #424]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037e4:	2180      	movs	r1, #128	; 0x80
 80037e6:	0549      	lsls	r1, r1, #21
 80037e8:	430a      	orrs	r2, r1
 80037ea:	61da      	str	r2, [r3, #28]
 80037ec:	4b67      	ldr	r3, [pc, #412]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037ee:	69da      	ldr	r2, [r3, #28]
 80037f0:	2380      	movs	r3, #128	; 0x80
 80037f2:	055b      	lsls	r3, r3, #21
 80037f4:	4013      	ands	r3, r2
 80037f6:	60bb      	str	r3, [r7, #8]
 80037f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037fa:	183b      	adds	r3, r7, r0
 80037fc:	2201      	movs	r2, #1
 80037fe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003800:	4b63      	ldr	r3, [pc, #396]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	2380      	movs	r3, #128	; 0x80
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	4013      	ands	r3, r2
 800380a:	d11a      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800380c:	4b60      	ldr	r3, [pc, #384]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b5f      	ldr	r3, [pc, #380]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003812:	2180      	movs	r1, #128	; 0x80
 8003814:	0049      	lsls	r1, r1, #1
 8003816:	430a      	orrs	r2, r1
 8003818:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800381a:	f7fd fbc5 	bl	8000fa8 <HAL_GetTick>
 800381e:	0003      	movs	r3, r0
 8003820:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003822:	e008      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003824:	f7fd fbc0 	bl	8000fa8 <HAL_GetTick>
 8003828:	0002      	movs	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b64      	cmp	r3, #100	; 0x64
 8003830:	d901      	bls.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e0a6      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003836:	4b56      	ldr	r3, [pc, #344]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	2380      	movs	r3, #128	; 0x80
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	4013      	ands	r3, r2
 8003840:	d0f0      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003842:	4b52      	ldr	r3, [pc, #328]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003844:	6a1a      	ldr	r2, [r3, #32]
 8003846:	23c0      	movs	r3, #192	; 0xc0
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4013      	ands	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d034      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	23c0      	movs	r3, #192	; 0xc0
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4013      	ands	r3, r2
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	429a      	cmp	r2, r3
 8003862:	d02c      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003864:	4b49      	ldr	r3, [pc, #292]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	4a4a      	ldr	r2, [pc, #296]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800386a:	4013      	ands	r3, r2
 800386c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800386e:	4b47      	ldr	r3, [pc, #284]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003870:	6a1a      	ldr	r2, [r3, #32]
 8003872:	4b46      	ldr	r3, [pc, #280]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003874:	2180      	movs	r1, #128	; 0x80
 8003876:	0249      	lsls	r1, r1, #9
 8003878:	430a      	orrs	r2, r1
 800387a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800387c:	4b43      	ldr	r3, [pc, #268]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800387e:	6a1a      	ldr	r2, [r3, #32]
 8003880:	4b42      	ldr	r3, [pc, #264]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003882:	4945      	ldr	r1, [pc, #276]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8003884:	400a      	ands	r2, r1
 8003886:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003888:	4b40      	ldr	r3, [pc, #256]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2201      	movs	r2, #1
 8003892:	4013      	ands	r3, r2
 8003894:	d013      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003896:	f7fd fb87 	bl	8000fa8 <HAL_GetTick>
 800389a:	0003      	movs	r3, r0
 800389c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389e:	e009      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a0:	f7fd fb82 	bl	8000fa8 <HAL_GetTick>
 80038a4:	0002      	movs	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	4a3c      	ldr	r2, [pc, #240]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e067      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b4:	4b35      	ldr	r3, [pc, #212]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	2202      	movs	r2, #2
 80038ba:	4013      	ands	r3, r2
 80038bc:	d0f0      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038be:	4b33      	ldr	r3, [pc, #204]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	4a34      	ldr	r2, [pc, #208]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80038c4:	4013      	ands	r3, r2
 80038c6:	0019      	movs	r1, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	4b2f      	ldr	r3, [pc, #188]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038ce:	430a      	orrs	r2, r1
 80038d0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038d2:	2317      	movs	r3, #23
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d105      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038dc:	4b2b      	ldr	r3, [pc, #172]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038de:	69da      	ldr	r2, [r3, #28]
 80038e0:	4b2a      	ldr	r3, [pc, #168]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038e2:	492f      	ldr	r1, [pc, #188]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80038e4:	400a      	ands	r2, r1
 80038e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2201      	movs	r2, #1
 80038ee:	4013      	ands	r3, r2
 80038f0:	d009      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038f2:	4b26      	ldr	r3, [pc, #152]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f6:	2203      	movs	r2, #3
 80038f8:	4393      	bics	r3, r2
 80038fa:	0019      	movs	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	4b22      	ldr	r3, [pc, #136]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003902:	430a      	orrs	r2, r1
 8003904:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2202      	movs	r2, #2
 800390c:	4013      	ands	r3, r2
 800390e:	d009      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003910:	4b1e      	ldr	r3, [pc, #120]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003914:	4a23      	ldr	r2, [pc, #140]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003916:	4013      	ands	r3, r2
 8003918:	0019      	movs	r1, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	4b1b      	ldr	r3, [pc, #108]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003920:	430a      	orrs	r2, r1
 8003922:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2220      	movs	r2, #32
 800392a:	4013      	ands	r3, r2
 800392c:	d009      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800392e:	4b17      	ldr	r3, [pc, #92]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	2210      	movs	r2, #16
 8003934:	4393      	bics	r3, r2
 8003936:	0019      	movs	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	4b13      	ldr	r3, [pc, #76]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800393e:	430a      	orrs	r2, r1
 8003940:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	2380      	movs	r3, #128	; 0x80
 8003948:	029b      	lsls	r3, r3, #10
 800394a:	4013      	ands	r3, r2
 800394c:	d009      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800394e:	4b0f      	ldr	r3, [pc, #60]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	4393      	bics	r3, r2
 8003956:	0019      	movs	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699a      	ldr	r2, [r3, #24]
 800395c:	4b0b      	ldr	r3, [pc, #44]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800395e:	430a      	orrs	r2, r1
 8003960:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	2380      	movs	r3, #128	; 0x80
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4013      	ands	r3, r2
 800396c:	d009      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800396e:	4b07      	ldr	r3, [pc, #28]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	2240      	movs	r2, #64	; 0x40
 8003974:	4393      	bics	r3, r2
 8003976:	0019      	movs	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	695a      	ldr	r2, [r3, #20]
 800397c:	4b03      	ldr	r3, [pc, #12]	; (800398c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800397e:	430a      	orrs	r2, r1
 8003980:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	0018      	movs	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	b006      	add	sp, #24
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40021000 	.word	0x40021000
 8003990:	40007000 	.word	0x40007000
 8003994:	fffffcff 	.word	0xfffffcff
 8003998:	fffeffff 	.word	0xfffeffff
 800399c:	00001388 	.word	0x00001388
 80039a0:	efffffff 	.word	0xefffffff
 80039a4:	fffcffff 	.word	0xfffcffff

080039a8 <calloc>:
 80039a8:	b510      	push	{r4, lr}
 80039aa:	4b03      	ldr	r3, [pc, #12]	; (80039b8 <calloc+0x10>)
 80039ac:	000a      	movs	r2, r1
 80039ae:	0001      	movs	r1, r0
 80039b0:	6818      	ldr	r0, [r3, #0]
 80039b2:	f000 f803 	bl	80039bc <_calloc_r>
 80039b6:	bd10      	pop	{r4, pc}
 80039b8:	20000064 	.word	0x20000064

080039bc <_calloc_r>:
 80039bc:	b570      	push	{r4, r5, r6, lr}
 80039be:	0c0b      	lsrs	r3, r1, #16
 80039c0:	0c15      	lsrs	r5, r2, #16
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d11e      	bne.n	8003a04 <_calloc_r+0x48>
 80039c6:	2d00      	cmp	r5, #0
 80039c8:	d10c      	bne.n	80039e4 <_calloc_r+0x28>
 80039ca:	b289      	uxth	r1, r1
 80039cc:	b294      	uxth	r4, r2
 80039ce:	434c      	muls	r4, r1
 80039d0:	0021      	movs	r1, r4
 80039d2:	f000 f84d 	bl	8003a70 <_malloc_r>
 80039d6:	1e05      	subs	r5, r0, #0
 80039d8:	d01b      	beq.n	8003a12 <_calloc_r+0x56>
 80039da:	0022      	movs	r2, r4
 80039dc:	2100      	movs	r1, #0
 80039de:	f000 f912 	bl	8003c06 <memset>
 80039e2:	e016      	b.n	8003a12 <_calloc_r+0x56>
 80039e4:	1c2b      	adds	r3, r5, #0
 80039e6:	1c0c      	adds	r4, r1, #0
 80039e8:	b289      	uxth	r1, r1
 80039ea:	b292      	uxth	r2, r2
 80039ec:	434a      	muls	r2, r1
 80039ee:	b2a1      	uxth	r1, r4
 80039f0:	b29c      	uxth	r4, r3
 80039f2:	434c      	muls	r4, r1
 80039f4:	0c13      	lsrs	r3, r2, #16
 80039f6:	18e4      	adds	r4, r4, r3
 80039f8:	0c23      	lsrs	r3, r4, #16
 80039fa:	d107      	bne.n	8003a0c <_calloc_r+0x50>
 80039fc:	0424      	lsls	r4, r4, #16
 80039fe:	b292      	uxth	r2, r2
 8003a00:	4314      	orrs	r4, r2
 8003a02:	e7e5      	b.n	80039d0 <_calloc_r+0x14>
 8003a04:	2d00      	cmp	r5, #0
 8003a06:	d101      	bne.n	8003a0c <_calloc_r+0x50>
 8003a08:	1c14      	adds	r4, r2, #0
 8003a0a:	e7ed      	b.n	80039e8 <_calloc_r+0x2c>
 8003a0c:	230c      	movs	r3, #12
 8003a0e:	2500      	movs	r5, #0
 8003a10:	6003      	str	r3, [r0, #0]
 8003a12:	0028      	movs	r0, r5
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
	...

08003a18 <free>:
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	4b03      	ldr	r3, [pc, #12]	; (8003a28 <free+0x10>)
 8003a1c:	0001      	movs	r1, r0
 8003a1e:	6818      	ldr	r0, [r3, #0]
 8003a20:	f000 f942 	bl	8003ca8 <_free_r>
 8003a24:	bd10      	pop	{r4, pc}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	20000064 	.word	0x20000064

08003a2c <sbrk_aligned>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	4e0f      	ldr	r6, [pc, #60]	; (8003a6c <sbrk_aligned+0x40>)
 8003a30:	000d      	movs	r5, r1
 8003a32:	6831      	ldr	r1, [r6, #0]
 8003a34:	0004      	movs	r4, r0
 8003a36:	2900      	cmp	r1, #0
 8003a38:	d102      	bne.n	8003a40 <sbrk_aligned+0x14>
 8003a3a:	f000 f8ed 	bl	8003c18 <_sbrk_r>
 8003a3e:	6030      	str	r0, [r6, #0]
 8003a40:	0029      	movs	r1, r5
 8003a42:	0020      	movs	r0, r4
 8003a44:	f000 f8e8 	bl	8003c18 <_sbrk_r>
 8003a48:	1c43      	adds	r3, r0, #1
 8003a4a:	d00a      	beq.n	8003a62 <sbrk_aligned+0x36>
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	1cc5      	adds	r5, r0, #3
 8003a50:	439d      	bics	r5, r3
 8003a52:	42a8      	cmp	r0, r5
 8003a54:	d007      	beq.n	8003a66 <sbrk_aligned+0x3a>
 8003a56:	1a29      	subs	r1, r5, r0
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f000 f8dd 	bl	8003c18 <_sbrk_r>
 8003a5e:	3001      	adds	r0, #1
 8003a60:	d101      	bne.n	8003a66 <sbrk_aligned+0x3a>
 8003a62:	2501      	movs	r5, #1
 8003a64:	426d      	negs	r5, r5
 8003a66:	0028      	movs	r0, r5
 8003a68:	bd70      	pop	{r4, r5, r6, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	20000154 	.word	0x20000154

08003a70 <_malloc_r>:
 8003a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a72:	2203      	movs	r2, #3
 8003a74:	1ccb      	adds	r3, r1, #3
 8003a76:	4393      	bics	r3, r2
 8003a78:	3308      	adds	r3, #8
 8003a7a:	0006      	movs	r6, r0
 8003a7c:	001f      	movs	r7, r3
 8003a7e:	2b0c      	cmp	r3, #12
 8003a80:	d238      	bcs.n	8003af4 <_malloc_r+0x84>
 8003a82:	270c      	movs	r7, #12
 8003a84:	42b9      	cmp	r1, r7
 8003a86:	d837      	bhi.n	8003af8 <_malloc_r+0x88>
 8003a88:	0030      	movs	r0, r6
 8003a8a:	f000 f873 	bl	8003b74 <__malloc_lock>
 8003a8e:	4b38      	ldr	r3, [pc, #224]	; (8003b70 <_malloc_r+0x100>)
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	001c      	movs	r4, r3
 8003a96:	2c00      	cmp	r4, #0
 8003a98:	d133      	bne.n	8003b02 <_malloc_r+0x92>
 8003a9a:	0039      	movs	r1, r7
 8003a9c:	0030      	movs	r0, r6
 8003a9e:	f7ff ffc5 	bl	8003a2c <sbrk_aligned>
 8003aa2:	0004      	movs	r4, r0
 8003aa4:	1c43      	adds	r3, r0, #1
 8003aa6:	d15e      	bne.n	8003b66 <_malloc_r+0xf6>
 8003aa8:	9b00      	ldr	r3, [sp, #0]
 8003aaa:	681c      	ldr	r4, [r3, #0]
 8003aac:	0025      	movs	r5, r4
 8003aae:	2d00      	cmp	r5, #0
 8003ab0:	d14e      	bne.n	8003b50 <_malloc_r+0xe0>
 8003ab2:	2c00      	cmp	r4, #0
 8003ab4:	d051      	beq.n	8003b5a <_malloc_r+0xea>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	0029      	movs	r1, r5
 8003aba:	18e3      	adds	r3, r4, r3
 8003abc:	0030      	movs	r0, r6
 8003abe:	9301      	str	r3, [sp, #4]
 8003ac0:	f000 f8aa 	bl	8003c18 <_sbrk_r>
 8003ac4:	9b01      	ldr	r3, [sp, #4]
 8003ac6:	4283      	cmp	r3, r0
 8003ac8:	d147      	bne.n	8003b5a <_malloc_r+0xea>
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	0030      	movs	r0, r6
 8003ace:	1aff      	subs	r7, r7, r3
 8003ad0:	0039      	movs	r1, r7
 8003ad2:	f7ff ffab 	bl	8003a2c <sbrk_aligned>
 8003ad6:	3001      	adds	r0, #1
 8003ad8:	d03f      	beq.n	8003b5a <_malloc_r+0xea>
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	19db      	adds	r3, r3, r7
 8003ade:	6023      	str	r3, [r4, #0]
 8003ae0:	9b00      	ldr	r3, [sp, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d040      	beq.n	8003b6a <_malloc_r+0xfa>
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	42a2      	cmp	r2, r4
 8003aec:	d133      	bne.n	8003b56 <_malloc_r+0xe6>
 8003aee:	2200      	movs	r2, #0
 8003af0:	605a      	str	r2, [r3, #4]
 8003af2:	e014      	b.n	8003b1e <_malloc_r+0xae>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	dac5      	bge.n	8003a84 <_malloc_r+0x14>
 8003af8:	230c      	movs	r3, #12
 8003afa:	2500      	movs	r5, #0
 8003afc:	6033      	str	r3, [r6, #0]
 8003afe:	0028      	movs	r0, r5
 8003b00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b02:	6821      	ldr	r1, [r4, #0]
 8003b04:	1bc9      	subs	r1, r1, r7
 8003b06:	d420      	bmi.n	8003b4a <_malloc_r+0xda>
 8003b08:	290b      	cmp	r1, #11
 8003b0a:	d918      	bls.n	8003b3e <_malloc_r+0xce>
 8003b0c:	19e2      	adds	r2, r4, r7
 8003b0e:	6027      	str	r7, [r4, #0]
 8003b10:	42a3      	cmp	r3, r4
 8003b12:	d112      	bne.n	8003b3a <_malloc_r+0xca>
 8003b14:	9b00      	ldr	r3, [sp, #0]
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	6863      	ldr	r3, [r4, #4]
 8003b1a:	6011      	str	r1, [r2, #0]
 8003b1c:	6053      	str	r3, [r2, #4]
 8003b1e:	0030      	movs	r0, r6
 8003b20:	0025      	movs	r5, r4
 8003b22:	f000 f82f 	bl	8003b84 <__malloc_unlock>
 8003b26:	2207      	movs	r2, #7
 8003b28:	350b      	adds	r5, #11
 8003b2a:	1d23      	adds	r3, r4, #4
 8003b2c:	4395      	bics	r5, r2
 8003b2e:	1aea      	subs	r2, r5, r3
 8003b30:	429d      	cmp	r5, r3
 8003b32:	d0e4      	beq.n	8003afe <_malloc_r+0x8e>
 8003b34:	1b5b      	subs	r3, r3, r5
 8003b36:	50a3      	str	r3, [r4, r2]
 8003b38:	e7e1      	b.n	8003afe <_malloc_r+0x8e>
 8003b3a:	605a      	str	r2, [r3, #4]
 8003b3c:	e7ec      	b.n	8003b18 <_malloc_r+0xa8>
 8003b3e:	6862      	ldr	r2, [r4, #4]
 8003b40:	42a3      	cmp	r3, r4
 8003b42:	d1d5      	bne.n	8003af0 <_malloc_r+0x80>
 8003b44:	9b00      	ldr	r3, [sp, #0]
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	e7e9      	b.n	8003b1e <_malloc_r+0xae>
 8003b4a:	0023      	movs	r3, r4
 8003b4c:	6864      	ldr	r4, [r4, #4]
 8003b4e:	e7a2      	b.n	8003a96 <_malloc_r+0x26>
 8003b50:	002c      	movs	r4, r5
 8003b52:	686d      	ldr	r5, [r5, #4]
 8003b54:	e7ab      	b.n	8003aae <_malloc_r+0x3e>
 8003b56:	0013      	movs	r3, r2
 8003b58:	e7c4      	b.n	8003ae4 <_malloc_r+0x74>
 8003b5a:	230c      	movs	r3, #12
 8003b5c:	0030      	movs	r0, r6
 8003b5e:	6033      	str	r3, [r6, #0]
 8003b60:	f000 f810 	bl	8003b84 <__malloc_unlock>
 8003b64:	e7cb      	b.n	8003afe <_malloc_r+0x8e>
 8003b66:	6027      	str	r7, [r4, #0]
 8003b68:	e7d9      	b.n	8003b1e <_malloc_r+0xae>
 8003b6a:	605b      	str	r3, [r3, #4]
 8003b6c:	deff      	udf	#255	; 0xff
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	20000150 	.word	0x20000150

08003b74 <__malloc_lock>:
 8003b74:	b510      	push	{r4, lr}
 8003b76:	4802      	ldr	r0, [pc, #8]	; (8003b80 <__malloc_lock+0xc>)
 8003b78:	f000 f88a 	bl	8003c90 <__retarget_lock_acquire_recursive>
 8003b7c:	bd10      	pop	{r4, pc}
 8003b7e:	46c0      	nop			; (mov r8, r8)
 8003b80:	20000294 	.word	0x20000294

08003b84 <__malloc_unlock>:
 8003b84:	b510      	push	{r4, lr}
 8003b86:	4802      	ldr	r0, [pc, #8]	; (8003b90 <__malloc_unlock+0xc>)
 8003b88:	f000 f883 	bl	8003c92 <__retarget_lock_release_recursive>
 8003b8c:	bd10      	pop	{r4, pc}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	20000294 	.word	0x20000294

08003b94 <realloc>:
 8003b94:	b510      	push	{r4, lr}
 8003b96:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <realloc+0x10>)
 8003b98:	000a      	movs	r2, r1
 8003b9a:	0001      	movs	r1, r0
 8003b9c:	6818      	ldr	r0, [r3, #0]
 8003b9e:	f000 f803 	bl	8003ba8 <_realloc_r>
 8003ba2:	bd10      	pop	{r4, pc}
 8003ba4:	20000064 	.word	0x20000064

08003ba8 <_realloc_r>:
 8003ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003baa:	0007      	movs	r7, r0
 8003bac:	000e      	movs	r6, r1
 8003bae:	0014      	movs	r4, r2
 8003bb0:	2900      	cmp	r1, #0
 8003bb2:	d105      	bne.n	8003bc0 <_realloc_r+0x18>
 8003bb4:	0011      	movs	r1, r2
 8003bb6:	f7ff ff5b 	bl	8003a70 <_malloc_r>
 8003bba:	0005      	movs	r5, r0
 8003bbc:	0028      	movs	r0, r5
 8003bbe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003bc0:	2a00      	cmp	r2, #0
 8003bc2:	d103      	bne.n	8003bcc <_realloc_r+0x24>
 8003bc4:	f000 f870 	bl	8003ca8 <_free_r>
 8003bc8:	0025      	movs	r5, r4
 8003bca:	e7f7      	b.n	8003bbc <_realloc_r+0x14>
 8003bcc:	f000 f8b6 	bl	8003d3c <_malloc_usable_size_r>
 8003bd0:	9001      	str	r0, [sp, #4]
 8003bd2:	4284      	cmp	r4, r0
 8003bd4:	d803      	bhi.n	8003bde <_realloc_r+0x36>
 8003bd6:	0035      	movs	r5, r6
 8003bd8:	0843      	lsrs	r3, r0, #1
 8003bda:	42a3      	cmp	r3, r4
 8003bdc:	d3ee      	bcc.n	8003bbc <_realloc_r+0x14>
 8003bde:	0021      	movs	r1, r4
 8003be0:	0038      	movs	r0, r7
 8003be2:	f7ff ff45 	bl	8003a70 <_malloc_r>
 8003be6:	1e05      	subs	r5, r0, #0
 8003be8:	d0e8      	beq.n	8003bbc <_realloc_r+0x14>
 8003bea:	9b01      	ldr	r3, [sp, #4]
 8003bec:	0022      	movs	r2, r4
 8003bee:	429c      	cmp	r4, r3
 8003bf0:	d900      	bls.n	8003bf4 <_realloc_r+0x4c>
 8003bf2:	001a      	movs	r2, r3
 8003bf4:	0031      	movs	r1, r6
 8003bf6:	0028      	movs	r0, r5
 8003bf8:	f000 f84c 	bl	8003c94 <memcpy>
 8003bfc:	0031      	movs	r1, r6
 8003bfe:	0038      	movs	r0, r7
 8003c00:	f000 f852 	bl	8003ca8 <_free_r>
 8003c04:	e7da      	b.n	8003bbc <_realloc_r+0x14>

08003c06 <memset>:
 8003c06:	0003      	movs	r3, r0
 8003c08:	1882      	adds	r2, r0, r2
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d100      	bne.n	8003c10 <memset+0xa>
 8003c0e:	4770      	bx	lr
 8003c10:	7019      	strb	r1, [r3, #0]
 8003c12:	3301      	adds	r3, #1
 8003c14:	e7f9      	b.n	8003c0a <memset+0x4>
	...

08003c18 <_sbrk_r>:
 8003c18:	2300      	movs	r3, #0
 8003c1a:	b570      	push	{r4, r5, r6, lr}
 8003c1c:	4d06      	ldr	r5, [pc, #24]	; (8003c38 <_sbrk_r+0x20>)
 8003c1e:	0004      	movs	r4, r0
 8003c20:	0008      	movs	r0, r1
 8003c22:	602b      	str	r3, [r5, #0]
 8003c24:	f7fd f900 	bl	8000e28 <_sbrk>
 8003c28:	1c43      	adds	r3, r0, #1
 8003c2a:	d103      	bne.n	8003c34 <_sbrk_r+0x1c>
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d000      	beq.n	8003c34 <_sbrk_r+0x1c>
 8003c32:	6023      	str	r3, [r4, #0]
 8003c34:	bd70      	pop	{r4, r5, r6, pc}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	20000290 	.word	0x20000290

08003c3c <__errno>:
 8003c3c:	4b01      	ldr	r3, [pc, #4]	; (8003c44 <__errno+0x8>)
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	4770      	bx	lr
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	20000064 	.word	0x20000064

08003c48 <__libc_init_array>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	2600      	movs	r6, #0
 8003c4c:	4c0c      	ldr	r4, [pc, #48]	; (8003c80 <__libc_init_array+0x38>)
 8003c4e:	4d0d      	ldr	r5, [pc, #52]	; (8003c84 <__libc_init_array+0x3c>)
 8003c50:	1b64      	subs	r4, r4, r5
 8003c52:	10a4      	asrs	r4, r4, #2
 8003c54:	42a6      	cmp	r6, r4
 8003c56:	d109      	bne.n	8003c6c <__libc_init_array+0x24>
 8003c58:	2600      	movs	r6, #0
 8003c5a:	f000 f877 	bl	8003d4c <_init>
 8003c5e:	4c0a      	ldr	r4, [pc, #40]	; (8003c88 <__libc_init_array+0x40>)
 8003c60:	4d0a      	ldr	r5, [pc, #40]	; (8003c8c <__libc_init_array+0x44>)
 8003c62:	1b64      	subs	r4, r4, r5
 8003c64:	10a4      	asrs	r4, r4, #2
 8003c66:	42a6      	cmp	r6, r4
 8003c68:	d105      	bne.n	8003c76 <__libc_init_array+0x2e>
 8003c6a:	bd70      	pop	{r4, r5, r6, pc}
 8003c6c:	00b3      	lsls	r3, r6, #2
 8003c6e:	58eb      	ldr	r3, [r5, r3]
 8003c70:	4798      	blx	r3
 8003c72:	3601      	adds	r6, #1
 8003c74:	e7ee      	b.n	8003c54 <__libc_init_array+0xc>
 8003c76:	00b3      	lsls	r3, r6, #2
 8003c78:	58eb      	ldr	r3, [r5, r3]
 8003c7a:	4798      	blx	r3
 8003c7c:	3601      	adds	r6, #1
 8003c7e:	e7f2      	b.n	8003c66 <__libc_init_array+0x1e>
 8003c80:	08003d94 	.word	0x08003d94
 8003c84:	08003d94 	.word	0x08003d94
 8003c88:	08003d98 	.word	0x08003d98
 8003c8c:	08003d94 	.word	0x08003d94

08003c90 <__retarget_lock_acquire_recursive>:
 8003c90:	4770      	bx	lr

08003c92 <__retarget_lock_release_recursive>:
 8003c92:	4770      	bx	lr

08003c94 <memcpy>:
 8003c94:	2300      	movs	r3, #0
 8003c96:	b510      	push	{r4, lr}
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d100      	bne.n	8003c9e <memcpy+0xa>
 8003c9c:	bd10      	pop	{r4, pc}
 8003c9e:	5ccc      	ldrb	r4, [r1, r3]
 8003ca0:	54c4      	strb	r4, [r0, r3]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	e7f8      	b.n	8003c98 <memcpy+0x4>
	...

08003ca8 <_free_r>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	0005      	movs	r5, r0
 8003cac:	2900      	cmp	r1, #0
 8003cae:	d010      	beq.n	8003cd2 <_free_r+0x2a>
 8003cb0:	1f0c      	subs	r4, r1, #4
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	da00      	bge.n	8003cba <_free_r+0x12>
 8003cb8:	18e4      	adds	r4, r4, r3
 8003cba:	0028      	movs	r0, r5
 8003cbc:	f7ff ff5a 	bl	8003b74 <__malloc_lock>
 8003cc0:	4a1d      	ldr	r2, [pc, #116]	; (8003d38 <_free_r+0x90>)
 8003cc2:	6813      	ldr	r3, [r2, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <_free_r+0x2c>
 8003cc8:	6063      	str	r3, [r4, #4]
 8003cca:	6014      	str	r4, [r2, #0]
 8003ccc:	0028      	movs	r0, r5
 8003cce:	f7ff ff59 	bl	8003b84 <__malloc_unlock>
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	42a3      	cmp	r3, r4
 8003cd6:	d908      	bls.n	8003cea <_free_r+0x42>
 8003cd8:	6820      	ldr	r0, [r4, #0]
 8003cda:	1821      	adds	r1, r4, r0
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	d1f3      	bne.n	8003cc8 <_free_r+0x20>
 8003ce0:	6819      	ldr	r1, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	1809      	adds	r1, r1, r0
 8003ce6:	6021      	str	r1, [r4, #0]
 8003ce8:	e7ee      	b.n	8003cc8 <_free_r+0x20>
 8003cea:	001a      	movs	r2, r3
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <_free_r+0x4e>
 8003cf2:	42a3      	cmp	r3, r4
 8003cf4:	d9f9      	bls.n	8003cea <_free_r+0x42>
 8003cf6:	6811      	ldr	r1, [r2, #0]
 8003cf8:	1850      	adds	r0, r2, r1
 8003cfa:	42a0      	cmp	r0, r4
 8003cfc:	d10b      	bne.n	8003d16 <_free_r+0x6e>
 8003cfe:	6820      	ldr	r0, [r4, #0]
 8003d00:	1809      	adds	r1, r1, r0
 8003d02:	1850      	adds	r0, r2, r1
 8003d04:	6011      	str	r1, [r2, #0]
 8003d06:	4283      	cmp	r3, r0
 8003d08:	d1e0      	bne.n	8003ccc <_free_r+0x24>
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	1841      	adds	r1, r0, r1
 8003d10:	6011      	str	r1, [r2, #0]
 8003d12:	6053      	str	r3, [r2, #4]
 8003d14:	e7da      	b.n	8003ccc <_free_r+0x24>
 8003d16:	42a0      	cmp	r0, r4
 8003d18:	d902      	bls.n	8003d20 <_free_r+0x78>
 8003d1a:	230c      	movs	r3, #12
 8003d1c:	602b      	str	r3, [r5, #0]
 8003d1e:	e7d5      	b.n	8003ccc <_free_r+0x24>
 8003d20:	6820      	ldr	r0, [r4, #0]
 8003d22:	1821      	adds	r1, r4, r0
 8003d24:	428b      	cmp	r3, r1
 8003d26:	d103      	bne.n	8003d30 <_free_r+0x88>
 8003d28:	6819      	ldr	r1, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	1809      	adds	r1, r1, r0
 8003d2e:	6021      	str	r1, [r4, #0]
 8003d30:	6063      	str	r3, [r4, #4]
 8003d32:	6054      	str	r4, [r2, #4]
 8003d34:	e7ca      	b.n	8003ccc <_free_r+0x24>
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	20000150 	.word	0x20000150

08003d3c <_malloc_usable_size_r>:
 8003d3c:	1f0b      	subs	r3, r1, #4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	1f18      	subs	r0, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	da01      	bge.n	8003d4a <_malloc_usable_size_r+0xe>
 8003d46:	580b      	ldr	r3, [r1, r0]
 8003d48:	18c0      	adds	r0, r0, r3
 8003d4a:	4770      	bx	lr

08003d4c <_init>:
 8003d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d52:	bc08      	pop	{r3}
 8003d54:	469e      	mov	lr, r3
 8003d56:	4770      	bx	lr

08003d58 <_fini>:
 8003d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d5e:	bc08      	pop	{r3}
 8003d60:	469e      	mov	lr, r3
 8003d62:	4770      	bx	lr
