"GPIO registering failed (%d)\n"	,	L_2
ENOMEM	,	V_45
parent	,	V_49
ngpio	,	V_21
devm_request_region	,	F_27
ws16c48_gpio_direction_output	,	F_8
raw_spin_unlock_irqrestore	,	F_7
direction_output	,	V_57
dev	,	V_40
ws16c48_irq_ack	,	F_14
lock	,	V_10
int_id	,	V_34
id	,	V_41
bits	,	V_16
ws16c48_irq_handler	,	F_20
"Could not add irqchip (%d)\n"	,	L_3
IRQ_HANDLED	,	V_38
flow_type	,	V_26
GFP_KERNEL	,	V_44
device	,	V_39
irq_data	,	V_23
irq_mask	,	V_25
IRQ_NONE	,	V_36
flags	,	V_9
IRQ_TYPE_NONE	,	V_27
ws16c48_gpio	,	V_4
gpiochip_irqchip_add	,	F_31
gpiochip_get_data	,	F_2
ws16c48_gpio_direction_input	,	F_4
ws16c48_gpio_set	,	F_11
for_each_set_bit	,	F_21
irq_data_get_irq_chip_data	,	F_15
EBUSY	,	V_47
get	,	V_58
port_state	,	V_14
chip	,	V_2
set	,	V_59
err	,	V_43
i	,	V_17
irq	,	V_31
IRQ_TYPE_EDGE_RISING	,	V_28
iomask	,	V_19
EINVAL	,	V_15
BIT_WORD	,	F_13
names	,	V_53
int_pending	,	V_33
data	,	V_24
WS16C48_EXTENT	,	V_46
direction_input	,	V_56
devm_gpiochip_add_data	,	F_30
IRQ_TYPE_EDGE_FALLING	,	V_30
ws16c48_irq_set_type	,	F_19
ws16c48_irqchip	,	V_61
get_direction	,	V_55
bitmask	,	V_20
"Unable to lock port addresses (0x%X-0x%X)\n"	,	L_1
offset	,	V_3
ws16c48_gpio_get	,	F_9
ws16c48gpio	,	V_5
THIS_MODULE	,	V_51
ws16c48_gpio_set_multiple	,	F_12
raw_spin_lock_init	,	F_29
"IRQ handler registering failed (%d)\n"	,	L_4
ws16c48_names	,	V_54
ws16c48_probe	,	F_24
port	,	V_6
raw_spin_lock_irqsave	,	F_5
name	,	V_42
generic_handle_irq	,	F_22
devm_kzalloc	,	F_26
ws16c48_gpio_get_direction	,	F_1
irqdomain	,	V_37
flow_mask	,	V_29
ws16c48_irq_mask	,	F_17
dev_err	,	F_28
ws16c48_irq_unmask	,	F_18
irqd_to_hwirq	,	F_16
irq_find_mapping	,	F_23
IRQF_SHARED	,	V_63
inb	,	F_10
value	,	V_13
mask	,	V_7
outb	,	F_6
owner	,	V_50
handle_edge_irq	,	V_62
dev_name	,	F_25
set_multiple	,	V_60
irqreturn_t	,	T_1
label	,	V_48
BIT	,	F_3
io_state	,	V_8
out_state	,	V_11
dev_id	,	V_32
BITS_PER_LONG	,	V_22
gpio_chip	,	V_1
WS16C48_NGPIO	,	V_52
gpio_reg_size	,	V_18
base	,	V_12
gpio	,	V_35
devm_request_irq	,	F_32
