Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 9509DCDB479
	for <qemu-riscv@archiver.kernel.org>; Wed, 24 Jun 2026 00:09:40 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wcB9G-0007UM-1C; Tue, 23 Jun 2026 20:07:22 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <daniel.barboza@oss.qualcomm.com>)
 id 1wcB9C-0007SS-SR
 for qemu-riscv@nongnu.org; Tue, 23 Jun 2026 20:07:18 -0400
Received: from mx0b-0031df01.pphosted.com ([205.220.180.131])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <daniel.barboza@oss.qualcomm.com>)
 id 1wcB9A-0003Ck-IY
 for qemu-riscv@nongnu.org; Tue, 23 Jun 2026 20:07:18 -0400
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
 by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id
 65NK0vvf1177559
 for <qemu-riscv@nongnu.org>; Wed, 24 Jun 2026 00:07:05 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
 cc:content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
 F0Isirr0MlsSsKy41gDn9B8vpEig/F5As+5NVwCdPXU=; b=RnDuMRzyOlPS0Bfv
 O5JpzpIN1Xxnk7jznjIbND7sVJLvqnbChCSe7tl2VtV6dJZF1BWaNb9YICa5vO+W
 GmErMSNZOP2TrURlqu58FrCdPs3khQzemd+VoIiDWM2PwckxYFIvb3DG5CNXh0RT
 bqRS4T2JoUKV8BfiTmVYh2ucGhUVHJ4b30fWh3G9bpwIecqNSR2HKLp6JjdyxMly
 G1bO6pyVtfzsEuGa0W7hN9J67u3kD971XP+SECJ0FD1jlcfuvXv+EPZoK3BklUEX
 xnoke7s/YXMwVjYBXRsu/8erozCosPM7xBnbGhFXSuT5EqcRJuu7Zeu7XZcYp0mh
 VDlC9Q==
Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com
 [209.85.219.71])
 by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eyqe6bd8x-1
 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
 for <qemu-riscv@nongnu.org>; Wed, 24 Jun 2026 00:07:05 +0000 (GMT)
Received: by mail-qv1-f71.google.com with SMTP id
 6a1803df08f44-8de3b53cba9so9112776d6.2
 for <qemu-riscv@nongnu.org>; Tue, 23 Jun 2026 17:07:05 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=oss.qualcomm.com; s=google; t=1782259625; x=1782864425; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=F0Isirr0MlsSsKy41gDn9B8vpEig/F5As+5NVwCdPXU=;
 b=HAsf9tD9PFZiL1sLyAcmxOZlkH8BUheTnxDWLEcyoVI9ecwLzAqH1VTy2rH56d1EQL
 QNduFl4IRSEv9CKNyyQjBHobdaOFdd0Hnw9x65eclr9Wnk3Zx8vNPzAUvLLrUKKOQQiV
 zpevYtuavKBYtlYpYhvCLNT5HMVObychf4Wu9g0XOsv7apTm3fLFqXrQq5MAW/DC1dat
 cfytducqdtsnJsuxUPaW40My60bYxI4uIc2V4Gl7+2LBBUePdqOhGqv7zc/Qo0V+sSJI
 PYxBQwfY4I5GIzPOgCVckIzwHdcbzt5BjpbvyjbBMZ8uhh04AyBUWBMZwEbOssnT92TZ
 DmLA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1782259625; x=1782864425;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=F0Isirr0MlsSsKy41gDn9B8vpEig/F5As+5NVwCdPXU=;
 b=eHyhWeGUmw8h2FU9bJncFMhT0RWevuQPBrCTTLuVOSBss1jHLJDZdJGKZLlBqd7lEy
 l9d6+oyuH5/1Ivr4MUJr5iW0YximD830f+9kf9bTMI1OSEyjVUGZ7I24Woy0dbMT54AC
 4gfulIv7WRRH4/jJpY2pcpRzD2lI1mRqGDc9/VBkZEueB6l/y3PIWg9R8wbkm3Uk0nfF
 JCe1M6irfp51zF7EW+beAC2gtYuWONzY/g2j4VFauKnghS/HvB6Vlg6CQtIfeZbF3BvP
 RFSWUSjGPZ6Nuk15ZW8R5mAfNsuQJ3e3ZsAMcQVGrPI4BH5iE/eCtL0G/HcDIBLYahz3
 3k5g==
X-Gm-Message-State: AOJu0YwPyx+wp/ckOgyX/4a41XSCDZF0yItAVQU3v1ZEGGOH3XE4KeKT
 xuIsr5AELhpM2+uCI/zzdOyadC2hbn7Y2yC+fKwMpPfwVmxmoHtoYMDhTFltpHkEMfh8OYJ8CYY
 bYQh0N0BuXmRPNhAlidLvry6M7B2ws953utqVXEyDl1HWIFmHCWx7TGhdyA==
X-Gm-Gg: AfdE7ckPMpx3ALnRq6REZQ0ZqGvXSV8BMciDNrmbZk/GVD234hdUyqsj7tUQuRC0Cjz
 HLfvsMmPZpdrS4JUvbRKJWFhUFTmwTbF8/HscKw0lcV1Agcm4Og4NaxmJrtfNLXPCBxGKNmWvsA
 gV+kO0CwzJOdMg+RUIKvchuoEs1oSvuEU/3ZZOaoa6a+ZmVLRtUsDr5Bq1OvZp68f/4IPV0zY1C
 7D2+Qqqr1e7jfp5q82Omd1tXkPWfFBpYAUlA8o7A8PB3ZUsrEUNEXi0kSSm646+NKM0nUaJwf8P
 w+ebnv9aP7UZ46+ZbWBKXkCWOPsHWEBbf8DdjALo5Br5I2aOYly666qTvSVrBcpNaFJ6MkhKiJq
 iDfKQuiWa3Itc6W/yeGkS8YOUa5ZGEyNbbuPgLagtSeLuJw==
X-Received: by 2002:a05:6214:2429:b0:8cc:2a92:48e4 with SMTP id
 6a1803df08f44-8e535cfea4amr22373796d6.32.1782259624971; 
 Tue, 23 Jun 2026 17:07:04 -0700 (PDT)
X-Received: by 2002:a05:6214:2429:b0:8cc:2a92:48e4 with SMTP id
 6a1803df08f44-8e535cfea4amr22373366d6.32.1782259624543; 
 Tue, 23 Jun 2026 17:07:04 -0700 (PDT)
Received: from QCOM-UWl2o8bcGT.qualcomm.com ([189.79.21.40])
 by smtp.gmail.com with ESMTPSA id
 6a1803df08f44-8df81cdec56sm142422976d6.32.2026.06.23.17.07.02
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 23 Jun 2026 17:07:04 -0700 (PDT)
From: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, liwei1518@gmail.com,
 zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,
 pierrick.bouvier@oss.qualcomm.com, philmd@oss.qualcomm.com,
 fritchleybohrer@gmail.com,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Subject: [PATCH v2 08/24] target/riscv: remove csr.h from kvm-cpu.c
Date: Tue, 23 Jun 2026 21:06:15 -0300
Message-ID: <20260624000632.2149359-9-daniel.barboza@oss.qualcomm.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260624000632.2149359-1-daniel.barboza@oss.qualcomm.com>
References: <20260624000632.2149359-1-daniel.barboza@oss.qualcomm.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-Proofpoint-GUID: XFPor3NX5C3fwRKki1ooJ2qSmE1bZg4D
X-Proofpoint-ORIG-GUID: XFPor3NX5C3fwRKki1ooJ2qSmE1bZg4D
X-Proofpoint-Spam-Info: AW1haW4tMjYwNjIzMDE5OSBTYWx0ZWRfXwU7rErHtxm5o
 pBgO+Fqy6Kr/9sAR+ubYgrBDxQUbt7FNI/Ec8K+aJ9w2OtVzyHwXnSzRkE1RjfACfG4yowifgAy
 q9wCnChBe51a1TzVtKlolQTOIvy99jU=
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjIzMDE5OSBTYWx0ZWRfX6QbGh9bKOdgV
 mXbIb+DVw2QzZv7z41J3fsWSFBGMoEXl/2qWNy++rfIXodFdKHimDrMS3CJJeXviYCSc+G0jJzW
 is4fej1iZckV86ZodTwBugz7NdEhqQKCRhqlhCGjrMS6BE7l7ZvbV7Fw/lFZflxTSCPo0qiNQUN
 A1XJDtmBm+3BcVEzGkjoXCmmELEi7JNAMj5tasT3VNMp19/ggmp7afIf+gZET1YihlSmMKOgoBd
 PBrkB4iN4ln8pZcjLdUO0JJ/y8K8PQyGbJ82+98tB7dtg9Am9dMg9yKEypA0i0u5YzvX1tkevd8
 kmRp7mJe5noHROAJopkopvU9cwzVV2lCtx0wm0oZMx3oidIpbn4pbR7Mt3lT8J7riYDZiejxeUr
 KQX2KRZwIuUGD8gnTOotHhhzvk8iNvXQMR4w4EyuaLlk5NmrRFBhKFCO82kbJwTvQUKwGUt3P5s
 cNjFsOMIIyN8pjO4BQg==
X-Authority-Analysis: v=2.4 cv=OeKoyBTY c=1 sm=1 tr=0 ts=6a3b1fa9 cx=c_pps
 a=UgVkIMxJMSkC9lv97toC5g==:117 a=sHJf4AwOIoU3qjeHFPlg6Q==:17
 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22
 a=EUspDBNiAAAA:8 a=6BMwLXxoa7YWeqrhhxoA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10
 a=1HOtulTD9v-eNWfpl4qZ:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-06-23_04,2026-06-23_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 phishscore=0 impostorscore=0 spamscore=0 malwarescore=0 adultscore=0
 suspectscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0
 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound
 adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000
 definitions=main-2606230199
Received-SPF: pass client-ip=205.220.180.131;
 envelope-from=daniel.barboza@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Move riscv_new_csr_seed from csr.c to cpu.c since this function is
shared with KVM.  With that we can remove the csr.h from kvm-cpu.c.

Signed-off-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
---
 target/riscv/cpu.c         | 30 ++++++++++++++++++++++++++++++
 target/riscv/cpu.h         |  3 ++-
 target/riscv/csr.h         |  3 ---
 target/riscv/kvm/kvm-cpu.c |  1 -
 target/riscv/tcg/csr.c     | 29 -----------------------------
 5 files changed, 32 insertions(+), 34 deletions(-)

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index fe47ae64c9..5d44f993e4 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -21,6 +21,7 @@
 #include "qemu/qemu-print.h"
 #include "qemu/ctype.h"
 #include "qemu/log.h"
+#include "qemu/guest-random.h"
 #include "cpu.h"
 #include "cpu_vendorid.h"
 #include "target/riscv/csr.h"
@@ -536,6 +537,35 @@ static void riscv_register_custom_csrs(RISCVCPU *cpu, const RISCVCSR *csr_list)
 }
 #endif
 
+/* Used by csr.c and the KVM driver */
+target_ulong riscv_new_csr_seed(target_ulong new_value,
+                                target_ulong write_mask)
+{
+    uint16_t random_v;
+    Error *random_e = NULL;
+    int random_r;
+    target_ulong rval;
+
+    random_r = qemu_guest_getrandom(&random_v, 2, &random_e);
+    if (unlikely(random_r < 0)) {
+        /*
+         * Failed, for unknown reasons in the crypto subsystem.
+         * The best we can do is log the reason and return a
+         * failure indication to the guest.  There is no reason
+         * we know to expect the failure to be transitory, so
+         * indicate DEAD to avoid having the guest spin on WAIT.
+         */
+        qemu_log_mask(LOG_UNIMP, "%s: Crypto failure: %s",
+                      __func__, error_get_pretty(random_e));
+        error_free(random_e);
+        rval = SEED_OPST_DEAD;
+    } else {
+        rval = random_v | SEED_OPST_ES16;
+    }
+
+    return rval;
+}
+
 static ObjectClass *riscv_cpu_class_by_name(const char *cpu_model)
 {
     ObjectClass *oc;
diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index 70b8729bd7..c0e9098728 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -972,7 +972,8 @@ bool riscv_cpu_accelerator_compatible(RISCVCPU *cpu);
 extern const bool valid_vm_1_10_32[], valid_vm_1_10_64[];
 
 void riscv_cpu_register_gdb_regs_for_features(CPUState *cs);
-
+target_ulong riscv_new_csr_seed(target_ulong new_value,
+                                target_ulong write_mask);
 const char *satp_mode_str(uint8_t satp_mode, bool is_32_bit);
 
 const char *priv_spec_to_str(int priv_version);
diff --git a/target/riscv/csr.h b/target/riscv/csr.h
index c791260f83..73d874ee98 100644
--- a/target/riscv/csr.h
+++ b/target/riscv/csr.h
@@ -12,9 +12,6 @@
 #include "exec/target_long.h"
 #include "cpu_bits.h"
 
-target_ulong riscv_new_csr_seed(target_ulong new_value,
-                                target_ulong write_mask);
-
 RISCVException riscv_csrr(CPURISCVState *env, int csrno,
                           target_ulong *ret_value);
 
diff --git a/target/riscv/kvm/kvm-cpu.c b/target/riscv/kvm/kvm-cpu.c
index 39d48a9db4..dcdaf7f2b3 100644
--- a/target/riscv/kvm/kvm-cpu.c
+++ b/target/riscv/kvm/kvm-cpu.c
@@ -31,7 +31,6 @@
 #include "system/kvm.h"
 #include "system/kvm_int.h"
 #include "cpu.h"
-#include "target/riscv/csr.h"
 #include "trace.h"
 #include "accel/accel-cpu-target.h"
 #include "hw/pci/pci.h"
diff --git a/target/riscv/tcg/csr.c b/target/riscv/tcg/csr.c
index b460860409..d447204721 100644
--- a/target/riscv/tcg/csr.c
+++ b/target/riscv/tcg/csr.c
@@ -29,7 +29,6 @@
 #include "exec/icount.h"
 #include "accel/tcg/cpu-loop.h"
 #include "accel/tcg/getpc.h"
-#include "qemu/guest-random.h"
 #include "qapi/error.h"
 #include "tcg/insn-start-words.h"
 #include "internals.h"
@@ -5577,34 +5576,6 @@ static RISCVException write_mnstatus(CPURISCVState *env, int csrno,
 #endif
 
 /* Crypto Extension */
-target_ulong riscv_new_csr_seed(target_ulong new_value,
-                                target_ulong write_mask)
-{
-    uint16_t random_v;
-    Error *random_e = NULL;
-    int random_r;
-    target_ulong rval;
-
-    random_r = qemu_guest_getrandom(&random_v, 2, &random_e);
-    if (unlikely(random_r < 0)) {
-        /*
-         * Failed, for unknown reasons in the crypto subsystem.
-         * The best we can do is log the reason and return a
-         * failure indication to the guest.  There is no reason
-         * we know to expect the failure to be transitory, so
-         * indicate DEAD to avoid having the guest spin on WAIT.
-         */
-        qemu_log_mask(LOG_UNIMP, "%s: Crypto failure: %s",
-                      __func__, error_get_pretty(random_e));
-        error_free(random_e);
-        rval = SEED_OPST_DEAD;
-    } else {
-        rval = random_v | SEED_OPST_ES16;
-    }
-
-    return rval;
-}
-
 static RISCVException rmw_seed(CPURISCVState *env, int csrno,
                                target_ulong *ret_value,
                                target_ulong new_value,
-- 
2.43.0


