===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4935 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2555 ( 13.3%)    0.2555 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2107 ( 11.0%)    0.2107 ( 14.1%)    Parse modules
    0.0404 (  2.1%)    0.0404 (  2.7%)    Verify circuit
    1.3141 ( 68.6%)    0.8914 ( 59.7%)  'firrtl.circuit' Pipeline
    0.1296 (  6.8%)    0.0698 (  4.7%)    'firrtl.module' Pipeline
    0.1185 (  6.2%)    0.0637 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0110 (  0.6%)    0.0060 (  0.4%)      LowerCHIRRTLPass
    0.0142 (  0.7%)    0.0142 (  0.9%)    InferWidths
    0.0681 (  3.6%)    0.0681 (  4.6%)    InferResets
    0.0057 (  0.3%)    0.0057 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.6%)    0.0113 (  0.8%)    WireDFT
    0.0116 (  0.6%)    0.0116 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0651 (  3.4%)    0.0651 (  4.4%)    LowerFIRRTLTypes
    0.7688 ( 40.1%)    0.4059 ( 27.2%)    'firrtl.module' Pipeline
    0.0844 (  4.4%)    0.0459 (  3.1%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      RemoveInvalid
    0.6440 ( 33.6%)    0.3393 ( 22.7%)      Canonicalizer
    0.0388 (  2.0%)    0.0199 (  1.3%)      InferReadWrite
    0.0312 (  1.6%)    0.0312 (  2.1%)    Inliner
    0.0308 (  1.6%)    0.0308 (  2.1%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1451 (  7.6%)    0.1451 (  9.7%)    'firrtl.module' Pipeline
    0.1451 (  7.6%)    0.1451 (  9.7%)      Canonicalizer
    0.0121 (  0.6%)    0.0121 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.6%)    0.0113 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1186 (  6.2%)    0.1186 (  7.9%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1107 (  5.8%)    0.1107 (  7.4%)  'hw.module' Pipeline
    0.0282 (  1.5%)    0.0282 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0708 (  3.7%)    0.0708 (  4.7%)    Canonicalizer
    0.0116 (  0.6%)    0.0116 (  0.8%)    HWCleanup
    0.0164 (  0.9%)    0.0164 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0155 (  0.8%)    0.0155 (  1.0%)    PrettifyVerilog
    0.0957 (  5.0%)    0.0957 (  6.4%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.9161 (100.0%)    1.4935 (100.0%)  Total

{
  totalTime: 1.503,
  maxMemory: 72884224
}
