<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2719, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 8960, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 2735, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 2838, user inline pragmas are applied</column>
            <column name="">(4) simplification, 2515, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1495, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1495, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1495, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1511, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1487, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1487, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1487, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1487, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1487, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1496, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1505, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="2719" col3="2515" col4="1487" col5="1487" col6="1505">
                    <row id="10" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="11" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="5" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="19" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="3" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="2" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config3&gt;" col1="nnet_activation.h:39" col2="177" col3="53" col4="43" col5="37" col6="38"/>
                    <row id="9" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="11" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="7" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="19" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="12" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="6" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config5&gt;" col1="nnet_activation.h:39" col2="177" col3="26" col4="22" col5="19" col6="20"/>
                    <row id="23" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="11" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="16" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="19" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="21" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="20" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config7&gt;" col1="nnet_activation.h:39" col2="177" col3="53" col4="43" col5="37" col6="38"/>
                    <row id="25" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="11" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="1" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="19" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="14" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="5" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="855" col4="493" col5="492" col6="493"/>
                    <row id="7" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="" col3="333" col4="191" col5="185" col6="186"/>
                    <row id="16" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="" col3="310" col4="162" col5="159" col6="160"/>
                    <row id="1" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense_latency.h:13" col2="" col3="853" col4="486" col5="480" col6="481"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

