// Seed: 45898309
module module_0 #(
    parameter id_27 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  input wire _id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  assign module_1.id_3 = 0;
  output wire id_12;
  input wire id_11;
  output tri0 id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3  = id_1;
  assign id_10 = -1'b0 == id_29;
  wire [1 : 1] id_33;
  assign id_8 = id_29;
  assign id_5 = module_0;
  logic [{  1 'b0 ,  id_27  } : 1] id_34 = -1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd91
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  wire [id_3 : 1] id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  assign id_3 = id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_4,
      id_5,
      id_9,
      id_6,
      id_6,
      id_7,
      id_4,
      id_7,
      id_8,
      id_5,
      id_9,
      id_6,
      id_5,
      id_5,
      id_4,
      id_6,
      id_7,
      id_1,
      id_3,
      id_7,
      id_4,
      id_1,
      id_9,
      id_4
  );
endmodule
