#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Apr 08 22:29:17 2017
# Process ID: 1928
# Log file: C:/Users/admin/Desktop/Suyash/project_1/project_1.runs/impl_1/ARM_CPU.vdi
# Journal file: C:/Users/admin/Desktop/Suyash/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ARM_CPU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-491] No black box instances found for design checkpoint 'C:/Users/admin/Desktop/Suyash/project_1/project_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'.
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:10]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports CLK]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:137]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc:138]
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Finished Parsing XDC File [C:/Users/admin/Desktop/Suyash/project_1/project_1.srcs/constrs_1/imports/tb_release_cpu/Basys3_Master.xdc]
INFO: [Designutils 20-663] Invalid constraints found, use command 'write_xdc -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 436.598 ; gain = 0.762
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c1cfaba9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 31 cells.
Phase 2 Constant Propagation | Checksum: accddf2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 224 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 10f463e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 852.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10f463e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 852.727 ; gain = 0.000
Implement Debug Cores | Checksum: c1cfaba9
Logic Optimization | Checksum: c1cfaba9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 10f463e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 852.727 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 852.727 ; gain = 417.941
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 215946d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 3944dad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 3944dad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.201 . Memory (MB): peak = 852.727 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'Actor/DP_subclass_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	myDec/DP_subclass_reg[0] {LDCE}
	myDec/DP_subclass_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/DT_subclass_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	myDec/DT_subclass_reg {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[0][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[0][0] {LDCE}
	Actor/RF/rf_reg[0][10] {LDCE}
	Actor/RF/rf_reg[0][11] {LDCE}
	Actor/RF/rf_reg[0][12] {LDCE}
	Actor/RF/rf_reg[0][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[13][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[13][0] {LDCE}
	Actor/RF/rf_reg[13][10] {LDCE}
	Actor/RF/rf_reg[13][11] {LDCE}
	Actor/RF/rf_reg[13][12] {LDCE}
	Actor/RF/rf_reg[13][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[14][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[14][0] {LDCE}
	Actor/RF/rf_reg[14][10] {LDCE}
	Actor/RF/rf_reg[14][11] {LDCE}
	Actor/RF/rf_reg[14][12] {LDCE}
	Actor/RF/rf_reg[14][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[15][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[15][0] {LDCE}
	Actor/RF/rf_reg[15][10] {LDCE}
	Actor/RF/rf_reg[15][11] {LDCE}
	Actor/RF/rf_reg[15][12] {LDCE}
	Actor/RF/rf_reg[15][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[1][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[1][0] {LDCE}
	Actor/RF/rf_reg[1][10] {LDCE}
	Actor/RF/rf_reg[1][11] {LDCE}
	Actor/RF/rf_reg[1][12] {LDCE}
	Actor/RF/rf_reg[1][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[2][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[2][0] {LDCE}
	Actor/RF/rf_reg[2][10] {LDCE}
	Actor/RF/rf_reg[2][11] {LDCE}
	Actor/RF/rf_reg[2][12] {LDCE}
	Actor/RF/rf_reg[2][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[3][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[3][0] {LDCE}
	Actor/RF/rf_reg[3][10] {LDCE}
	Actor/RF/rf_reg[3][11] {LDCE}
	Actor/RF/rf_reg[3][12] {LDCE}
	Actor/RF/rf_reg[3][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[4][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[4][0] {LDCE}
	Actor/RF/rf_reg[4][10] {LDCE}
	Actor/RF/rf_reg[4][11] {LDCE}
	Actor/RF/rf_reg[4][12] {LDCE}
	Actor/RF/rf_reg[4][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/RF/rf_reg[6][31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[6][0] {LDCE}
	Actor/RF/rf_reg[6][10] {LDCE}
	Actor/RF/rf_reg[6][11] {LDCE}
	Actor/RF/rf_reg[6][12] {LDCE}
	Actor/RF/rf_reg[6][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/instr_class_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	myDec/instr_class_reg[0] {LDCE}
	myDec/instr_class_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_10_149_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[9][0] {LDCE}
	Actor/RF/rf_reg[9][10] {LDCE}
	Actor/RF/rf_reg[9][11] {LDCE}
	Actor/RF/rf_reg[9][12] {LDCE}
	Actor/RF/rf_reg[9][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_12_148_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[10][0] {LDCE}
	Actor/RF/rf_reg[10][10] {LDCE}
	Actor/RF/rf_reg[10][11] {LDCE}
	Actor/RF/rf_reg[10][12] {LDCE}
	Actor/RF/rf_reg[10][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_14_146_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[12][0] {LDCE}
	Actor/RF/rf_reg[12][10] {LDCE}
	Actor/RF/rf_reg[12][11] {LDCE}
	Actor/RF/rf_reg[12][12] {LDCE}
	Actor/RF/rf_reg[12][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_16_150_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[8][0] {LDCE}
	Actor/RF/rf_reg[8][10] {LDCE}
	Actor/RF/rf_reg[8][11] {LDCE}
	Actor/RF/rf_reg[8][12] {LDCE}
	Actor/RF/rf_reg[8][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_18_153_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[5][0] {LDCE}
	Actor/RF/rf_reg[5][10] {LDCE}
	Actor/RF/rf_reg[5][11] {LDCE}
	Actor/RF/rf_reg[5][12] {LDCE}
	Actor/RF/rf_reg[5][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_20_151_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[7][0] {LDCE}
	Actor/RF/rf_reg[7][10] {LDCE}
	Actor/RF/rf_reg[7][11] {LDCE}
	Actor/RF/rf_reg[7][12] {LDCE}
	Actor/RF/rf_reg[7][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/n_8_147_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/RF/rf_reg[11][0] {LDCE}
	Actor/RF/rf_reg[11][10] {LDCE}
	Actor/RF/rf_reg[11][11] {LDCE}
	Actor/RF/rf_reg[11][12] {LDCE}
	Actor/RF/rf_reg[11][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Actor/operation_reg[3]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	myDec/operation_reg[0] {LDCE}
	myDec/operation_reg[0]_rep {LDCE}
	myDec/operation_reg[0]_rep__0 {LDCE}
	myDec/operation_reg[1] {LDCE}
	myDec/operation_reg[2] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/A_reg[31]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/A_reg[0] {LDCE}
	Actor/A_reg[10] {LDCE}
	Actor/A_reg[11] {LDCE}
	Actor/A_reg[12] {LDCE}
	Actor/A_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/DIN_MEM_reg[31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/DIN_MEM_reg[0] {LDCE}
	Actor/DIN_MEM_reg[10] {LDCE}
	Actor/DIN_MEM_reg[11] {LDCE}
	Actor/DIN_MEM_reg[12] {LDCE}
	Actor/DIN_MEM_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/D_reg[31]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/D_reg[0] {LDCE}
	Actor/D_reg[10] {LDCE}
	Actor/D_reg[11] {LDCE}
	Actor/D_reg[12] {LDCE}
	Actor/D_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/O_reg[31]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/O_reg[0] {LDCE}
	Actor/O_reg[10] {LDCE}
	Actor/O_reg[11] {LDCE}
	Actor/O_reg[12] {LDCE}
	Actor/O_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/PC_reg[31]_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/PC_reg[0] {LDCE}
	Actor/PC_reg[10] {LDCE}
	Actor/PC_reg[11] {LDCE}
	Actor/PC_reg[12] {LDCE}
	Actor/PC_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/Res_reg[31]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/Res_reg[0] {LDCE}
	Actor/Res_reg[10] {LDCE}
	Actor/Res_reg[11] {LDCE}
	Actor/Res_reg[12] {LDCE}
	Actor/Res_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/WEA_MEM_reg[3]_i_1' is driving clock pin of 13 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/ADDR_MEM_reg[0] {LDCE}
	Actor/ADDR_MEM_reg[10] {LDCE}
	Actor/ADDR_MEM_reg[11] {LDCE}
	Actor/ADDR_MEM_reg[1] {LDCE}
	Actor/ADDR_MEM_reg[2] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/flags_sig_reg[3]_i_2' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/flags_sig_reg[0] {LDCE}
	Actor/flags_sig_reg[1] {LDCE}
	Actor/flags_sig_reg[2] {LDCE}
	Actor/flags_sig_reg[3] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/g0_b0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/C_reg[0] {LDCE}
	Actor/C_reg[10] {LDCE}
	Actor/C_reg[11] {LDCE}
	Actor/C_reg[12] {LDCE}
	Actor/C_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/g0_b0__0' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/inp1_sig_reg[0] {LDCE}
	Actor/inp1_sig_reg[1] {LDCE}
	Actor/inp1_sig_reg[2] {LDCE}
	Actor/inp1_sig_reg[3] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/g0_b0__1' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/inp2_sig_reg[0] {LDCE}
	Actor/inp2_sig_reg[1] {LDCE}
	Actor/inp2_sig_reg[2] {LDCE}
	Actor/inp2_sig_reg[3] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/g0_b0__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/data_sig_reg[0] {LDCE}
	Actor/data_sig_reg[10] {LDCE}
	Actor/data_sig_reg[11] {LDCE}
	Actor/data_sig_reg[12] {LDCE}
	Actor/data_sig_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/is_write_sig_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/is_write_sig_reg {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/n_0_228_BUFG_inst_i_1' is driving clock pin of 68 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/Flags_reg[0] {LDCE}
	Actor/Flags_reg[1] {LDCE}
	Actor/Flags_reg[2] {LDCE}
	Actor/Flags_reg[3] {LDCE}
	Actor/op1_alu_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/n_2_304_BUFG_inst_i_1' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/op1_mul_reg[0] {LDCE}
	Actor/op1_mul_reg[10] {LDCE}
	Actor/op1_mul_reg[11] {LDCE}
	Actor/op1_mul_reg[12] {LDCE}
	Actor/op1_mul_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/n_4_229_BUFG_inst_i_1' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/B_reg[0] {LDCE}
	Actor/B_reg[10] {LDCE}
	Actor/B_reg[11] {LDCE}
	Actor/B_reg[12] {LDCE}
	Actor/B_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'myFSM/n_6_1539_BUFG_inst_i_1' is driving clock pin of 39 registers. This could lead to large hold time violations. First few involved registers are:
	Actor/Shift_amount_reg[0] {LDCE}
	Actor/Shift_amount_reg[1] {LDCE}
	Actor/Shift_amount_reg[2] {LDCE}
	Actor/Shift_amount_reg[3] {LDCE}
	Actor/Shift_amount_reg[4] {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.995 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 9edf1f33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d823fa08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design
Phase 2.1.6.1 Place Init Design | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 19c2634fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 852.727 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 12f6c3406

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 855.063 ; gain = 2.336

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 12f6c3406

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 855.063 ; gain = 2.336

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 16114a3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 855.063 ; gain = 2.336

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 196ac81d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 855.063 ; gain = 2.336

Phase 4.4 Commit Small Macros & Core Logic
Phase 4.4 Commit Small Macros & Core Logic | Checksum: c3ff8f68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: c3ff8f68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281
Phase 4 Detail Placement | Checksum: c3ff8f68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: d8ea8403

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281

Phase 5.2 Post Placement Cleanup
Phase 5.2 Post Placement Cleanup | Checksum: d8ea8403

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281

Phase 5.3 Placer Reporting
Phase 5.3 Placer Reporting | Checksum: d8ea8403

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281

Phase 5.4 Final Placement Cleanup
Phase 5.4 Final Placement Cleanup | Checksum: 11b75d02e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 11b75d02e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281
Ending Placer Task | Checksum: b3c23704

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 862.008 ; gain = 9.281
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 137 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 862.008 ; gain = 9.281
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 868.445 ; gain = 6.438
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 872.539 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
