{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:03:33 2018 " "Info: Processing started: Wed Oct 24 11:03:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:inst\|count\[24\] " "Info: Detected ripple clock \"clock_divider:inst\|count\[24\]\" as buffer" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:inst\|count\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register clock_divider:inst\|count\[0\] register clock_divider:inst\|count\[24\] 252.33 MHz 3.963 ns Internal " "Info: Clock \"clock\" has Internal fmax of 252.33 MHz between source register \"clock_divider:inst\|count\[0\]\" and destination register \"clock_divider:inst\|count\[24\]\" (period= 3.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.219 ns + Longest register register " "Info: + Longest register to register delay is 3.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:inst\|count\[0\] 1 REG LCFF_X1_Y18_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'clock_divider:inst\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[0] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.414 ns) 0.912 ns clock_divider:inst\|count\[1\]~25 2 COMB LCCOMB_X1_Y18_N8 2 " "Info: 2: + IC(0.498 ns) + CELL(0.414 ns) = 0.912 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.983 ns clock_divider:inst\|count\[2\]~27 3 COMB LCCOMB_X1_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.983 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[2\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.054 ns clock_divider:inst\|count\[3\]~29 4 COMB LCCOMB_X1_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.054 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[3\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.213 ns clock_divider:inst\|count\[4\]~31 5 COMB LCCOMB_X1_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.213 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[4\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.284 ns clock_divider:inst\|count\[5\]~33 6 COMB LCCOMB_X1_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.284 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[5\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.355 ns clock_divider:inst\|count\[6\]~35 7 COMB LCCOMB_X1_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[6\]~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.426 ns clock_divider:inst\|count\[7\]~37 8 COMB LCCOMB_X1_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[7\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.497 ns clock_divider:inst\|count\[8\]~39 9 COMB LCCOMB_X1_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[8\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.568 ns clock_divider:inst\|count\[9\]~41 10 COMB LCCOMB_X1_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[9\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.639 ns clock_divider:inst\|count\[10\]~43 11 COMB LCCOMB_X1_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.639 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[10\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.710 ns clock_divider:inst\|count\[11\]~45 12 COMB LCCOMB_X1_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.710 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[11\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.856 ns clock_divider:inst\|count\[12\]~47 13 COMB LCCOMB_X1_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.856 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[12\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.927 ns clock_divider:inst\|count\[13\]~49 14 COMB LCCOMB_X1_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.927 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[13\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.998 ns clock_divider:inst\|count\[14\]~51 15 COMB LCCOMB_X1_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.998 ns; Loc. = LCCOMB_X1_Y17_N2; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[14\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.069 ns clock_divider:inst\|count\[15\]~53 16 COMB LCCOMB_X1_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.069 ns; Loc. = LCCOMB_X1_Y17_N4; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[15\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.140 ns clock_divider:inst\|count\[16\]~55 17 COMB LCCOMB_X1_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.140 ns; Loc. = LCCOMB_X1_Y17_N6; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[16\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.211 ns clock_divider:inst\|count\[17\]~57 18 COMB LCCOMB_X1_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.211 ns; Loc. = LCCOMB_X1_Y17_N8; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[17\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.282 ns clock_divider:inst\|count\[18\]~59 19 COMB LCCOMB_X1_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[18\]~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.353 ns clock_divider:inst\|count\[19\]~61 20 COMB LCCOMB_X1_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.353 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[19\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.512 ns clock_divider:inst\|count\[20\]~63 21 COMB LCCOMB_X1_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.512 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[20\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns clock_divider:inst\|count\[21\]~65 22 COMB LCCOMB_X1_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[21\]~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns clock_divider:inst\|count\[22\]~67 23 COMB LCCOMB_X1_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[22\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns clock_divider:inst\|count\[23\]~69 24 COMB LCCOMB_X1_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[23\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.135 ns clock_divider:inst\|count\[24\]~70 25 COMB LCCOMB_X1_Y17_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.135 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[24\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.219 ns clock_divider:inst\|count\[24\] 26 REG LCFF_X1_Y17_N23 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.219 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 84.53 % ) " "Info: Total cell delay = 2.721 ns ( 84.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 15.47 % ) " "Info: Total interconnect delay = 0.498 ns ( 15.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { clock_divider:inst|count[0] {} clock_divider:inst|count[1]~25 {} clock_divider:inst|count[2]~27 {} clock_divider:inst|count[3]~29 {} clock_divider:inst|count[4]~31 {} clock_divider:inst|count[5]~33 {} clock_divider:inst|count[6]~35 {} clock_divider:inst|count[7]~37 {} clock_divider:inst|count[8]~39 {} clock_divider:inst|count[9]~41 {} clock_divider:inst|count[10]~43 {} clock_divider:inst|count[11]~45 {} clock_divider:inst|count[12]~47 {} clock_divider:inst|count[13]~49 {} clock_divider:inst|count[14]~51 {} clock_divider:inst|count[15]~53 {} clock_divider:inst|count[16]~55 {} clock_divider:inst|count[17]~57 {} clock_divider:inst|count[18]~59 {} clock_divider:inst|count[19]~61 {} clock_divider:inst|count[20]~63 {} clock_divider:inst|count[21]~65 {} clock_divider:inst|count[22]~67 {} clock_divider:inst|count[23]~69 {} clock_divider:inst|count[24]~70 {} clock_divider:inst|count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.530 ns - Smallest " "Info: - Smallest clock skew is -0.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.147 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.537 ns) 2.147 ns clock_divider:inst\|count\[24\] 2 REG LCFF_X1_Y17_N23 3 " "Info: 2: + IC(0.611 ns) + CELL(0.537 ns) = 2.147 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 71.54 % ) " "Info: Total cell delay = 1.536 ns ( 71.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.611 ns ( 28.46 % ) " "Info: Total interconnect delay = 0.611 ns ( 28.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns clock_divider:inst\|count\[0\] 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'clock_divider:inst\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { clock_divider:inst|count[0] {} clock_divider:inst|count[1]~25 {} clock_divider:inst|count[2]~27 {} clock_divider:inst|count[3]~29 {} clock_divider:inst|count[4]~31 {} clock_divider:inst|count[5]~33 {} clock_divider:inst|count[6]~35 {} clock_divider:inst|count[7]~37 {} clock_divider:inst|count[8]~39 {} clock_divider:inst|count[9]~41 {} clock_divider:inst|count[10]~43 {} clock_divider:inst|count[11]~45 {} clock_divider:inst|count[12]~47 {} clock_divider:inst|count[13]~49 {} clock_divider:inst|count[14]~51 {} clock_divider:inst|count[15]~53 {} clock_divider:inst|count[16]~55 {} clock_divider:inst|count[17]~57 {} clock_divider:inst|count[18]~59 {} clock_divider:inst|count[19]~61 {} clock_divider:inst|count[20]~63 {} clock_divider:inst|count[21]~65 {} clock_divider:inst|count[22]~67 {} clock_divider:inst|count[23]~69 {} clock_divider:inst|count[24]~70 {} clock_divider:inst|count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock INDICATOR clock_divider:inst\|count\[24\] 10.801 ns register " "Info: tco from clock \"clock\" to destination pin \"INDICATOR\" through register \"clock_divider:inst\|count\[24\]\" is 10.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.147 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.537 ns) 2.147 ns clock_divider:inst\|count\[24\] 2 REG LCFF_X1_Y17_N23 3 " "Info: 2: + IC(0.611 ns) + CELL(0.537 ns) = 2.147 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 71.54 % ) " "Info: Total cell delay = 1.536 ns ( 71.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.611 ns ( 28.46 % ) " "Info: Total interconnect delay = 0.611 ns ( 28.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.404 ns + Longest register pin " "Info: + Longest register to pin delay is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:inst\|count\[24\] 1 REG LCFF_X1_Y17_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.596 ns) + CELL(2.808 ns) 8.404 ns INDICATOR 2 PIN PIN_AE22 0 " "Info: 2: + IC(5.596 ns) + CELL(2.808 ns) = 8.404 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'INDICATOR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 248 80 256 264 "INDICATOR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 33.41 % ) " "Info: Total cell delay = 2.808 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.596 ns ( 66.59 % ) " "Info: Total interconnect delay = 5.596 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clock_divider:inst|count[24] {} INDICATOR {} } { 0.000ns 5.596ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clock_divider:inst|count[24] {} INDICATOR {} } { 0.000ns 5.596ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:03:33 2018 " "Info: Processing ended: Wed Oct 24 11:03:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
