$date
	Sat Jul  6 14:47:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$3 $end
$var wire 1 # \$6 $end
$var wire 1 $ clk $end
$var wire 32 % num [31:0] $end
$var wire 16 & q [15:0] $end
$var wire 1 ' reset $end
$var wire 1 ( rst $end
$var wire 1 ) valid $end
$var wire 18 * right [17:0] $end
$var wire 18 + left [17:0] $end
$var wire 19 , \$8 [18:0] $end
$var wire 19 - \$7 [18:0] $end
$var wire 5 . \$5 [4:0] $end
$var wire 1 / \$4 $end
$var wire 1 0 \$2 $end
$var reg 32 1 \$10 [31:0] $end
$var reg 1 2 \$11 $end
$var reg 16 3 \$12 [15:0] $end
$var reg 18 4 \$13 [17:0] $end
$var reg 4 5 \$14 [3:0] $end
$var reg 2 6 \$9 [1:0] $end
$var reg 1 7 \$auto$verilog_backend.cc:2352:dump_module$1 $end
$var reg 32 8 a [31:0] $end
$var reg 4 9 current_count [3:0] $end
$var reg 18 : r [17:0] $end
$var reg 18 ; r_reg [17:0] $end
$var reg 1 < ready $end
$var reg 16 = res [15:0] $end
$var reg 2 > sqrt_state [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 >
b0 =
0<
b0 ;
b111111111111111111 :
b0 9
b0 8
07
b0 6
b0 5
b0 4
b0 3
02
b0 1
00
0/
b1 .
b1 -
b1111111111111111111 ,
b0 +
b1 *
0)
z(
1'
b0 &
b0 %
1$
0#
1"
1!
$end
#6250
0$
#12500
b1111001 %
0(
1)
1$
#18750
0$
#25000
1$
#31250
0$
#37500
1$
#43750
0$
#50000
0)
1$
#56250
0$
#62500
1$
#68750
0$
#75000
1$
#81250
0$
#87500
1$
#93750
0$
#100000
1$
#106250
0$
#112500
1$
#118750
0$
#125000
1$
#131250
0$
#137500
1$
#143750
0$
#150000
1$
#156250
0$
#162500
1$
#168750
0$
#175000
1$
#181250
0$
#187500
1$
#193750
0$
#200000
1$
#206250
0$
#212500
1$
#218750
0$
#225000
1$
#225001
