<h1 id="HW-CTFsym_reg_hash-parameters">parameters</h1><pre>{</pre><pre>  &quot;id&quot; : int, // Block ID</pre><pre>  &quot;relVer&quot; : string, // Can be a verilog constant or integer. If integer, width is assumed 32 bits, which is the max for the verilog constant.</pre><pre>  &quot;engVerId&quot; : string,  // Can be a verilog constant or integer. If integer, width is assume 32 bits, which is the max for the verilog constant.</pre><pre>  &quot;interfaces&quot; : {</pre><pre>    &quot;clkInterface&quot; : {InterfaceCLK},</pre><pre>    &quot;cfgInterface&quot; : {InterfaceAPB}</pre><pre>  }</pre><pre>}</pre><h1 id="HW-CTFsym_reg_hash-ModulesUsed"><strong>Modules Used</strong></h1><p>apb_csr</p><h1 id="HW-CTFsym_reg_hash-Description"><strong>Description</strong></h1><p>The block creates three registers that are hung in the config space as shown in the below table:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Reg Name</th><th class="confluenceTh">Offset</th></tr><tr><td class="confluenceTd">relVer</td><td class="confluenceTd">0</td></tr><tr><td class="confluenceTd">engVerId</td><td class="confluenceTd">4</td></tr><tr><td class="confluenceTd">IDR</td><td class="confluenceTd">Math.pow(2, apb addr width) - (apb data width/8)</td></tr></tbody></table></div>