/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS	DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define DT_CLOCK_CONTROL_BASE_ADDR          DT_TI_STELLARIS_CCM_400FE000_BASE_ADDRESS
#define DT_CLOCK_CONTROL_LABEL              DT_TI_STELLARIS_CCM_400FE000_LABEL

#define DT_SSP0_BASE_ADDRESS                DT_ARM_PL022_40008000_BASE_ADDRESS
#define DT_SSP0_IRQ                         DT_ARM_PL022_40008000_IRQ_0
#define DT_SSP0_IRQ_PRI                     DT_ARM_PL022_40008000_IRQ_0_PRIORITY
#define DT_SSP0_NAME                        DT_ARM_PL022_40008000_LABEL
#define DT_SSP0_CLOCK_BUS                   DT_ARM_PL022_40008000_CLOCK_BUS
#define DT_SSP0_CLOCK_ENABLE                DT_ARM_PL022_40008000_CLOCK_ENABLE
/* End of SoC Level DTS fixup file */
