// Seed: 3458709623
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4
    , id_12,
    output tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10
);
  assign id_12 = id_12[1];
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    output tri id_9,
    input wand id_10,
    input uwire id_11,
    output tri id_12,
    output logic id_13,
    output wor id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wire id_17,
    output wor id_18
);
  always id_13 <= 1'h0;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_12,
      id_5,
      id_1,
      id_12,
      id_4,
      id_11,
      id_15,
      id_3,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
