
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2205.95

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_or (input port clocked by clk)
Endpoint: result[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.08    0.00    0.00 1000.00 v is_or (in)
                                         is_or (net)
                  0.04    0.01 1000.01 v input6/A (BUFx12f_ASAP7_75t_R)
    21   15.65   12.79   11.58 1011.60 v input6/Y (BUFx12f_ASAP7_75t_R)
                                         net6 (net)
                 16.71    3.57 1015.16 v _1153_/B (OA21x2_ASAP7_75t_R)
     9    5.75   17.36   21.33 1036.50 v _1153_/Y (OA21x2_ASAP7_75t_R)
                                         net390 (net)
                 17.36    0.23 1036.73 v output390/A (BUFx2_ASAP7_75t_R)
     1    0.28    4.53   15.55 1052.27 v output390/Y (BUFx2_ASAP7_75t_R)
                                         result[7] (net)
                  4.53    0.01 1052.28 v result[7] (out)
                               1052.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1052.28   data arrival time
-----------------------------------------------------------------------------
                               2052.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_mask (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.48    0.00    0.00 1000.00 v is_mask (in)
                                         is_mask (net)
                  0.09    0.03 1000.03 v input5/A (BUFx6f_ASAP7_75t_R)
     6    8.40   11.43   12.39 1012.41 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 11.92    1.27 1013.69 v wire498/A (BUFx16f_ASAP7_75t_R)
     6   26.59    8.90   17.41 1031.10 v wire498/Y (BUFx16f_ASAP7_75t_R)
                                         net498 (net)
                121.69   38.41 1069.51 v wire497/A (BUFx16f_ASAP7_75t_R)
    18   32.77   13.32   37.84 1107.35 v wire497/Y (BUFx16f_ASAP7_75t_R)
                                         net497 (net)
                163.22   51.45 1158.80 v _0846_/A (OR2x6_ASAP7_75t_R)
     4   20.91   27.37   60.41 1219.22 v _0846_/Y (OR2x6_ASAP7_75t_R)
                                         _0317_ (net)
                 88.40   26.27 1245.48 v wire477/A (BUFx16f_ASAP7_75t_R)
     5   23.58   12.10   33.61 1279.10 v wire477/Y (BUFx16f_ASAP7_75t_R)
                                         net477 (net)
                112.33   35.34 1314.44 v _1150_/A3 (AO32x1_ASAP7_75t_R)
     4    2.44   18.56   46.00 1360.43 v _1150_/Y (AO32x1_ASAP7_75t_R)
                                         _0597_ (net)
                 18.56    0.02 1360.45 v _1151_/E (OR5x2_ASAP7_75t_R)
     8    5.87   30.11   60.03 1420.49 v _1151_/Y (OR5x2_ASAP7_75t_R)
                                         _0598_ (net)
                 30.12    0.14 1420.62 v _1184_/B1 (AO221x1_ASAP7_75t_R)
     1    0.65   10.30   25.02 1445.64 v _1184_/Y (AO221x1_ASAP7_75t_R)
                                         _0629_ (net)
                 10.30    0.00 1445.65 v _1187_/A1 (AO21x2_ASAP7_75t_R)
     5    3.75   14.14   22.65 1468.30 v _1187_/Y (AO21x2_ASAP7_75t_R)
                                         net354 (net)
                 14.14    0.04 1468.34 v _1189_/A (OR2x2_ASAP7_75t_R)
     2    1.37    8.91   21.69 1490.03 v _1189_/Y (OR2x2_ASAP7_75t_R)
                                         _0633_ (net)
                  8.91    0.02 1490.06 v _1192_/A1 (AO21x2_ASAP7_75t_R)
     4   23.53   62.20   36.77 1526.83 v _1192_/Y (AO21x2_ASAP7_75t_R)
                                         net372 (net)
                 62.20    0.12 1526.95 v _1204_/B (OR3x1_ASAP7_75t_R)
     3    1.99   18.02   38.81 1565.76 v _1204_/Y (OR3x1_ASAP7_75t_R)
                                         _0645_ (net)
                 18.02    0.01 1565.77 v _1205_/C (OR3x4_ASAP7_75t_R)
     1   21.10   40.97   54.56 1620.33 v _1205_/Y (OR3x4_ASAP7_75t_R)
                                         _0646_ (net)
                112.20   32.70 1653.04 v wire417/A (BUFx16f_ASAP7_75t_R)
     5   20.08   12.57   36.39 1689.42 v wire417/Y (BUFx16f_ASAP7_75t_R)
                                         net417 (net)
                 86.36   26.95 1716.37 v _1750_/B (OR4x1_ASAP7_75t_R)
     1    0.61   12.10   43.05 1759.43 v _1750_/Y (OR4x1_ASAP7_75t_R)
                                         _0286_ (net)
                 12.10    0.00 1759.43 v _1753_/B1 (AO221x1_ASAP7_75t_R)
     1    0.82   11.46   21.12 1780.55 v _1753_/Y (AO221x1_ASAP7_75t_R)
                                         net315 (net)
                 11.46    0.03 1780.58 v output315/A (BUFx2_ASAP7_75t_R)
     1    0.13    3.95   13.47 1794.05 v output315/Y (BUFx2_ASAP7_75t_R)
                                         result[127] (net)
                  3.95    0.00 1794.05 v result[127] (out)
                               1794.05   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1794.05   data arrival time
-----------------------------------------------------------------------------
                               2205.95   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_mask (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.48    0.00    0.00 1000.00 v is_mask (in)
                                         is_mask (net)
                  0.09    0.03 1000.03 v input5/A (BUFx6f_ASAP7_75t_R)
     6    8.40   11.43   12.39 1012.41 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 11.92    1.27 1013.69 v wire498/A (BUFx16f_ASAP7_75t_R)
     6   26.59    8.90   17.41 1031.10 v wire498/Y (BUFx16f_ASAP7_75t_R)
                                         net498 (net)
                121.69   38.41 1069.51 v wire497/A (BUFx16f_ASAP7_75t_R)
    18   32.77   13.32   37.84 1107.35 v wire497/Y (BUFx16f_ASAP7_75t_R)
                                         net497 (net)
                163.22   51.45 1158.80 v _0846_/A (OR2x6_ASAP7_75t_R)
     4   20.91   27.37   60.41 1219.22 v _0846_/Y (OR2x6_ASAP7_75t_R)
                                         _0317_ (net)
                 88.40   26.27 1245.48 v wire477/A (BUFx16f_ASAP7_75t_R)
     5   23.58   12.10   33.61 1279.10 v wire477/Y (BUFx16f_ASAP7_75t_R)
                                         net477 (net)
                112.33   35.34 1314.44 v _1150_/A3 (AO32x1_ASAP7_75t_R)
     4    2.44   18.56   46.00 1360.43 v _1150_/Y (AO32x1_ASAP7_75t_R)
                                         _0597_ (net)
                 18.56    0.02 1360.45 v _1151_/E (OR5x2_ASAP7_75t_R)
     8    5.87   30.11   60.03 1420.49 v _1151_/Y (OR5x2_ASAP7_75t_R)
                                         _0598_ (net)
                 30.12    0.14 1420.62 v _1184_/B1 (AO221x1_ASAP7_75t_R)
     1    0.65   10.30   25.02 1445.64 v _1184_/Y (AO221x1_ASAP7_75t_R)
                                         _0629_ (net)
                 10.30    0.00 1445.65 v _1187_/A1 (AO21x2_ASAP7_75t_R)
     5    3.75   14.14   22.65 1468.30 v _1187_/Y (AO21x2_ASAP7_75t_R)
                                         net354 (net)
                 14.14    0.04 1468.34 v _1189_/A (OR2x2_ASAP7_75t_R)
     2    1.37    8.91   21.69 1490.03 v _1189_/Y (OR2x2_ASAP7_75t_R)
                                         _0633_ (net)
                  8.91    0.02 1490.06 v _1192_/A1 (AO21x2_ASAP7_75t_R)
     4   23.53   62.20   36.77 1526.83 v _1192_/Y (AO21x2_ASAP7_75t_R)
                                         net372 (net)
                 62.20    0.12 1526.95 v _1204_/B (OR3x1_ASAP7_75t_R)
     3    1.99   18.02   38.81 1565.76 v _1204_/Y (OR3x1_ASAP7_75t_R)
                                         _0645_ (net)
                 18.02    0.01 1565.77 v _1205_/C (OR3x4_ASAP7_75t_R)
     1   21.10   40.97   54.56 1620.33 v _1205_/Y (OR3x4_ASAP7_75t_R)
                                         _0646_ (net)
                112.20   32.70 1653.04 v wire417/A (BUFx16f_ASAP7_75t_R)
     5   20.08   12.57   36.39 1689.42 v wire417/Y (BUFx16f_ASAP7_75t_R)
                                         net417 (net)
                 86.36   26.95 1716.37 v _1750_/B (OR4x1_ASAP7_75t_R)
     1    0.61   12.10   43.05 1759.43 v _1750_/Y (OR4x1_ASAP7_75t_R)
                                         _0286_ (net)
                 12.10    0.00 1759.43 v _1753_/B1 (AO221x1_ASAP7_75t_R)
     1    0.82   11.46   21.12 1780.55 v _1753_/Y (AO221x1_ASAP7_75t_R)
                                         net315 (net)
                 11.46    0.03 1780.58 v output315/A (BUFx2_ASAP7_75t_R)
     1    0.13    3.95   13.47 1794.05 v output315/Y (BUFx2_ASAP7_75t_R)
                                         result[127] (net)
                  3.95    0.00 1794.05 v result[127] (out)
                               1794.05   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1794.05   data arrival time
-----------------------------------------------------------------------------
                               2205.95   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
49.96722412109375

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1561

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
3.738154649734497

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1622

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1794.0529

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2205.9470

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
122.958860

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.98e-05   6.57e-05   1.54e-07   1.16e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.98e-05   6.57e-05   1.54e-07   1.16e-04 100.0%
                          43.0%      56.8%       0.1%
