
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -18 day(s)
INFO: [Device 21-36] Loading parts and site information from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /build/repo/gates/sdio-reader/xilinx/uart-top/pa.fromNetlist.tcl
# create_project -name uart-top -dir "/build/repo/gates/sdio-reader/xilinx/uart-top/planAhead_run_2" -part xc6slx16ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/build/repo/gates/sdio-reader/xilinx/uart-top/uart_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/build/repo/gates/sdio-reader/xilinx/uart-top} }
# set_property target_constrs_file "uart_top.ucf" [current_fileset -constrset]
Adding file '/build/repo/gates/sdio-reader/xilinx/uart-top/uart_top.ucf' to fileset 'constrs_1'
# add_files [list {uart_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design uart_top.ngc ...
WARNING:NetListWriters:298 - No output is written to uart_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file uart_top.edif ...
ngc2edif: Total memory usage is 91912 kilobytes

Parsing EDIF File [./planAhead_run_2/uart-top.data/cache/uart_top_ngc_7b323f0f.edif]
Finished Parsing EDIF File [./planAhead_run_2/uart-top.data/cache/uart_top_ngc_7b323f0f.edif]

    while executing
"link_design"
    (file "/build/repo/gates/sdio-reader/xilinx/uart-top/pa.fromNetlist.tcl" line 10)
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 18 00:58:49 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
