\hypertarget{stm32f4xx__hal__tim_8h}{}\section{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+tim.h File Reference}
\label{stm32f4xx__hal__tim_8h}\index{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+tim.\+h@{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+tim.\+h}}


Header file of T\+IM H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Time base Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Output Compare Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM One Pulse Mode Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Input Capture Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Encoder Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clock Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clear Input Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Slave configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Time Base Handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+UP}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+D\+O\+WN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+I\+M\+I\+NG}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+A\+C\+T\+I\+VE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+O\+G\+G\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+A\+C\+T\+I\+VE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+I\+N\+A\+C\+T\+I\+VE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+F\+A\+S\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+F\+A\+S\+T\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~0x00000008U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~0x0000000\+CU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+A\+LL}~0x00000018U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+D\+I\+R\+E\+C\+T\+TI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+D\+I\+R\+E\+C\+T\+TI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+T\+RC}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+T\+I\+T\+I\+VE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I12}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+U\+P\+D\+A\+TE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+T\+R\+I\+G\+G\+ER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+B\+R\+E\+AK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+O\+N\+\_\+\+T\+R\+GI}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+O\+N\+\_\+\+S\+O\+F\+T\+W\+A\+RE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+U\+P\+D\+A\+TE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+OM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+T\+R\+I\+G\+G\+ER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+U\+P\+D\+A\+TE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+OM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+T\+R\+I\+G\+G\+ER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+B\+R\+E\+AK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+U\+P\+D\+A\+TE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+T\+R\+I\+G\+G\+ER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+B\+R\+E\+AK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+T\+R\+M\+O\+D\+E2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R0}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I1\+ED}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+T\+R\+M\+O\+D\+E1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_gae4eb585c466c2b5709ae3795204e7d3f}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_gaca342866be2f9364274584688c733b60}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga13cc7002cfa5ee42607e1a3d85f77b10}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga9c17ca08b6179792f5ced4e607808c0a}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga89bf9a7962d09fb58ceae4d1e28e1c89}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga3462b444a059f001c6df33f55c756313}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_gac6457751c882644727982fda1fd029a5}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga11ce3686a0ee934384d0e4651823883d}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga86f147be5654631b21aa391a001401d5}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+S\+O\+U\+R\+C\+E\+\_\+\+E\+TR}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+S\+O\+U\+R\+C\+E\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___polarity_ga02e0d10a2cf90016d1a8be1931c6c67e}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___polarity_ga53e02f7692e6996389b462219572f2a9}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gaf88d719dd5535b6b58275549c4512ec7}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gae54b2f4ea04ef97f7c75755347edc8ba}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gae3c3dea810bb9d83b532737f01a3213d}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_ga34bc6cb7ee8800cc48b1ee6c536859cc}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+\+O\+FF}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+O\+U\+T\+P\+U\+T\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+O\+U\+T\+P\+U\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+E\+N\+A\+B\+LE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+U\+P\+D\+A\+TE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C1}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}}))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C1\+R\+EF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C2\+R\+EF}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}}))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C3\+R\+EF}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}}))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C4\+R\+EF}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}}))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+R\+E\+S\+ET}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+G\+A\+T\+ED}~0x00000005U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+T\+R\+I\+G\+G\+ER}~0x00000006U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L1}~0x00000007U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+M\+A\+S\+T\+E\+R\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+E\+N\+A\+B\+LE}~0x00000080U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+M\+A\+S\+T\+E\+R\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R0}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R1}~0x00000010U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R2}~0x00000020U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R3}~0x00000030U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+\_\+\+ED}~0x00000040U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+P1}~0x00000050U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I2\+F\+P2}~0x00000060U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+E\+T\+RF}~0x00000070U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+N\+O\+NE}~0x0000\+F\+F\+F\+FU
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga64337379c3762dca395b812c65656de4}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_gad985881cdfddb63dfc52e6aaca776ff6}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga64b521aa367d745ec00a763449634ace}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga77df5988527ca829743dd57d2f867972}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_gaa72eb9fd278575ff05aa3dd1c173dcc8}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga02ab6f24e367cd972a1e0c1df326a7a3}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga1350c5659a17a66df69b444871907d83}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga195dd56e15ea4733e19518fb431dfb8d}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga78edbcf4caf228de0daa4b7f698f578f}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+C\+H1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+X\+O\+R\+C\+O\+M\+B\+I\+N\+A\+T\+I\+ON}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}})
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+R1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+R2}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+S\+M\+CR}~0x00000002U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+D\+I\+ER}~0x00000003U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+SR}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+E\+GR}~0x00000005U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+M\+R1}~0x00000006U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+M\+R2}~0x00000007U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+ER}~0x00000008U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+NT}~0x00000009U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+P\+SC}~0x0000000\+AU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+A\+RR}~0x0000000\+BU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+R\+CR}~0x0000000\+CU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R1}~0x0000000\+DU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R2}~0x0000000\+EU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R3}~0x0000000\+FU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R4}~0x00000010U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+B\+D\+TR}~0x00000011U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+D\+CR}~0x00000012U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+OR}~0x00000013U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+1\+T\+R\+A\+N\+S\+F\+ER}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+2\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000100U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+3\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000200U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+4\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000300U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+5\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000400U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+6\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000500U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+7\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000600U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+8\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000700U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+9\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000800U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+10\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000900U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+11\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+A00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+12\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+B00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+13\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+C00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+14\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+D00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+15\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+E00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+16\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+F00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+17\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00001000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+18\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00001100U
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+U\+P\+D\+A\+TE}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C1}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C2}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C3}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C4}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+ON}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+T\+R\+I\+G\+G\+ER}}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+E\+N\+A\+B\+LE}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+E\+N\+A\+B\+LE}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gace20fd4e38231b9682fbc83a80ec19a3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}})
\begin{DoxyCompactList}\small\item\em Reset T\+IM handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1$\vert$=(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}}))
\begin{DoxyCompactList}\small\item\em Enable the T\+IM peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$B\+D\+TR$\vert$=(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}}))
\begin{DoxyCompactList}\small\item\em Enable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the T\+IM peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaa5c4053e8e57dc234efecbb698287b55}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+U\+N\+C\+O\+N\+D\+I\+T\+I\+O\+N\+A\+L\+LY}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$B\+D\+TR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}})
\begin{DoxyCompactList}\small\item\em Disable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified T\+IM interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \&= $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified T\+IM interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+D\+MA}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER $\vert$= (\+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified D\+MA request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+D\+MA}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \&= $\sim$(\+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified D\+MA request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified T\+IM interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga2fe74db6b8cb4badd04ed48e0f5ac7b4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified T\+IM interrupt flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) ? S\+ET \+: R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Check whether the specified T\+IM interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the T\+IM interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gac73f5e7669d92971830481e7298e98ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+I\+N\+G\+\_\+\+D\+O\+WN}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}}))
\begin{DoxyCompactList}\small\item\em Indicates whether or not the T\+IM Counter is used as downcounter. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gafdc5a06eab07e0c24e729fd492bdb27c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$P\+SC = (\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set the T\+IM Prescaler on runtime. \end{DoxyCompactList}\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+E\+R\+V\+A\+L\+UE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+C\+P\+S\+C\+\_\+\+\_\+)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+E\+R\+V\+A\+L\+UE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga300d0c9624c3b072d3afeb7cef639b66}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+O\+M\+P\+A\+RE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+C\+R1) + ((\+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+) $>$$>$ 2\+U)) = (\+\_\+\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Capture Compare Register value on runtime without calling another time Config\+Channel function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaa40722f56910966e1da5241b610eed84}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+O\+M\+P\+A\+RE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+C\+R1) + ((\+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+) $>$$>$ 2\+U)))
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Capture Compare Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga9746ac75e4cd25cec1a9ebac8cb82b97}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+O\+U\+N\+T\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+NT = (\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaf1af08014b9d06efbbb091d58d47c8ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+O\+U\+N\+T\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+NT)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga1e6300cab1e34ecaaf490dc7d4812d69}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+AD}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Autoreload Register value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaa7a5c7645695bad15bacd402513a028a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+AD}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$A\+RR)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Autoreload Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga8aa84d77c670890408092630f9b2bdc4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+ON}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+K\+D\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Clock Division value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gae6bc91bb5940bce52828c690f24001b8}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+ON}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}})
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Clock Division value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gaeb106399b95ef02cec502f58276a0e92}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+C\+P\+S\+C\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Input Capture prescaler on runtime without calling another time H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Config\+Channel() function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gabfeec6b3c67a5747c7dbd20aff61d8e2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get the T\+IM Input Capture prescaler on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_ga3b06856bd6d7e10cfff342b1726db51d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+U\+R\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1$\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}}))
\begin{DoxyCompactList}\small\item\em Set the Update Request Source (U\+RS) bit of the T\+I\+Mx\+\_\+\+C\+R1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gafacb551a4c537e62a0fe740b2f12236c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+U\+R\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1\&=$\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}}))
\begin{DoxyCompactList}\small\item\em Reset the Update Request Source (U\+RS) bit of the T\+I\+Mx\+\_\+\+C\+R1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m___exported___macros_gac5d6989516caa67fae23a9329228cdc7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Capture x input polarity on runtime. \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+IV}(D\+IV)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+F\+A\+S\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+P\+M\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+M\+P\+L\+E\+M\+E\+N\+T\+A\+R\+Y\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+P\+M\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& 0x\+F\+F\+F\+F80\+F\+F\+U) == 0x00000000\+U) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x00000000\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& 0x\+F\+F\+F\+F\+F\+F00\+U) == 0x00000000\+U) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x00000000\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+CE}(C\+L\+O\+CK)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+O\+C\+K\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+M\+S\+M\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+T\+R\+I\+G\+G\+E\+R\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+ON}(T\+I1\+S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}(B\+A\+SE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+Cx\+E\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}}))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+Cx\+N\+E\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}}))
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}} = 0x00U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}} = 0x01U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY}} = 0x02U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}} = 0x03U, 
\newline
\mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR}} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em H\+AL State structures definition ~\newline
 \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Active\+Channel}} \{ \newline
\mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}} = 0x01U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}} = 0x02U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}} = 0x04U, 
\mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}} = 0x08U, 
\newline
\mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+L\+E\+A\+R\+ED}} = 0x00U
 \}
\begin{DoxyCompactList}\small\item\em H\+AL Active channel structures definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+R\+Q\+Handler} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+O\+Cref\+Clear} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+Clock\+Source} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$s\+Clock\+Source\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+T\+I1\+Input} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t T\+I1\+\_\+\+Selection)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Slave\+Config\+Synchronization} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Slave\+Config\+Synchronization\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Write\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Write\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Read\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Read\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Generate\+Event} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Read\+Captured\+Value} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Period\+Elapsed\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\begin{DoxyCompactList}\small\item\em Period elapsed callback in non blocking mode. \end{DoxyCompactList}\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Delay\+Elapsed\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Capture\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Pulse\+Finished\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Trigger\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries T\+I\+M\+\_\+\+Base\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$T\+I\+Mx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} $\ast$Structure)
\item 
void {\bfseries T\+I\+M\+\_\+\+T\+I1\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$T\+I\+Mx, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Polarity, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Selection, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Filter)
\item 
void {\bfseries T\+I\+M\+\_\+\+O\+C2\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$T\+I\+Mx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} $\ast$O\+C\+\_\+\+Config)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Delay\+Pulse\+Cplt} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Error} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Capture\+Cplt} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+C\+Cx\+Channel\+Cmd} (\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$T\+I\+Mx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of T\+IM H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2017 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 