
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,0,rT,rD,0}                         Premise(F2)
	S3= CP1[rD]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={17,0,rT,rD,0}                        IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlCP1=0                                              Premise(F34)
	S51= CP1[rD]=a                                              CP1-Hold(S3,S50)
	S52= CtrlGPR=0                                              Premise(F35)
	S53= CtrlIR_EX=0                                            Premise(F36)
	S54= CtrlIR_MEM=0                                           Premise(F37)
	S55= CtrlIR_DMMU1=0                                         Premise(F38)
	S56= CtrlIR_WB=0                                            Premise(F39)
	S57= CtrlIR_DMMU2=0                                         Premise(F40)

IF(IMMU)	S58= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S59= PC.Out=addr                                            PC-Out(S40)
	S60= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S61= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S62= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S63= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S64= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F42)
	S65= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F43)
	S66= IAddrReg.Out=>IMem.RAddr                               Premise(F44)
	S67= IMem.RAddr={pid,addr}                                  Path(S60,S66)
	S68= IMem.Out={17,0,rT,rD,0}                                IMem-Read(S67,S48)
	S69= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S67,S48)
	S70= IMem.Out=>IRMux.MemData                                Premise(F45)
	S71= IRMux.MemData={17,0,rT,rD,0}                           Path(S68,S70)
	S72= IRMux.Out={17,0,rT,rD,0}                               IRMux-Select2(S71)
	S73= ICacheReg.Out=>IRMux.CacheData                         Premise(F46)
	S74= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F47)
	S75= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F48)
	S76= IRMux.Out=>IR_ID.In                                    Premise(F49)
	S77= IR_ID.In={17,0,rT,rD,0}                                Path(S72,S76)
	S78= IMem.MEM8WordOut=>ICache.WData                         Premise(F50)
	S79= ICache.WData=IMemGet8Word({pid,addr})                  Path(S69,S78)
	S80= PC.Out=>ICache.IEA                                     Premise(F51)
	S81= ICache.IEA=addr                                        Path(S59,S80)
	S82= ICache.Hit=ICacheHit(addr)                             ICache-Search(S81)
	S83= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F52)
	S84= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F53)
	S85= CtrlASIDIn=0                                           Premise(F54)
	S86= CtrlCP0=0                                              Premise(F55)
	S87= CP0[ASID]=pid                                          CP0-Hold(S34,S86)
	S88= CtrlEPCIn=0                                            Premise(F56)
	S89= CtrlExCodeIn=0                                         Premise(F57)
	S90= CtrlIMMU=0                                             Premise(F58)
	S91= CtrlPC=0                                               Premise(F59)
	S92= CtrlPCInc=1                                            Premise(F60)
	S93= PC[Out]=addr+4                                         PC-Inc(S40,S91,S92)
	S94= PC[CIA]=addr                                           PC-Inc(S40,S91,S92)
	S95= CtrlIAddrReg=0                                         Premise(F61)
	S96= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S42,S95)
	S97= CtrlICache=1                                           Premise(F62)
	S98= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S81,S79,S97)
	S99= CtrlIR_IMMU=0                                          Premise(F63)
	S100= CtrlICacheReg=0                                       Premise(F64)
	S101= CtrlIR_ID=1                                           Premise(F65)
	S102= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Write(S77,S101)
	S103= CtrlIMem=0                                            Premise(F66)
	S104= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S48,S103)
	S105= CtrlIRMux=0                                           Premise(F67)
	S106= CtrlCP1=0                                             Premise(F68)
	S107= CP1[rD]=a                                             CP1-Hold(S51,S106)
	S108= CtrlGPR=0                                             Premise(F69)
	S109= CtrlIR_EX=0                                           Premise(F70)
	S110= CtrlIR_MEM=0                                          Premise(F71)
	S111= CtrlIR_DMMU1=0                                        Premise(F72)
	S112= CtrlIR_WB=0                                           Premise(F73)
	S113= CtrlIR_DMMU2=0                                        Premise(F74)

ID	S114= CP0.ASID=pid                                          CP0-Read-ASID(S87)
	S115= PC.Out=addr+4                                         PC-Out(S93)
	S116= PC.CIA=addr                                           PC-Out(S94)
	S117= PC.CIA31_28=addr[31:28]                               PC-Out(S94)
	S118= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S96)
	S119= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S96)
	S120= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S96)
	S121= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S102)
	S122= IR_ID.Out31_26=17                                     IR-Out(S102)
	S123= IR_ID.Out25_21=0                                      IR-Out(S102)
	S124= IR_ID.Out20_16=rT                                     IR-Out(S102)
	S125= IR_ID.Out15_11=rD                                     IR-Out(S102)
	S126= IR_ID.Out10_0=0                                       IR-Out(S102)
	S127= IR_ID.Out=>FU.IR_ID                                   Premise(F75)
	S128= FU.IR_ID={17,0,rT,rD,0}                               Path(S121,S127)
	S129= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F76)
	S130= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F77)
	S131= IR_ID.Out31_26=>CU_ID.Op                              Premise(F78)
	S132= CU_ID.Op=17                                           Path(S122,S131)
	S133= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F79)
	S134= CU_ID.IRFunc2=0                                       Path(S123,S133)
	S135= IR_ID.Out15_11=>CP1.RReg                              Premise(F80)
	S136= CP1.RReg=rD                                           Path(S125,S135)
	S137= CP1.Rdata=a                                           CP1-Read(S136,S107)
	S138= IR_ID.Out20_16=>GPR.WReg                              Premise(F81)
	S139= GPR.WReg=rT                                           Path(S124,S138)
	S140= CP1.Rdata=>GPR.WData                                  Premise(F82)
	S141= GPR.WData=a                                           Path(S137,S140)
	S142= IR_ID.Out=>IR_EX.In                                   Premise(F83)
	S143= IR_EX.In={17,0,rT,rD,0}                               Path(S121,S142)
	S144= FU.Halt_ID=>CU_ID.Halt                                Premise(F84)
	S145= FU.Bub_ID=>CU_ID.Bub                                  Premise(F85)
	S146= FU.InID1_RReg=5'b00000                                Premise(F86)
	S147= FU.InID2_RReg=5'b00000                                Premise(F87)
	S148= CtrlASIDIn=0                                          Premise(F88)
	S149= CtrlCP0=0                                             Premise(F89)
	S150= CP0[ASID]=pid                                         CP0-Hold(S87,S149)
	S151= CtrlEPCIn=0                                           Premise(F90)
	S152= CtrlExCodeIn=0                                        Premise(F91)
	S153= CtrlIMMU=0                                            Premise(F92)
	S154= CtrlPC=0                                              Premise(F93)
	S155= CtrlPCInc=0                                           Premise(F94)
	S156= PC[CIA]=addr                                          PC-Hold(S94,S155)
	S157= PC[Out]=addr+4                                        PC-Hold(S93,S154,S155)
	S158= CtrlIAddrReg=0                                        Premise(F95)
	S159= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S96,S158)
	S160= CtrlICache=0                                          Premise(F96)
	S161= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S98,S160)
	S162= CtrlIR_IMMU=0                                         Premise(F97)
	S163= CtrlICacheReg=0                                       Premise(F98)
	S164= CtrlIR_ID=0                                           Premise(F99)
	S165= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S102,S164)
	S166= CtrlIMem=0                                            Premise(F100)
	S167= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S104,S166)
	S168= CtrlIRMux=0                                           Premise(F101)
	S169= CtrlCP1=0                                             Premise(F102)
	S170= CP1[rD]=a                                             CP1-Hold(S107,S169)
	S171= CtrlGPR=1                                             Premise(F103)
	S172= GPR[rT]=a                                             GPR-Write(S139,S141,S171)
	S173= CtrlIR_EX=1                                           Premise(F104)
	S174= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Write(S143,S173)
	S175= CtrlIR_MEM=0                                          Premise(F105)
	S176= CtrlIR_DMMU1=0                                        Premise(F106)
	S177= CtrlIR_WB=0                                           Premise(F107)
	S178= CtrlIR_DMMU2=0                                        Premise(F108)

EX	S179= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S180= PC.CIA=addr                                           PC-Out(S156)
	S181= PC.CIA31_28=addr[31:28]                               PC-Out(S156)
	S182= PC.Out=addr+4                                         PC-Out(S157)
	S183= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S159)
	S184= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S159)
	S185= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S159)
	S186= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S165)
	S187= IR_ID.Out31_26=17                                     IR-Out(S165)
	S188= IR_ID.Out25_21=0                                      IR-Out(S165)
	S189= IR_ID.Out20_16=rT                                     IR-Out(S165)
	S190= IR_ID.Out15_11=rD                                     IR-Out(S165)
	S191= IR_ID.Out10_0=0                                       IR-Out(S165)
	S192= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S174)
	S193= IR_EX.Out31_26=17                                     IR_EX-Out(S174)
	S194= IR_EX.Out25_21=0                                      IR_EX-Out(S174)
	S195= IR_EX.Out20_16=rT                                     IR_EX-Out(S174)
	S196= IR_EX.Out15_11=rD                                     IR_EX-Out(S174)
	S197= IR_EX.Out10_0=0                                       IR_EX-Out(S174)
	S198= IR_EX.Out=>FU.IR_EX                                   Premise(F109)
	S199= FU.IR_EX={17,0,rT,rD,0}                               Path(S192,S198)
	S200= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F110)
	S201= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F111)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F112)
	S203= CU_EX.Op=17                                           Path(S193,S202)
	S204= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F113)
	S205= CU_EX.IRFunc2=0                                       Path(S194,S204)
	S206= IR_EX.Out=>IR_MEM.In                                  Premise(F114)
	S207= IR_MEM.In={17,0,rT,rD,0}                              Path(S192,S206)
	S208= FU.InEX_WReg=5'b00000                                 Premise(F115)
	S209= CtrlASIDIn=0                                          Premise(F116)
	S210= CtrlCP0=0                                             Premise(F117)
	S211= CP0[ASID]=pid                                         CP0-Hold(S150,S210)
	S212= CtrlEPCIn=0                                           Premise(F118)
	S213= CtrlExCodeIn=0                                        Premise(F119)
	S214= CtrlIMMU=0                                            Premise(F120)
	S215= CtrlPC=0                                              Premise(F121)
	S216= CtrlPCInc=0                                           Premise(F122)
	S217= PC[CIA]=addr                                          PC-Hold(S156,S216)
	S218= PC[Out]=addr+4                                        PC-Hold(S157,S215,S216)
	S219= CtrlIAddrReg=0                                        Premise(F123)
	S220= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S159,S219)
	S221= CtrlICache=0                                          Premise(F124)
	S222= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S161,S221)
	S223= CtrlIR_IMMU=0                                         Premise(F125)
	S224= CtrlICacheReg=0                                       Premise(F126)
	S225= CtrlIR_ID=0                                           Premise(F127)
	S226= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S165,S225)
	S227= CtrlIMem=0                                            Premise(F128)
	S228= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S167,S227)
	S229= CtrlIRMux=0                                           Premise(F129)
	S230= CtrlCP1=0                                             Premise(F130)
	S231= CP1[rD]=a                                             CP1-Hold(S170,S230)
	S232= CtrlGPR=0                                             Premise(F131)
	S233= GPR[rT]=a                                             GPR-Hold(S172,S232)
	S234= CtrlIR_EX=0                                           Premise(F132)
	S235= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S174,S234)
	S236= CtrlIR_MEM=1                                          Premise(F133)
	S237= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Write(S207,S236)
	S238= CtrlIR_DMMU1=0                                        Premise(F134)
	S239= CtrlIR_WB=0                                           Premise(F135)
	S240= CtrlIR_DMMU2=0                                        Premise(F136)

MEM	S241= CP0.ASID=pid                                          CP0-Read-ASID(S211)
	S242= PC.CIA=addr                                           PC-Out(S217)
	S243= PC.CIA31_28=addr[31:28]                               PC-Out(S217)
	S244= PC.Out=addr+4                                         PC-Out(S218)
	S245= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S220)
	S246= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S220)
	S247= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S220)
	S248= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S226)
	S249= IR_ID.Out31_26=17                                     IR-Out(S226)
	S250= IR_ID.Out25_21=0                                      IR-Out(S226)
	S251= IR_ID.Out20_16=rT                                     IR-Out(S226)
	S252= IR_ID.Out15_11=rD                                     IR-Out(S226)
	S253= IR_ID.Out10_0=0                                       IR-Out(S226)
	S254= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S235)
	S255= IR_EX.Out31_26=17                                     IR_EX-Out(S235)
	S256= IR_EX.Out25_21=0                                      IR_EX-Out(S235)
	S257= IR_EX.Out20_16=rT                                     IR_EX-Out(S235)
	S258= IR_EX.Out15_11=rD                                     IR_EX-Out(S235)
	S259= IR_EX.Out10_0=0                                       IR_EX-Out(S235)
	S260= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S237)
	S261= IR_MEM.Out31_26=17                                    IR_MEM-Out(S237)
	S262= IR_MEM.Out25_21=0                                     IR_MEM-Out(S237)
	S263= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S237)
	S264= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S237)
	S265= IR_MEM.Out10_0=0                                      IR_MEM-Out(S237)
	S266= IR_MEM.Out=>FU.IR_MEM                                 Premise(F137)
	S267= FU.IR_MEM={17,0,rT,rD,0}                              Path(S260,S266)
	S268= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F138)
	S269= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F139)
	S270= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F140)
	S271= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F141)
	S272= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F142)
	S273= CU_MEM.Op=17                                          Path(S261,S272)
	S274= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F143)
	S275= CU_MEM.IRFunc2=0                                      Path(S262,S274)
	S276= IR_MEM.Out=>IR_DMMU1.In                               Premise(F144)
	S277= IR_DMMU1.In={17,0,rT,rD,0}                            Path(S260,S276)
	S278= IR_MEM.Out=>IR_WB.In                                  Premise(F145)
	S279= IR_WB.In={17,0,rT,rD,0}                               Path(S260,S278)
	S280= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F146)
	S281= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F147)
	S282= FU.InMEM_WReg=5'b00000                                Premise(F148)
	S283= CtrlASIDIn=0                                          Premise(F149)
	S284= CtrlCP0=0                                             Premise(F150)
	S285= CP0[ASID]=pid                                         CP0-Hold(S211,S284)
	S286= CtrlEPCIn=0                                           Premise(F151)
	S287= CtrlExCodeIn=0                                        Premise(F152)
	S288= CtrlIMMU=0                                            Premise(F153)
	S289= CtrlPC=0                                              Premise(F154)
	S290= CtrlPCInc=0                                           Premise(F155)
	S291= PC[CIA]=addr                                          PC-Hold(S217,S290)
	S292= PC[Out]=addr+4                                        PC-Hold(S218,S289,S290)
	S293= CtrlIAddrReg=0                                        Premise(F156)
	S294= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S220,S293)
	S295= CtrlICache=0                                          Premise(F157)
	S296= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S222,S295)
	S297= CtrlIR_IMMU=0                                         Premise(F158)
	S298= CtrlICacheReg=0                                       Premise(F159)
	S299= CtrlIR_ID=0                                           Premise(F160)
	S300= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S226,S299)
	S301= CtrlIMem=0                                            Premise(F161)
	S302= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S228,S301)
	S303= CtrlIRMux=0                                           Premise(F162)
	S304= CtrlCP1=0                                             Premise(F163)
	S305= CP1[rD]=a                                             CP1-Hold(S231,S304)
	S306= CtrlGPR=0                                             Premise(F164)
	S307= GPR[rT]=a                                             GPR-Hold(S233,S306)
	S308= CtrlIR_EX=0                                           Premise(F165)
	S309= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S235,S308)
	S310= CtrlIR_MEM=0                                          Premise(F166)
	S311= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S237,S310)
	S312= CtrlIR_DMMU1=1                                        Premise(F167)
	S313= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Write(S277,S312)
	S314= CtrlIR_WB=1                                           Premise(F168)
	S315= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Write(S279,S314)
	S316= CtrlIR_DMMU2=0                                        Premise(F169)

MEM(DMMU1)	S317= CP0.ASID=pid                                          CP0-Read-ASID(S285)
	S318= PC.CIA=addr                                           PC-Out(S291)
	S319= PC.CIA31_28=addr[31:28]                               PC-Out(S291)
	S320= PC.Out=addr+4                                         PC-Out(S292)
	S321= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S294)
	S322= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S294)
	S323= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S294)
	S324= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S300)
	S325= IR_ID.Out31_26=17                                     IR-Out(S300)
	S326= IR_ID.Out25_21=0                                      IR-Out(S300)
	S327= IR_ID.Out20_16=rT                                     IR-Out(S300)
	S328= IR_ID.Out15_11=rD                                     IR-Out(S300)
	S329= IR_ID.Out10_0=0                                       IR-Out(S300)
	S330= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S309)
	S331= IR_EX.Out31_26=17                                     IR_EX-Out(S309)
	S332= IR_EX.Out25_21=0                                      IR_EX-Out(S309)
	S333= IR_EX.Out20_16=rT                                     IR_EX-Out(S309)
	S334= IR_EX.Out15_11=rD                                     IR_EX-Out(S309)
	S335= IR_EX.Out10_0=0                                       IR_EX-Out(S309)
	S336= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S311)
	S337= IR_MEM.Out31_26=17                                    IR_MEM-Out(S311)
	S338= IR_MEM.Out25_21=0                                     IR_MEM-Out(S311)
	S339= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S311)
	S340= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S311)
	S341= IR_MEM.Out10_0=0                                      IR_MEM-Out(S311)
	S342= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S313)
	S343= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S313)
	S344= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S313)
	S345= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S313)
	S346= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S313)
	S347= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S313)
	S348= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S315)
	S349= IR_WB.Out31_26=17                                     IR-Out(S315)
	S350= IR_WB.Out25_21=0                                      IR-Out(S315)
	S351= IR_WB.Out20_16=rT                                     IR-Out(S315)
	S352= IR_WB.Out15_11=rD                                     IR-Out(S315)
	S353= IR_WB.Out10_0=0                                       IR-Out(S315)
	S354= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F170)
	S355= FU.IR_DMMU1={17,0,rT,rD,0}                            Path(S342,S354)
	S356= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F171)
	S357= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F172)
	S358= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F173)
	S359= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F174)
	S360= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F175)
	S361= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F176)
	S362= CU_DMMU1.Op=17                                        Path(S343,S361)
	S363= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F177)
	S364= CU_DMMU1.IRFunc2=0                                    Path(S344,S363)
	S365= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F178)
	S366= IR_DMMU2.In={17,0,rT,rD,0}                            Path(S342,S365)
	S367= FU.InDMMU1_WReg=5'b00000                              Premise(F179)
	S368= CtrlASIDIn=0                                          Premise(F180)
	S369= CtrlCP0=0                                             Premise(F181)
	S370= CP0[ASID]=pid                                         CP0-Hold(S285,S369)
	S371= CtrlEPCIn=0                                           Premise(F182)
	S372= CtrlExCodeIn=0                                        Premise(F183)
	S373= CtrlIMMU=0                                            Premise(F184)
	S374= CtrlPC=0                                              Premise(F185)
	S375= CtrlPCInc=0                                           Premise(F186)
	S376= PC[CIA]=addr                                          PC-Hold(S291,S375)
	S377= PC[Out]=addr+4                                        PC-Hold(S292,S374,S375)
	S378= CtrlIAddrReg=0                                        Premise(F187)
	S379= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S294,S378)
	S380= CtrlICache=0                                          Premise(F188)
	S381= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S296,S380)
	S382= CtrlIR_IMMU=0                                         Premise(F189)
	S383= CtrlICacheReg=0                                       Premise(F190)
	S384= CtrlIR_ID=0                                           Premise(F191)
	S385= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S300,S384)
	S386= CtrlIMem=0                                            Premise(F192)
	S387= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S302,S386)
	S388= CtrlIRMux=0                                           Premise(F193)
	S389= CtrlCP1=0                                             Premise(F194)
	S390= CP1[rD]=a                                             CP1-Hold(S305,S389)
	S391= CtrlGPR=0                                             Premise(F195)
	S392= GPR[rT]=a                                             GPR-Hold(S307,S391)
	S393= CtrlIR_EX=0                                           Premise(F196)
	S394= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S309,S393)
	S395= CtrlIR_MEM=0                                          Premise(F197)
	S396= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S311,S395)
	S397= CtrlIR_DMMU1=0                                        Premise(F198)
	S398= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S313,S397)
	S399= CtrlIR_WB=0                                           Premise(F199)
	S400= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S315,S399)
	S401= CtrlIR_DMMU2=1                                        Premise(F200)
	S402= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Write(S366,S401)

MEM(DMMU2)	S403= CP0.ASID=pid                                          CP0-Read-ASID(S370)
	S404= PC.CIA=addr                                           PC-Out(S376)
	S405= PC.CIA31_28=addr[31:28]                               PC-Out(S376)
	S406= PC.Out=addr+4                                         PC-Out(S377)
	S407= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S379)
	S408= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S379)
	S409= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S379)
	S410= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S385)
	S411= IR_ID.Out31_26=17                                     IR-Out(S385)
	S412= IR_ID.Out25_21=0                                      IR-Out(S385)
	S413= IR_ID.Out20_16=rT                                     IR-Out(S385)
	S414= IR_ID.Out15_11=rD                                     IR-Out(S385)
	S415= IR_ID.Out10_0=0                                       IR-Out(S385)
	S416= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S394)
	S417= IR_EX.Out31_26=17                                     IR_EX-Out(S394)
	S418= IR_EX.Out25_21=0                                      IR_EX-Out(S394)
	S419= IR_EX.Out20_16=rT                                     IR_EX-Out(S394)
	S420= IR_EX.Out15_11=rD                                     IR_EX-Out(S394)
	S421= IR_EX.Out10_0=0                                       IR_EX-Out(S394)
	S422= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S396)
	S423= IR_MEM.Out31_26=17                                    IR_MEM-Out(S396)
	S424= IR_MEM.Out25_21=0                                     IR_MEM-Out(S396)
	S425= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S396)
	S426= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S396)
	S427= IR_MEM.Out10_0=0                                      IR_MEM-Out(S396)
	S428= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S398)
	S429= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S398)
	S430= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S398)
	S431= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S398)
	S432= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S398)
	S433= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S398)
	S434= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S400)
	S435= IR_WB.Out31_26=17                                     IR-Out(S400)
	S436= IR_WB.Out25_21=0                                      IR-Out(S400)
	S437= IR_WB.Out20_16=rT                                     IR-Out(S400)
	S438= IR_WB.Out15_11=rD                                     IR-Out(S400)
	S439= IR_WB.Out10_0=0                                       IR-Out(S400)
	S440= IR_DMMU2.Out={17,0,rT,rD,0}                           IR_DMMU2-Out(S402)
	S441= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S402)
	S442= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S402)
	S443= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S402)
	S444= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S402)
	S445= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S402)
	S446= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F201)
	S447= FU.IR_DMMU2={17,0,rT,rD,0}                            Path(S440,S446)
	S448= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F202)
	S449= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F203)
	S450= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F204)
	S451= CU_DMMU2.Op=17                                        Path(S441,S450)
	S452= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F205)
	S453= CU_DMMU2.IRFunc2=0                                    Path(S442,S452)
	S454= IR_DMMU2.Out=>IR_WB.In                                Premise(F206)
	S455= IR_WB.In={17,0,rT,rD,0}                               Path(S440,S454)
	S456= FU.InDMMU2_WReg=5'b00000                              Premise(F207)
	S457= CtrlASIDIn=0                                          Premise(F208)
	S458= CtrlCP0=0                                             Premise(F209)
	S459= CP0[ASID]=pid                                         CP0-Hold(S370,S458)
	S460= CtrlEPCIn=0                                           Premise(F210)
	S461= CtrlExCodeIn=0                                        Premise(F211)
	S462= CtrlIMMU=0                                            Premise(F212)
	S463= CtrlPC=0                                              Premise(F213)
	S464= CtrlPCInc=0                                           Premise(F214)
	S465= PC[CIA]=addr                                          PC-Hold(S376,S464)
	S466= PC[Out]=addr+4                                        PC-Hold(S377,S463,S464)
	S467= CtrlIAddrReg=0                                        Premise(F215)
	S468= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S379,S467)
	S469= CtrlICache=0                                          Premise(F216)
	S470= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S381,S469)
	S471= CtrlIR_IMMU=0                                         Premise(F217)
	S472= CtrlICacheReg=0                                       Premise(F218)
	S473= CtrlIR_ID=0                                           Premise(F219)
	S474= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S385,S473)
	S475= CtrlIMem=0                                            Premise(F220)
	S476= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S387,S475)
	S477= CtrlIRMux=0                                           Premise(F221)
	S478= CtrlCP1=0                                             Premise(F222)
	S479= CP1[rD]=a                                             CP1-Hold(S390,S478)
	S480= CtrlGPR=0                                             Premise(F223)
	S481= GPR[rT]=a                                             GPR-Hold(S392,S480)
	S482= CtrlIR_EX=0                                           Premise(F224)
	S483= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S394,S482)
	S484= CtrlIR_MEM=0                                          Premise(F225)
	S485= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S396,S484)
	S486= CtrlIR_DMMU1=0                                        Premise(F226)
	S487= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S398,S486)
	S488= CtrlIR_WB=1                                           Premise(F227)
	S489= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Write(S455,S488)
	S490= CtrlIR_DMMU2=0                                        Premise(F228)
	S491= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S402,S490)

WB	S492= CP0.ASID=pid                                          CP0-Read-ASID(S459)
	S493= PC.CIA=addr                                           PC-Out(S465)
	S494= PC.CIA31_28=addr[31:28]                               PC-Out(S465)
	S495= PC.Out=addr+4                                         PC-Out(S466)
	S496= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S468)
	S497= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S468)
	S498= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S468)
	S499= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S474)
	S500= IR_ID.Out31_26=17                                     IR-Out(S474)
	S501= IR_ID.Out25_21=0                                      IR-Out(S474)
	S502= IR_ID.Out20_16=rT                                     IR-Out(S474)
	S503= IR_ID.Out15_11=rD                                     IR-Out(S474)
	S504= IR_ID.Out10_0=0                                       IR-Out(S474)
	S505= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S483)
	S506= IR_EX.Out31_26=17                                     IR_EX-Out(S483)
	S507= IR_EX.Out25_21=0                                      IR_EX-Out(S483)
	S508= IR_EX.Out20_16=rT                                     IR_EX-Out(S483)
	S509= IR_EX.Out15_11=rD                                     IR_EX-Out(S483)
	S510= IR_EX.Out10_0=0                                       IR_EX-Out(S483)
	S511= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S485)
	S512= IR_MEM.Out31_26=17                                    IR_MEM-Out(S485)
	S513= IR_MEM.Out25_21=0                                     IR_MEM-Out(S485)
	S514= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S485)
	S515= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S485)
	S516= IR_MEM.Out10_0=0                                      IR_MEM-Out(S485)
	S517= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S487)
	S518= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S487)
	S519= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S487)
	S520= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S487)
	S521= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S487)
	S522= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S487)
	S523= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S489)
	S524= IR_WB.Out31_26=17                                     IR-Out(S489)
	S525= IR_WB.Out25_21=0                                      IR-Out(S489)
	S526= IR_WB.Out20_16=rT                                     IR-Out(S489)
	S527= IR_WB.Out15_11=rD                                     IR-Out(S489)
	S528= IR_WB.Out10_0=0                                       IR-Out(S489)
	S529= IR_DMMU2.Out={17,0,rT,rD,0}                           IR_DMMU2-Out(S491)
	S530= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S491)
	S531= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S491)
	S532= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S491)
	S533= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S491)
	S534= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S491)
	S535= IR_WB.Out=>FU.IR_WB                                   Premise(F229)
	S536= FU.IR_WB={17,0,rT,rD,0}                               Path(S523,S535)
	S537= IR_WB.Out31_26=>CU_WB.Op                              Premise(F230)
	S538= CU_WB.Op=17                                           Path(S524,S537)
	S539= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F231)
	S540= CU_WB.IRFunc2=0                                       Path(S525,S539)
	S541= FU.InWB_WReg=5'b00000                                 Premise(F232)
	S542= CtrlASIDIn=0                                          Premise(F233)
	S543= CtrlCP0=0                                             Premise(F234)
	S544= CP0[ASID]=pid                                         CP0-Hold(S459,S543)
	S545= CtrlEPCIn=0                                           Premise(F235)
	S546= CtrlExCodeIn=0                                        Premise(F236)
	S547= CtrlIMMU=0                                            Premise(F237)
	S548= CtrlPC=0                                              Premise(F238)
	S549= CtrlPCInc=0                                           Premise(F239)
	S550= PC[CIA]=addr                                          PC-Hold(S465,S549)
	S551= PC[Out]=addr+4                                        PC-Hold(S466,S548,S549)
	S552= CtrlIAddrReg=0                                        Premise(F240)
	S553= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S468,S552)
	S554= CtrlICache=0                                          Premise(F241)
	S555= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S470,S554)
	S556= CtrlIR_IMMU=0                                         Premise(F242)
	S557= CtrlICacheReg=0                                       Premise(F243)
	S558= CtrlIR_ID=0                                           Premise(F244)
	S559= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S474,S558)
	S560= CtrlIMem=0                                            Premise(F245)
	S561= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S476,S560)
	S562= CtrlIRMux=0                                           Premise(F246)
	S563= CtrlCP1=0                                             Premise(F247)
	S564= CP1[rD]=a                                             CP1-Hold(S479,S563)
	S565= CtrlGPR=0                                             Premise(F248)
	S566= GPR[rT]=a                                             GPR-Hold(S481,S565)
	S567= CtrlIR_EX=0                                           Premise(F249)
	S568= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S483,S567)
	S569= CtrlIR_MEM=0                                          Premise(F250)
	S570= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S485,S569)
	S571= CtrlIR_DMMU1=0                                        Premise(F251)
	S572= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S487,S571)
	S573= CtrlIR_WB=0                                           Premise(F252)
	S574= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S489,S573)
	S575= CtrlIR_DMMU2=0                                        Premise(F253)
	S576= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S491,S575)

POST	S544= CP0[ASID]=pid                                         CP0-Hold(S459,S543)
	S550= PC[CIA]=addr                                          PC-Hold(S465,S549)
	S551= PC[Out]=addr+4                                        PC-Hold(S466,S548,S549)
	S553= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S468,S552)
	S555= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S470,S554)
	S559= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S474,S558)
	S561= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S476,S560)
	S564= CP1[rD]=a                                             CP1-Hold(S479,S563)
	S566= GPR[rT]=a                                             GPR-Hold(S481,S565)
	S568= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S483,S567)
	S570= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S485,S569)
	S572= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S487,S571)
	S574= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S489,S573)
	S576= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S491,S575)

