Classic Timing Analyzer report for Lab4
Thu Oct 15 13:49:45 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                             ; To                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 11.790 ns                        ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                         ; data[2]                                                                                                               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 6.612 ns                         ; CLK                                                                                              ; control[0]                                                                                                            ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 107.27 MHz ( period = 9.322 ns ) ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0] ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; 142          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                  ;                                                                                                                       ;            ;          ; 142          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.883 ns                ;
; N/A                                     ; 109.27 MHz ( period = 9.152 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.798 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; 112.41 MHz ( period = 8.896 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 0.670 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.669 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.669 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 116.69 MHz ( period = 8.570 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.80 MHz ( period = 8.278 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 121.62 MHz ( period = 8.222 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.440 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                  ; To                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                              ; CU:inst20|inst                                           ; CLK        ; CLK      ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.610 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                  ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.790 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                              ; data[2]    ; CLK        ;
; N/A   ; None         ; 11.554 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[8]    ; CLK        ;
; N/A   ; None         ; 11.370 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                              ; data[1]    ; CLK        ;
; N/A   ; None         ; 11.332 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                              ; data[3]    ; CLK        ;
; N/A   ; None         ; 10.997 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                              ; data[7]    ; CLK        ;
; N/A   ; None         ; 10.868 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                              ; data[0]    ; CLK        ;
; N/A   ; None         ; 10.863 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                              ; data[5]    ; CLK        ;
; N/A   ; None         ; 10.852 ns  ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                              ; data[6]    ; CLK        ;
; N/A   ; None         ; 10.735 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; address[2] ; CLK        ;
; N/A   ; None         ; 10.578 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; address[4] ; CLK        ;
; N/A   ; None         ; 10.509 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; address[5] ; CLK        ;
; N/A   ; None         ; 10.432 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[8]    ; CLK        ;
; N/A   ; None         ; 10.383 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                              ; address[0] ; CLK        ;
; N/A   ; None         ; 10.265 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[2]    ; CLK        ;
; N/A   ; None         ; 10.184 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[1]    ; CLK        ;
; N/A   ; None         ; 10.109 ns  ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[2] ; CLK        ;
; N/A   ; None         ; 9.976 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                              ; address[6] ; CLK        ;
; N/A   ; None         ; 9.944 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; address[1] ; CLK        ;
; N/A   ; None         ; 9.926 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[5] ; CLK        ;
; N/A   ; None         ; 9.890 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.850 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[0]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.724 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[8]    ; CLK        ;
; N/A   ; None         ; 9.671 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; address[3] ; CLK        ;
; N/A   ; None         ; 9.637 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.586 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[2]    ; CLK        ;
; N/A   ; None         ; 9.524 ns   ; CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                              ; data[4]    ; CLK        ;
; N/A   ; None         ; 9.387 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.312 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[6]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[1]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[7]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.149 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[3]    ; CLK        ;
; N/A   ; None         ; 9.045 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[0] ; CLK        ;
; N/A   ; None         ; 9.045 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[4] ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[5]    ; CLK        ;
; N/A   ; None         ; 9.027 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[5]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.953 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.907 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; control[1] ; CLK        ;
; N/A   ; None         ; 8.842 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[8]    ; CLK        ;
; N/A   ; None         ; 8.823 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; control[2] ; CLK        ;
; N/A   ; None         ; 8.765 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[3] ; CLK        ;
; N/A   ; None         ; 8.752 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[1] ; CLK        ;
; N/A   ; None         ; 8.742 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; address[6] ; CLK        ;
; N/A   ; None         ; 8.639 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[2]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[6]    ; CLK        ;
; N/A   ; None         ; 8.594 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[1]    ; CLK        ;
; N/A   ; None         ; 8.519 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[2] ; CLK        ;
; N/A   ; None         ; 8.451 ns   ; CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; data[4]    ; CLK        ;
; N/A   ; None         ; 8.411 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[3]    ; CLK        ;
; N/A   ; None         ; 8.336 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[5] ; CLK        ;
; N/A   ; None         ; 8.260 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[0]    ; CLK        ;
; N/A   ; None         ; 8.072 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[5]    ; CLK        ;
; N/A   ; None         ; 7.983 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[4] ; CLK        ;
; N/A   ; None         ; 7.926 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[2]                     ; address[2] ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg1 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg2 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg3 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg4 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg5 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.922 ns   ; ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg6 ; data[4]    ; CLK        ;
; N/A   ; None         ; 7.861 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[6]    ; CLK        ;
; N/A   ; None         ; 7.838 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[0] ; CLK        ;
; N/A   ; None         ; 7.760 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[4]                     ; address[4] ; CLK        ;
; N/A   ; None         ; 7.731 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 011[0]     ; CLK        ;
; N/A   ; None         ; 7.674 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[7]    ; CLK        ;
; N/A   ; None         ; 7.589 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[5]                     ; address[5] ; CLK        ;
; N/A   ; None         ; 7.512 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[0]                     ; address[0] ; CLK        ;
; N/A   ; None         ; 7.379 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                               ; 000[8]     ; CLK        ;
; N/A   ; None         ; 7.372 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[6] ; CLK        ;
; N/A   ; None         ; 7.314 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[1] ; CLK        ;
; N/A   ; None         ; 7.175 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; address[3] ; CLK        ;
; N/A   ; None         ; 7.055 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[6]                     ; address[6] ; CLK        ;
; N/A   ; None         ; 6.995 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; data[4]    ; CLK        ;
; N/A   ; None         ; 6.977 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 110[2]     ; CLK        ;
; N/A   ; None         ; 6.928 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 101[4]     ; CLK        ;
; N/A   ; None         ; 6.860 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; control[2] ; CLK        ;
; N/A   ; None         ; 6.850 ns   ; CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                      ; control[1] ; CLK        ;
; N/A   ; None         ; 6.850 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[1]                     ; address[1] ; CLK        ;
; N/A   ; None         ; 6.716 ns   ; CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[3]                     ; address[3] ; CLK        ;
; N/A   ; None         ; 6.713 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 011[8]     ; CLK        ;
; N/A   ; None         ; 6.686 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 011[6]     ; CLK        ;
; N/A   ; None         ; 6.648 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; 000[6]     ; CLK        ;
; N/A   ; None         ; 6.626 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; 000[1]     ; CLK        ;
; N/A   ; None         ; 6.547 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 011[7]     ; CLK        ;
; N/A   ; None         ; 6.495 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 011[5]     ; CLK        ;
; N/A   ; None         ; 6.479 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 001[3]     ; CLK        ;
; N/A   ; None         ; 6.463 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 101[3]     ; CLK        ;
; N/A   ; None         ; 6.414 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 101[8]     ; CLK        ;
; N/A   ; None         ; 6.396 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 001[2]     ; CLK        ;
; N/A   ; None         ; 6.382 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 001[8]     ; CLK        ;
; N/A   ; None         ; 6.332 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 010[3]     ; CLK        ;
; N/A   ; None         ; 6.326 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 110[0]     ; CLK        ;
; N/A   ; None         ; 6.325 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 010[8]     ; CLK        ;
; N/A   ; None         ; 6.317 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 100[8]     ; CLK        ;
; N/A   ; None         ; 6.316 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 010[5]     ; CLK        ;
; N/A   ; None         ; 6.307 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 111[3]     ; CLK        ;
; N/A   ; None         ; 6.280 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 010[1]     ; CLK        ;
; N/A   ; None         ; 6.267 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 100[6]     ; CLK        ;
; N/A   ; None         ; 6.257 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 110[8]     ; CLK        ;
; N/A   ; None         ; 6.251 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 010[6]     ; CLK        ;
; N/A   ; None         ; 6.243 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 100[0]     ; CLK        ;
; N/A   ; None         ; 6.236 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 100[1]     ; CLK        ;
; N/A   ; None         ; 6.214 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 011[2]     ; CLK        ;
; N/A   ; None         ; 6.186 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 100[7]     ; CLK        ;
; N/A   ; None         ; 6.122 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 101[6]     ; CLK        ;
; N/A   ; None         ; 6.104 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 011[4]     ; CLK        ;
; N/A   ; None         ; 6.089 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 001[1]     ; CLK        ;
; N/A   ; None         ; 6.040 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 101[1]     ; CLK        ;
; N/A   ; None         ; 6.034 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 101[5]     ; CLK        ;
; N/A   ; None         ; 5.988 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 010[0]     ; CLK        ;
; N/A   ; None         ; 5.986 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 100[3]     ; CLK        ;
; N/A   ; None         ; 5.967 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                               ; 000[7]     ; CLK        ;
; N/A   ; None         ; 5.959 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 010[2]     ; CLK        ;
; N/A   ; None         ; 5.958 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 010[4]     ; CLK        ;
; N/A   ; None         ; 5.957 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                              ; 111[8]     ; CLK        ;
; N/A   ; None         ; 5.946 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 011[3]     ; CLK        ;
; N/A   ; None         ; 5.933 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 101[7]     ; CLK        ;
; N/A   ; None         ; 5.927 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 110[1]     ; CLK        ;
; N/A   ; None         ; 5.926 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; 000[4]     ; CLK        ;
; N/A   ; None         ; 5.922 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 110[5]     ; CLK        ;
; N/A   ; None         ; 5.878 ns   ; REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 011[1]     ; CLK        ;
; N/A   ; None         ; 5.775 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; 000[2]     ; CLK        ;
; N/A   ; None         ; 5.759 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 001[4]     ; CLK        ;
; N/A   ; None         ; 5.711 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                              ; 110[3]     ; CLK        ;
; N/A   ; None         ; 5.699 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 110[6]     ; CLK        ;
; N/A   ; None         ; 5.695 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 111[6]     ; CLK        ;
; N/A   ; None         ; 5.692 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 111[0]     ; CLK        ;
; N/A   ; None         ; 5.692 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 110[7]     ; CLK        ;
; N/A   ; None         ; 5.688 ns   ; REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 110[4]     ; CLK        ;
; N/A   ; None         ; 5.677 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; 000[3]     ; CLK        ;
; N/A   ; None         ; 5.675 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 111[4]     ; CLK        ;
; N/A   ; None         ; 5.673 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                              ; 111[1]     ; CLK        ;
; N/A   ; None         ; 5.663 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 101[0]     ; CLK        ;
; N/A   ; None         ; 5.663 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; 000[0]     ; CLK        ;
; N/A   ; None         ; 5.657 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                              ; 100[4]     ; CLK        ;
; N/A   ; None         ; 5.657 ns   ; REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 010[7]     ; CLK        ;
; N/A   ; None         ; 5.653 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 111[2]     ; CLK        ;
; N/A   ; None         ; 5.653 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 111[5]     ; CLK        ;
; N/A   ; None         ; 5.619 ns   ; REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 111[7]     ; CLK        ;
; N/A   ; None         ; 5.607 ns   ; REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 101[2]     ; CLK        ;
; N/A   ; None         ; 5.578 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 100[5]     ; CLK        ;
; N/A   ; None         ; 5.578 ns   ; REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; 000[5]     ; CLK        ;
; N/A   ; None         ; 5.552 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                              ; 001[7]     ; CLK        ;
; N/A   ; None         ; 5.530 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                              ; 001[5]     ; CLK        ;
; N/A   ; None         ; 5.520 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                              ; 001[6]     ; CLK        ;
; N/A   ; None         ; 5.500 ns   ; REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                              ; 001[0]     ; CLK        ;
; N/A   ; None         ; 5.465 ns   ; REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                              ; 100[2]     ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 6.612 ns        ; CLK  ; control[0] ;
+-------+-------------------+-----------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 15 13:49:45 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CU:inst20|inst27" as buffer
    Info: Detected gated clock "CU:inst20|inst17" as buffer
    Info: Detected ripple clock "CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected ripple clock "CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]" as buffer
Info: Clock "CLK" has Internal fmax of 107.27 MHz between source register "CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]" and destination memory "ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0" (period= 9.322 ns)
    Info: + Longest register to memory delay is 0.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N27; Fanout = 9; REG Node = 'CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.053 ns) = 0.265 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[0]~8'
        Info: 3: + IC(0.515 ns) + CELL(0.103 ns) = 0.883 ns; Loc. = M4K_X20_Y8; Fanout = 9; MEM Node = 'ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.156 ns ( 17.67 % )
        Info: Total interconnect delay = 0.727 ns ( 82.33 % )
    Info: - Smallest clock skew is -3.662 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y8; Fanout = 9; MEM Node = 'ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 57.32 % )
            Info: Total interconnect delay = 0.994 ns ( 42.68 % )
        Info: - Longest clock path from clock "CLK" to source register is 5.991 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 32; REG Node = 'CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.354 ns) + CELL(0.228 ns) = 3.398 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 2; COMB Node = 'CU:inst20|inst17'
            Info: 4: + IC(1.324 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CU:inst20|inst17~clkctrl'
            Info: 5: + IC(0.651 ns) + CELL(0.618 ns) = 5.991 ns; Loc. = LCFF_X21_Y8_N27; Fanout = 9; REG Node = 'CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.412 ns ( 40.26 % )
            Info: Total interconnect delay = 3.579 ns ( 59.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 142 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]" and destination pin or register "CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]" for clock "CLK" (Hold time is 2.497 ns)
    Info: + Largest clock skew is 3.519 ns
        Info: + Longest clock path from clock "CLK" to destination register is 5.991 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 32; REG Node = 'CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.354 ns) + CELL(0.228 ns) = 3.398 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 2; COMB Node = 'CU:inst20|inst17'
            Info: 4: + IC(1.324 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CU:inst20|inst17~clkctrl'
            Info: 5: + IC(0.651 ns) + CELL(0.618 ns) = 5.991 ns; Loc. = LCFF_X21_Y8_N27; Fanout = 9; REG Node = 'CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.412 ns ( 40.26 % )
            Info: Total interconnect delay = 3.579 ns ( 59.74 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 20; REG Node = 'CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 20; REG Node = 'CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.331 ns) + CELL(0.746 ns) = 1.077 ns; Loc. = LCFF_X21_Y8_N27; Fanout = 9; REG Node = 'CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.746 ns ( 69.27 % )
        Info: Total interconnect delay = 0.331 ns ( 30.73 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "data[2]" through register "CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]" is 11.790 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 32; REG Node = 'CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.354 ns) + CELL(0.228 ns) = 3.398 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 2; COMB Node = 'CU:inst20|inst17'
        Info: 4: + IC(1.324 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CU:inst20|inst17~clkctrl'
        Info: 5: + IC(0.651 ns) + CELL(0.618 ns) = 5.991 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.412 ns ( 40.26 % )
        Info: Total interconnect delay = 3.579 ns ( 59.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(0.554 ns) + CELL(0.228 ns) = 0.782 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 11; COMB Node = 'CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]~15'
        Info: 3: + IC(2.789 ns) + CELL(2.134 ns) = 5.705 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'data[2]'
        Info: Total cell delay = 2.362 ns ( 41.40 % )
        Info: Total interconnect delay = 3.343 ns ( 58.60 % )
Info: Longest tpd from source pin "CLK" to destination pin "control[0]" is 6.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
    Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'control[0]'
    Info: Total cell delay = 2.998 ns ( 45.34 % )
    Info: Total interconnect delay = 3.614 ns ( 54.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Oct 15 13:49:45 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


