
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001052c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  08010670  08010670  00011670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010bdc  08010bdc  00011bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010be4  08010be4  00011be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010be8  08010be8  00011be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  20000008  08010bec  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e0  20000080  08010c60  00012080  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000660  08010c60  00012660  2**0
                  ALLOC
  9 .ARM.attributes 00000034  00000000  00000000  0001207c  2**0
                  CONTENTS, READONLY
 10 MAPPING_TABLE 00000028  20030000  20030000  00013000  2**2
                  ALLOC
 11 MB_MEM1       000000b0  20030028  20030028  00013000  2**2
                  ALLOC
 12 .debug_info   000423ec  00000000  00000000  000120b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006dfc  00000000  00000000  0005449c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003b0c  00000000  00000000  0005b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000250a  00000000  00000000  0005eda4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002df2d  00000000  00000000  000612ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d7cd  00000000  00000000  0008f1db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001198ca  00000000  00000000  000cc9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041b2  00000000  00000000  001e6272  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  000001b0  00000000  00000000  001ea424  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000020  00000000  00000000  001ea5d4  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000e614  00000000  00000000  001ea5f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  001f8c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_types  00002629  00000000  00000000  001f8c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_macinfo 00000419  00000000  00000000  001fb294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_loc    00004813  00000000  00000000  001fb6ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .debug_pubnames 00001164  00000000  00000000  001ffec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .debug_ranges 00000018  00000000  00000000  00201024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000080 	.word	0x20000080
 800015c:	00000000 	.word	0x00000000
 8000160:	08010654 	.word	0x08010654

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000084 	.word	0x20000084
 800017c:	08010654 	.word	0x08010654

08000180 <ZbZclAttrAddSorted>:
 8000180:	b430      	push	{r4, r5}
 8000182:	0002      	movs	r2, r0
 8000184:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000186:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 800018a:	42a0      	cmp	r0, r4
 800018c:	d001      	beq.n	8000192 <??ZbZclAttrAddSorted_0>
 800018e:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000190:	e000      	b.n	8000194 <??ZbZclAttrAddSorted_1>

08000192 <??ZbZclAttrAddSorted_0>:
 8000192:	2000      	movs	r0, #0

08000194 <??ZbZclAttrAddSorted_1>:
 8000194:	2800      	cmp	r0, #0
 8000196:	d017      	beq.n	80001c8 <??ZbZclAttrAddSorted_2>
 8000198:	0003      	movs	r3, r0
 800019a:	688c      	ldr	r4, [r1, #8]
 800019c:	8824      	ldrh	r4, [r4, #0]
 800019e:	689d      	ldr	r5, [r3, #8]
 80001a0:	882d      	ldrh	r5, [r5, #0]
 80001a2:	42ac      	cmp	r4, r5
 80001a4:	d207      	bcs.n	80001b6 <??ZbZclAttrAddSorted_3>
 80001a6:	600b      	str	r3, [r1, #0]
 80001a8:	685c      	ldr	r4, [r3, #4]
 80001aa:	604c      	str	r4, [r1, #4]
 80001ac:	680c      	ldr	r4, [r1, #0]
 80001ae:	6061      	str	r1, [r4, #4]
 80001b0:	684c      	ldr	r4, [r1, #4]
 80001b2:	6021      	str	r1, [r4, #0]
 80001b4:	e011      	b.n	80001da <??ZbZclAttrAddSorted_4>

080001b6 <??ZbZclAttrAddSorted_3>:
 80001b6:	6804      	ldr	r4, [r0, #0]
 80001b8:	f112 0524 	adds.w	r5, r2, #36	@ 0x24
 80001bc:	42ac      	cmp	r4, r5
 80001be:	d001      	beq.n	80001c4 <??ZbZclAttrAddSorted_5>
 80001c0:	6800      	ldr	r0, [r0, #0]
 80001c2:	e7e7      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c4 <??ZbZclAttrAddSorted_5>:
 80001c4:	2000      	movs	r0, #0
 80001c6:	e7e5      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c8 <??ZbZclAttrAddSorted_2>:
 80001c8:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 80001cc:	600c      	str	r4, [r1, #0]
 80001ce:	6a94      	ldr	r4, [r2, #40]	@ 0x28
 80001d0:	604c      	str	r4, [r1, #4]
 80001d2:	680c      	ldr	r4, [r1, #0]
 80001d4:	6061      	str	r1, [r4, #4]
 80001d6:	684c      	ldr	r4, [r1, #4]
 80001d8:	6021      	str	r1, [r4, #0]

080001da <??ZbZclAttrAddSorted_4>:
 80001da:	bc30      	pop	{r4, r5}
 80001dc:	4770      	bx	lr

080001de <ZbZclAttrFind>:
 80001de:	b430      	push	{r4, r5}
 80001e0:	0003      	movs	r3, r0
 80001e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80001e4:	f113 0224 	adds.w	r2, r3, #36	@ 0x24
 80001e8:	4290      	cmp	r0, r2
 80001ea:	d001      	beq.n	80001f0 <??ZbZclAttrFind_0>
 80001ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001ee:	e000      	b.n	80001f2 <??ZbZclAttrFind_1>

080001f0 <??ZbZclAttrFind_0>:
 80001f0:	2200      	movs	r2, #0

080001f2 <??ZbZclAttrFind_1>:
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d012      	beq.n	800021c <??ZbZclAttrFind_2>
 80001f6:	0014      	movs	r4, r2
 80001f8:	68a0      	ldr	r0, [r4, #8]
 80001fa:	8800      	ldrh	r0, [r0, #0]
 80001fc:	000d      	movs	r5, r1
 80001fe:	b2ad      	uxth	r5, r5
 8000200:	42a8      	cmp	r0, r5
 8000202:	d005      	beq.n	8000210 <??ZbZclAttrFind_3>
 8000204:	6810      	ldr	r0, [r2, #0]
 8000206:	f113 0524 	adds.w	r5, r3, #36	@ 0x24
 800020a:	42a8      	cmp	r0, r5
 800020c:	d004      	beq.n	8000218 <??ZbZclAttrFind_4>
 800020e:	e001      	b.n	8000214 <??ZbZclAttrFind_5>

08000210 <??ZbZclAttrFind_3>:
 8000210:	0020      	movs	r0, r4
 8000212:	e004      	b.n	800021e <??ZbZclAttrFind_6>

08000214 <??ZbZclAttrFind_5>:
 8000214:	6812      	ldr	r2, [r2, #0]
 8000216:	e7ec      	b.n	80001f2 <??ZbZclAttrFind_1>

08000218 <??ZbZclAttrFind_4>:
 8000218:	2200      	movs	r2, #0
 800021a:	e7ea      	b.n	80001f2 <??ZbZclAttrFind_1>

0800021c <??ZbZclAttrFind_2>:
 800021c:	2000      	movs	r0, #0

0800021e <??ZbZclAttrFind_6>:
 800021e:	bc30      	pop	{r4, r5}
 8000220:	4770      	bx	lr

08000222 <ZbZclAttrHandleDiscover>:
 8000222:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000226:	b09f      	sub	sp, #124	@ 0x7c
 8000228:	0004      	movs	r4, r0
 800022a:	000d      	movs	r5, r1
 800022c:	0016      	movs	r6, r2
 800022e:	2708      	movs	r7, #8
 8000230:	f05f 0800 	movs.w	r8, #0
 8000234:	f10d 0908 	add.w	r9, sp, #8
 8000238:	4642      	mov	r2, r8
 800023a:	0039      	movs	r1, r7
 800023c:	4648      	mov	r0, r9
 800023e:	f004 fb38 	bl	80048b2 <__aeabi_memset>
 8000242:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8000244:	2803      	cmp	r0, #3
 8000246:	d206      	bcs.n	8000256 <??ZbZclAttrHandleDiscover_0>
 8000248:	2380      	movs	r3, #128	@ 0x80
 800024a:	002a      	movs	r2, r5
 800024c:	0031      	movs	r1, r6
 800024e:	0020      	movs	r0, r4
 8000250:	f00e fbd6 	bl	800ea00 <ZbZclSendDefaultResponse>
 8000254:	e070      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000256 <??ZbZclAttrHandleDiscover_0>:
 8000256:	f05f 0800 	movs.w	r8, #0
 800025a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800025c:	4641      	mov	r1, r8
 800025e:	b2c9      	uxtb	r1, r1
 8000260:	4408      	add	r0, r1
 8000262:	f003 fe15 	bl	8003e90 <pletoh16>
 8000266:	0007      	movs	r7, r0
 8000268:	f118 0802 	adds.w	r8, r8, #2
 800026c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800026e:	4641      	mov	r1, r8
 8000270:	b2c9      	uxtb	r1, r1
 8000272:	5c40      	ldrb	r0, [r0, r1]
 8000274:	f88d 0004 	strb.w	r0, [sp, #4]
 8000278:	f118 0801 	adds.w	r8, r8, #1
 800027c:	2000      	movs	r0, #0
 800027e:	f88d 0008 	strb.w	r0, [sp, #8]
 8000282:	7868      	ldrb	r0, [r5, #1]
 8000284:	f88d 0009 	strb.w	r0, [sp, #9]
 8000288:	78a8      	ldrb	r0, [r5, #2]
 800028a:	2800      	cmp	r0, #0
 800028c:	d101      	bne.n	8000292 <??ZbZclAttrHandleDiscover_2>
 800028e:	2001      	movs	r0, #1
 8000290:	e000      	b.n	8000294 <??ZbZclAttrHandleDiscover_3>

08000292 <??ZbZclAttrHandleDiscover_2>:
 8000292:	2000      	movs	r0, #0

08000294 <??ZbZclAttrHandleDiscover_3>:
 8000294:	f88d 000a 	strb.w	r0, [sp, #10]
 8000298:	2001      	movs	r0, #1
 800029a:	f88d 000b 	strb.w	r0, [sp, #11]
 800029e:	88a8      	ldrh	r0, [r5, #4]
 80002a0:	f8ad 000c 	strh.w	r0, [sp, #12]
 80002a4:	79a8      	ldrb	r0, [r5, #6]
 80002a6:	f88d 000e 	strb.w	r0, [sp, #14]
 80002aa:	200d      	movs	r0, #13
 80002ac:	f88d 000f 	strb.w	r0, [sp, #15]
 80002b0:	2239      	movs	r2, #57	@ 0x39
 80002b2:	a910      	add	r1, sp, #64	@ 0x40
 80002b4:	a802      	add	r0, sp, #8
 80002b6:	f003 fda3 	bl	8003e00 <ZbZclAppendHeader>
 80002ba:	4682      	mov	sl, r0
 80002bc:	f1ba 0f00 	cmp.w	sl, #0
 80002c0:	d506      	bpl.n	80002d0 <??ZbZclAttrHandleDiscover_4>
 80002c2:	2380      	movs	r3, #128	@ 0x80
 80002c4:	002a      	movs	r2, r5
 80002c6:	0031      	movs	r1, r6
 80002c8:	0020      	movs	r0, r4
 80002ca:	f00e fb99 	bl	800ea00 <ZbZclSendDefaultResponse>
 80002ce:	e033      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

080002d0 <??ZbZclAttrHandleDiscover_4>:
 80002d0:	f1da 0039 	rsbs	r0, sl, #57	@ 0x39
 80002d4:	9000      	str	r0, [sp, #0]
 80002d6:	a810      	add	r0, sp, #64	@ 0x40
 80002d8:	eb00 030a 	add.w	r3, r0, sl
 80002dc:	aa01      	add	r2, sp, #4
 80002de:	0039      	movs	r1, r7
 80002e0:	b289      	uxth	r1, r1
 80002e2:	0020      	movs	r0, r4
 80002e4:	f000 f82b 	bl	800033e <ZbZclAttrDiscoverGetList>
 80002e8:	4681      	mov	r9, r0
 80002ea:	eb19 090a 	adds.w	r9, r9, sl
 80002ee:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80002f2:	2800      	cmp	r0, #0
 80002f4:	d104      	bne.n	8000300 <??ZbZclAttrHandleDiscover_5>
 80002f6:	0030      	movs	r0, r6
 80002f8:	f00e f8d8 	bl	800e4ac <ZbApsAddrIsBcast>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d11b      	bne.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000300 <??ZbZclAttrHandleDiscover_5>:
 8000300:	0032      	movs	r2, r6
 8000302:	a904      	add	r1, sp, #16
 8000304:	0020      	movs	r0, r4
 8000306:	f003 fccc 	bl	8003ca2 <ZbZclClusterInitApsdeReq>
 800030a:	a804      	add	r0, sp, #16
 800030c:	f116 0110 	adds.w	r1, r6, #16
 8000310:	2210      	movs	r2, #16
 8000312:	f00f fcfa 	bl	800fd0a <__aeabi_memcpy>
 8000316:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 800031a:	f003 fc5a 	bl	8003bd2 <ZbZclTxOptsFromSecurityStatus>
 800031e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8000322:	a810      	add	r0, sp, #64	@ 0x40
 8000324:	900a      	str	r0, [sp, #40]	@ 0x28
 8000326:	4648      	mov	r0, r9
 8000328:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 800032c:	2300      	movs	r3, #0
 800032e:	2200      	movs	r2, #0
 8000330:	a904      	add	r1, sp, #16
 8000332:	68a0      	ldr	r0, [r4, #8]
 8000334:	f00e f840 	bl	800e3b8 <ZbApsdeDataReqCallback>

08000338 <??ZbZclAttrHandleDiscover_1>:
 8000338:	b020      	add	sp, #128	@ 0x80
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800033e <ZbZclAttrDiscoverGetList>:
 800033e:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000342:	0005      	movs	r5, r0
 8000344:	0016      	movs	r6, r2
 8000346:	001f      	movs	r7, r3
 8000348:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 800034c:	f05f 0a00 	movs.w	sl, #0
 8000350:	f05f 0b00 	movs.w	fp, #0
 8000354:	2000      	movs	r0, #0
 8000356:	f807 000b 	strb.w	r0, [r7, fp]
 800035a:	f11b 0b01 	adds.w	fp, fp, #1
 800035e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8000360:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8000364:	4288      	cmp	r0, r1
 8000366:	d001      	beq.n	800036c <??ZbZclAttrDiscoverGetList_0>
 8000368:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 800036a:	e000      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

0800036c <??ZbZclAttrDiscoverGetList_0>:
 800036c:	2400      	movs	r4, #0

0800036e <??ZbZclAttrDiscoverGetList_1>:
 800036e:	2c00      	cmp	r4, #0
 8000370:	d030      	beq.n	80003d4 <??ZbZclAttrDiscoverGetList_2>
 8000372:	46a1      	mov	r9, r4
 8000374:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000378:	8800      	ldrh	r0, [r0, #0]
 800037a:	f8bd 1000 	ldrh.w	r1, [sp]
 800037e:	4288      	cmp	r0, r1
 8000380:	d31f      	bcc.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

08000382 <??ZbZclAttrDiscoverGetList_4>:
 8000382:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000386:	8880      	ldrh	r0, [r0, #4]
 8000388:	0400      	lsls	r0, r0, #16
 800038a:	d41a      	bmi.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

0800038c <??ZbZclAttrDiscoverGetList_5>:
 800038c:	4650      	mov	r0, sl
 800038e:	7831      	ldrb	r1, [r6, #0]
 8000390:	b2c0      	uxtb	r0, r0
 8000392:	4288      	cmp	r0, r1
 8000394:	d21e      	bcs.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

08000396 <??ZbZclAttrDiscoverGetList_6>:
 8000396:	f11b 0003 	adds.w	r0, fp, #3
 800039a:	4580      	cmp	r8, r0
 800039c:	d31a      	bcc.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

0800039e <??ZbZclAttrDiscoverGetList_7>:
 800039e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003a2:	8801      	ldrh	r1, [r0, #0]
 80003a4:	eb07 000b 	add.w	r0, r7, fp
 80003a8:	f003 fdbe 	bl	8003f28 <putle16>
 80003ac:	f11b 0b02 	adds.w	fp, fp, #2
 80003b0:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003b4:	7880      	ldrb	r0, [r0, #2]
 80003b6:	f807 000b 	strb.w	r0, [r7, fp]
 80003ba:	f11b 0b01 	adds.w	fp, fp, #1
 80003be:	f11a 0a01 	adds.w	sl, sl, #1

080003c2 <??ZbZclAttrDiscoverGetList_3>:
 80003c2:	6820      	ldr	r0, [r4, #0]
 80003c4:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 80003c8:	4288      	cmp	r0, r1
 80003ca:	d001      	beq.n	80003d0 <??ZbZclAttrDiscoverGetList_8>
 80003cc:	6824      	ldr	r4, [r4, #0]
 80003ce:	e7ce      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d0 <??ZbZclAttrDiscoverGetList_8>:
 80003d0:	2400      	movs	r4, #0
 80003d2:	e7cc      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d4 <??ZbZclAttrDiscoverGetList_2>:
 80003d4:	2c00      	cmp	r4, #0
 80003d6:	d101      	bne.n	80003dc <??ZbZclAttrDiscoverGetList_9>
 80003d8:	2001      	movs	r0, #1
 80003da:	7038      	strb	r0, [r7, #0]

080003dc <??ZbZclAttrDiscoverGetList_9>:
 80003dc:	f886 a000 	strb.w	sl, [r6]
 80003e0:	4658      	mov	r0, fp
 80003e2:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003e6 <ZbZclAttrRead>:
 80003e6:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	4680      	mov	r8, r0
 80003ee:	0014      	movs	r4, r2
 80003f0:	001d      	movs	r5, r3
 80003f2:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 80003f4:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 80003f8:	4640      	mov	r0, r8
 80003fa:	f7ff fef0 	bl	80001de <ZbZclAttrFind>
 80003fe:	0007      	movs	r7, r0
 8000400:	2f00      	cmp	r7, #0
 8000402:	d101      	bne.n	8000408 <??ZbZclAttrRead_0>
 8000404:	2086      	movs	r0, #134	@ 0x86
 8000406:	e03c      	b.n	8000482 <??ZbZclAttrRead_1>

08000408 <??ZbZclAttrRead_0>:
 8000408:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 800040c:	2800      	cmp	r0, #0
 800040e:	d005      	beq.n	800041c <??ZbZclAttrRead_2>
 8000410:	68b8      	ldr	r0, [r7, #8]
 8000412:	7900      	ldrb	r0, [r0, #4]
 8000414:	0780      	lsls	r0, r0, #30
 8000416:	d401      	bmi.n	800041c <??ZbZclAttrRead_2>
 8000418:	208c      	movs	r0, #140	@ 0x8c
 800041a:	e032      	b.n	8000482 <??ZbZclAttrRead_1>

0800041c <??ZbZclAttrRead_2>:
 800041c:	2c00      	cmp	r4, #0
 800041e:	d002      	beq.n	8000426 <??ZbZclAttrRead_3>
 8000420:	68b8      	ldr	r0, [r7, #8]
 8000422:	7880      	ldrb	r0, [r0, #2]
 8000424:	7020      	strb	r0, [r4, #0]

08000426 <??ZbZclAttrRead_3>:
 8000426:	2d00      	cmp	r5, #0
 8000428:	d001      	beq.n	800042e <??ZbZclAttrRead_4>
 800042a:	2e00      	cmp	r6, #0
 800042c:	d105      	bne.n	800043a <??ZbZclAttrRead_5>

0800042e <??ZbZclAttrRead_4>:
 800042e:	2c00      	cmp	r4, #0
 8000430:	d001      	beq.n	8000436 <??ZbZclAttrRead_6>
 8000432:	2000      	movs	r0, #0
 8000434:	e025      	b.n	8000482 <??ZbZclAttrRead_1>

08000436 <??ZbZclAttrRead_6>:
 8000436:	2089      	movs	r0, #137	@ 0x89
 8000438:	e023      	b.n	8000482 <??ZbZclAttrRead_1>

0800043a <??ZbZclAttrRead_5>:
 800043a:	68b8      	ldr	r0, [r7, #8]
 800043c:	7900      	ldrb	r0, [r0, #4]
 800043e:	06c0      	lsls	r0, r0, #27
 8000440:	d519      	bpl.n	8000476 <??ZbZclAttrRead_7>
 8000442:	f05f 0920 	movs.w	r9, #32
 8000446:	f05f 0a00 	movs.w	sl, #0
 800044a:	46eb      	mov	fp, sp
 800044c:	4652      	mov	r2, sl
 800044e:	4649      	mov	r1, r9
 8000450:	4658      	mov	r0, fp
 8000452:	f004 fa2e 	bl	80048b2 <__aeabi_memset>
 8000456:	68b8      	ldr	r0, [r7, #8]
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	2000      	movs	r0, #0
 800045c:	f88d 0004 	strb.w	r0, [sp, #4]
 8000460:	9502      	str	r5, [sp, #8]
 8000462:	9603      	str	r6, [sp, #12]
 8000464:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000468:	9007      	str	r0, [sp, #28]
 800046a:	466a      	mov	r2, sp
 800046c:	0039      	movs	r1, r7
 800046e:	4640      	mov	r0, r8
 8000470:	f001 fce6 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000474:	e005      	b.n	8000482 <??ZbZclAttrRead_1>

08000476 <??ZbZclAttrRead_7>:
 8000476:	0033      	movs	r3, r6
 8000478:	002a      	movs	r2, r5
 800047a:	0039      	movs	r1, r7
 800047c:	4640      	mov	r0, r8
 800047e:	f000 f803 	bl	8000488 <ZbZclAttrDefaultRead>

08000482 <??ZbZclAttrRead_1>:
 8000482:	b009      	add	sp, #36	@ 0x24
 8000484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000488 <ZbZclAttrDefaultRead>:
 8000488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800048c:	0005      	movs	r5, r0
 800048e:	000e      	movs	r6, r1
 8000490:	0017      	movs	r7, r2
 8000492:	001c      	movs	r4, r3
 8000494:	f05f 0800 	movs.w	r8, #0
 8000498:	f05f 0900 	movs.w	r9, #0
 800049c:	68b0      	ldr	r0, [r6, #8]
 800049e:	7880      	ldrb	r0, [r0, #2]
 80004a0:	2808      	cmp	r0, #8
 80004a2:	d065      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004a4:	2809      	cmp	r0, #9
 80004a6:	d06b      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004a8:	280a      	cmp	r0, #10
 80004aa:	d071      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004ac:	280b      	cmp	r0, #11
 80004ae:	d077      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004b0:	280c      	cmp	r0, #12
 80004b2:	d07d      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004b4:	280d      	cmp	r0, #13
 80004b6:	f000 8083 	beq.w	80005c0 <??ZbZclAttrDefaultRead_5>
 80004ba:	280e      	cmp	r0, #14
 80004bc:	f000 8088 	beq.w	80005d0 <??ZbZclAttrDefaultRead_6>
 80004c0:	280f      	cmp	r0, #15
 80004c2:	f000 808d 	beq.w	80005e0 <??ZbZclAttrDefaultRead_7>
 80004c6:	2810      	cmp	r0, #16
 80004c8:	d052      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ca:	2818      	cmp	r0, #24
 80004cc:	d050      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ce:	2819      	cmp	r0, #25
 80004d0:	d056      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004d2:	281a      	cmp	r0, #26
 80004d4:	d05c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004d6:	281b      	cmp	r0, #27
 80004d8:	d062      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004da:	281c      	cmp	r0, #28
 80004dc:	d068      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004de:	281d      	cmp	r0, #29
 80004e0:	d06e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 80004e2:	281e      	cmp	r0, #30
 80004e4:	d074      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 80004e6:	281f      	cmp	r0, #31
 80004e8:	d07a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 80004ea:	2820      	cmp	r0, #32
 80004ec:	d040      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ee:	2821      	cmp	r0, #33	@ 0x21
 80004f0:	d046      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004f2:	2822      	cmp	r0, #34	@ 0x22
 80004f4:	d04c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004f6:	2823      	cmp	r0, #35	@ 0x23
 80004f8:	d052      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004fa:	2824      	cmp	r0, #36	@ 0x24
 80004fc:	d058      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004fe:	2825      	cmp	r0, #37	@ 0x25
 8000500:	d05e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000502:	2826      	cmp	r0, #38	@ 0x26
 8000504:	d064      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000506:	2827      	cmp	r0, #39	@ 0x27
 8000508:	d06a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800050a:	2828      	cmp	r0, #40	@ 0x28
 800050c:	d030      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800050e:	2829      	cmp	r0, #41	@ 0x29
 8000510:	d036      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000512:	282a      	cmp	r0, #42	@ 0x2a
 8000514:	d03c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 8000516:	282b      	cmp	r0, #43	@ 0x2b
 8000518:	d042      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800051a:	282c      	cmp	r0, #44	@ 0x2c
 800051c:	d048      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 800051e:	282d      	cmp	r0, #45	@ 0x2d
 8000520:	d04e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000522:	282e      	cmp	r0, #46	@ 0x2e
 8000524:	d054      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000526:	282f      	cmp	r0, #47	@ 0x2f
 8000528:	d05a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800052a:	2830      	cmp	r0, #48	@ 0x30
 800052c:	d020      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800052e:	2831      	cmp	r0, #49	@ 0x31
 8000530:	d026      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000532:	2838      	cmp	r0, #56	@ 0x38
 8000534:	d024      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000536:	2839      	cmp	r0, #57	@ 0x39
 8000538:	d032      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800053a:	283a      	cmp	r0, #58	@ 0x3a
 800053c:	d050      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800053e:	2841      	cmp	r0, #65	@ 0x41
 8000540:	d05e      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000542:	2842      	cmp	r0, #66	@ 0x42
 8000544:	d05c      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000546:	2843      	cmp	r0, #67	@ 0x43
 8000548:	d071      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054a:	2844      	cmp	r0, #68	@ 0x44
 800054c:	d06f      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054e:	28e0      	cmp	r0, #224	@ 0xe0
 8000550:	d026      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000552:	28e1      	cmp	r0, #225	@ 0xe1
 8000554:	d024      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000556:	28e2      	cmp	r0, #226	@ 0xe2
 8000558:	d022      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800055a:	28e8      	cmp	r0, #232	@ 0xe8
 800055c:	d010      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 800055e:	28e9      	cmp	r0, #233	@ 0xe9
 8000560:	d00e      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000562:	28ea      	cmp	r0, #234	@ 0xea
 8000564:	d01c      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000566:	28f0      	cmp	r0, #240	@ 0xf0
 8000568:	d03a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800056a:	28f1      	cmp	r0, #241	@ 0xf1
 800056c:	d040      	beq.n	80005f0 <??ZbZclAttrDefaultRead_10>
 800056e:	e078      	b.n	8000662 <??ZbZclAttrDefaultRead_11>

08000570 <??ZbZclAttrDefaultRead_0>:
 8000570:	2c00      	cmp	r4, #0
 8000572:	d102      	bne.n	800057a <??ZbZclAttrDefaultRead_12>
 8000574:	2089      	movs	r0, #137	@ 0x89
 8000576:	4681      	mov	r9, r0
 8000578:	e075      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800057a <??ZbZclAttrDefaultRead_12>:
 800057a:	2001      	movs	r0, #1
 800057c:	4680      	mov	r8, r0
 800057e:	e072      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000580 <??ZbZclAttrDefaultRead_1>:
 8000580:	2c02      	cmp	r4, #2
 8000582:	d202      	bcs.n	800058a <??ZbZclAttrDefaultRead_14>
 8000584:	2089      	movs	r0, #137	@ 0x89
 8000586:	4681      	mov	r9, r0
 8000588:	e06d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800058a <??ZbZclAttrDefaultRead_14>:
 800058a:	2002      	movs	r0, #2
 800058c:	4680      	mov	r8, r0
 800058e:	e06a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000590 <??ZbZclAttrDefaultRead_2>:
 8000590:	2c03      	cmp	r4, #3
 8000592:	d202      	bcs.n	800059a <??ZbZclAttrDefaultRead_15>
 8000594:	2089      	movs	r0, #137	@ 0x89
 8000596:	4681      	mov	r9, r0
 8000598:	e065      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800059a <??ZbZclAttrDefaultRead_15>:
 800059a:	2003      	movs	r0, #3
 800059c:	4680      	mov	r8, r0
 800059e:	e062      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005a0 <??ZbZclAttrDefaultRead_3>:
 80005a0:	2c04      	cmp	r4, #4
 80005a2:	d202      	bcs.n	80005aa <??ZbZclAttrDefaultRead_16>
 80005a4:	2089      	movs	r0, #137	@ 0x89
 80005a6:	4681      	mov	r9, r0
 80005a8:	e05d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005aa <??ZbZclAttrDefaultRead_16>:
 80005aa:	2004      	movs	r0, #4
 80005ac:	4680      	mov	r8, r0
 80005ae:	e05a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005b0 <??ZbZclAttrDefaultRead_4>:
 80005b0:	2c05      	cmp	r4, #5
 80005b2:	d202      	bcs.n	80005ba <??ZbZclAttrDefaultRead_17>
 80005b4:	2089      	movs	r0, #137	@ 0x89
 80005b6:	4681      	mov	r9, r0
 80005b8:	e055      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ba <??ZbZclAttrDefaultRead_17>:
 80005ba:	2005      	movs	r0, #5
 80005bc:	4680      	mov	r8, r0
 80005be:	e052      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005c0 <??ZbZclAttrDefaultRead_5>:
 80005c0:	2c06      	cmp	r4, #6
 80005c2:	d202      	bcs.n	80005ca <??ZbZclAttrDefaultRead_18>
 80005c4:	2089      	movs	r0, #137	@ 0x89
 80005c6:	4681      	mov	r9, r0
 80005c8:	e04d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ca <??ZbZclAttrDefaultRead_18>:
 80005ca:	2006      	movs	r0, #6
 80005cc:	4680      	mov	r8, r0
 80005ce:	e04a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005d0 <??ZbZclAttrDefaultRead_6>:
 80005d0:	2c07      	cmp	r4, #7
 80005d2:	d202      	bcs.n	80005da <??ZbZclAttrDefaultRead_19>
 80005d4:	2089      	movs	r0, #137	@ 0x89
 80005d6:	4681      	mov	r9, r0
 80005d8:	e045      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005da <??ZbZclAttrDefaultRead_19>:
 80005da:	2007      	movs	r0, #7
 80005dc:	4680      	mov	r8, r0
 80005de:	e042      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005e0 <??ZbZclAttrDefaultRead_7>:
 80005e0:	2c08      	cmp	r4, #8
 80005e2:	d202      	bcs.n	80005ea <??ZbZclAttrDefaultRead_20>
 80005e4:	2089      	movs	r0, #137	@ 0x89
 80005e6:	4681      	mov	r9, r0
 80005e8:	e03d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ea <??ZbZclAttrDefaultRead_20>:
 80005ea:	2008      	movs	r0, #8
 80005ec:	4680      	mov	r8, r0
 80005ee:	e03a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005f0 <??ZbZclAttrDefaultRead_10>:
 80005f0:	2c10      	cmp	r4, #16
 80005f2:	d202      	bcs.n	80005fa <??ZbZclAttrDefaultRead_21>
 80005f4:	2089      	movs	r0, #137	@ 0x89
 80005f6:	4681      	mov	r9, r0
 80005f8:	e035      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005fa <??ZbZclAttrDefaultRead_21>:
 80005fa:	2010      	movs	r0, #16
 80005fc:	4680      	mov	r8, r0
 80005fe:	e032      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000600 <??ZbZclAttrDefaultRead_8>:
 8000600:	2c00      	cmp	r4, #0
 8000602:	d102      	bne.n	800060a <??ZbZclAttrDefaultRead_22>
 8000604:	2089      	movs	r0, #137	@ 0x89
 8000606:	4681      	mov	r9, r0
 8000608:	e02d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800060a <??ZbZclAttrDefaultRead_22>:
 800060a:	68f0      	ldr	r0, [r6, #12]
 800060c:	7800      	ldrb	r0, [r0, #0]
 800060e:	0001      	movs	r1, r0
 8000610:	b2c9      	uxtb	r1, r1
 8000612:	29ff      	cmp	r1, #255	@ 0xff
 8000614:	d101      	bne.n	800061a <??ZbZclAttrDefaultRead_23>
 8000616:	2100      	movs	r1, #0
 8000618:	0008      	movs	r0, r1

0800061a <??ZbZclAttrDefaultRead_23>:
 800061a:	0001      	movs	r1, r0
 800061c:	b2c9      	uxtb	r1, r1
 800061e:	1c49      	adds	r1, r1, #1
 8000620:	4688      	mov	r8, r1
 8000622:	4544      	cmp	r4, r8
 8000624:	d202      	bcs.n	800062c <??ZbZclAttrDefaultRead_24>
 8000626:	2189      	movs	r1, #137	@ 0x89
 8000628:	4689      	mov	r9, r1
 800062a:	e01c      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062c <??ZbZclAttrDefaultRead_24>:
 800062c:	e01b      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062e <??ZbZclAttrDefaultRead_9>:
 800062e:	2c00      	cmp	r4, #0
 8000630:	d102      	bne.n	8000638 <??ZbZclAttrDefaultRead_25>
 8000632:	2089      	movs	r0, #137	@ 0x89
 8000634:	4681      	mov	r9, r0
 8000636:	e016      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000638 <??ZbZclAttrDefaultRead_25>:
 8000638:	68f0      	ldr	r0, [r6, #12]
 800063a:	f003 fc29 	bl	8003e90 <pletoh16>
 800063e:	0001      	movs	r1, r0
 8000640:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000644:	b289      	uxth	r1, r1
 8000646:	4291      	cmp	r1, r2
 8000648:	d101      	bne.n	800064e <??ZbZclAttrDefaultRead_26>
 800064a:	2100      	movs	r1, #0
 800064c:	0008      	movs	r0, r1

0800064e <??ZbZclAttrDefaultRead_26>:
 800064e:	0001      	movs	r1, r0
 8000650:	b289      	uxth	r1, r1
 8000652:	1c89      	adds	r1, r1, #2
 8000654:	4688      	mov	r8, r1
 8000656:	4544      	cmp	r4, r8
 8000658:	d202      	bcs.n	8000660 <??ZbZclAttrDefaultRead_27>
 800065a:	2189      	movs	r1, #137	@ 0x89
 800065c:	4689      	mov	r9, r1
 800065e:	e002      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000660 <??ZbZclAttrDefaultRead_27>:
 8000660:	e001      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000662 <??ZbZclAttrDefaultRead_11>:
 8000662:	2086      	movs	r0, #134	@ 0x86
 8000664:	4681      	mov	r9, r0

08000666 <??ZbZclAttrDefaultRead_13>:
 8000666:	4648      	mov	r0, r9
 8000668:	b2c0      	uxtb	r0, r0
 800066a:	2800      	cmp	r0, #0
 800066c:	d109      	bne.n	8000682 <??ZbZclAttrDefaultRead_28>
 800066e:	f8cd 8000 	str.w	r8, [sp]
 8000672:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8000676:	46bb      	mov	fp, r7
 8000678:	9a00      	ldr	r2, [sp, #0]
 800067a:	4651      	mov	r1, sl
 800067c:	4658      	mov	r0, fp
 800067e:	f00f fb44 	bl	800fd0a <__aeabi_memcpy>

08000682 <??ZbZclAttrDefaultRead_28>:
 8000682:	4648      	mov	r0, r9
 8000684:	b2c0      	uxtb	r0, r0
 8000686:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800068a <ZbZclAttrWrite>:
 800068a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800068e:	b096      	sub	sp, #88	@ 0x58
 8000690:	4680      	mov	r8, r0
 8000692:	4699      	mov	r9, r3
 8000694:	f8dd a088 	ldr.w	sl, [sp, #136]	@ 0x88
 8000698:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800069a:	f8bd 1060 	ldrh.w	r1, [sp, #96]	@ 0x60
 800069e:	4640      	mov	r0, r8
 80006a0:	f7ff fd9d 	bl	80001de <ZbZclAttrFind>
 80006a4:	0006      	movs	r6, r0
 80006a6:	2e00      	cmp	r6, #0
 80006a8:	d101      	bne.n	80006ae <??ZbZclAttrWrite_0>
 80006aa:	2086      	movs	r0, #134	@ 0x86
 80006ac:	e0a2      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006ae <??ZbZclAttrWrite_0>:
 80006ae:	68b0      	ldr	r0, [r6, #8]
 80006b0:	7900      	ldrb	r0, [r0, #4]
 80006b2:	f010 0001 	ands.w	r0, r0, #1
 80006b6:	b2c0      	uxtb	r0, r0
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d105      	bne.n	80006c8 <??ZbZclAttrWrite_2>
 80006bc:	0038      	movs	r0, r7
 80006be:	b280      	uxth	r0, r0
 80006c0:	0780      	lsls	r0, r0, #30
 80006c2:	d401      	bmi.n	80006c8 <??ZbZclAttrWrite_2>
 80006c4:	2088      	movs	r0, #136	@ 0x88
 80006c6:	e095      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006c8 <??ZbZclAttrWrite_2>:
 80006c8:	2300      	movs	r3, #0
 80006ca:	4652      	mov	r2, sl
 80006cc:	4649      	mov	r1, r9
 80006ce:	68b0      	ldr	r0, [r6, #8]
 80006d0:	7880      	ldrb	r0, [r0, #2]
 80006d2:	f000 fcb0 	bl	8001036 <ZbZclAttrParseLength>
 80006d6:	9005      	str	r0, [sp, #20]
 80006d8:	9805      	ldr	r0, [sp, #20]
 80006da:	2800      	cmp	r0, #0
 80006dc:	d501      	bpl.n	80006e2 <??ZbZclAttrWrite_3>
 80006de:	2087      	movs	r0, #135	@ 0x87
 80006e0:	e088      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006e2 <??ZbZclAttrWrite_3>:
 80006e2:	68b0      	ldr	r0, [r6, #8]
 80006e4:	7880      	ldrb	r0, [r0, #2]
 80006e6:	f000 ff83 	bl	80015f0 <ZbZclAttrIsInteger>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d026      	beq.n	800073c <??ZbZclAttrWrite_4>
 80006ee:	aa04      	add	r2, sp, #16
 80006f0:	4649      	mov	r1, r9
 80006f2:	68b0      	ldr	r0, [r6, #8]
 80006f4:	7880      	ldrb	r0, [r0, #2]
 80006f6:	f000 fe4d 	bl	8001394 <ZbZclParseInteger>
 80006fa:	0004      	movs	r4, r0
 80006fc:	000d      	movs	r5, r1
 80006fe:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8000702:	2800      	cmp	r0, #0
 8000704:	d002      	beq.n	800070c <??ZbZclAttrWrite_5>
 8000706:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800070a:	e073      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800070c <??ZbZclAttrWrite_5>:
 800070c:	68b0      	ldr	r0, [r6, #8]
 800070e:	e9d0 0106 	ldrd	r0, r1, [r0, #24]
 8000712:	f004 fe43 	bl	800539c <__aeabi_d2lz>
 8000716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800071a:	68b0      	ldr	r0, [r6, #8]
 800071c:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 8000720:	f004 fe3c 	bl	800539c <__aeabi_d2lz>
 8000724:	e9cd 0100 	strd	r0, r1, [sp]
 8000728:	68b0      	ldr	r0, [r6, #8]
 800072a:	7882      	ldrb	r2, [r0, #2]
 800072c:	0020      	movs	r0, r4
 800072e:	0029      	movs	r1, r5
 8000730:	f000 ff74 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8000734:	2800      	cmp	r0, #0
 8000736:	d101      	bne.n	800073c <??ZbZclAttrWrite_4>
 8000738:	2087      	movs	r0, #135	@ 0x87
 800073a:	e05b      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800073c <??ZbZclAttrWrite_4>:
 800073c:	68b0      	ldr	r0, [r6, #8]
 800073e:	7900      	ldrb	r0, [r0, #4]
 8000740:	0680      	lsls	r0, r0, #26
 8000742:	d522      	bpl.n	800078a <??ZbZclAttrWrite_6>
 8000744:	2420      	movs	r4, #32
 8000746:	2500      	movs	r5, #0
 8000748:	f10d 0b18 	add.w	fp, sp, #24
 800074c:	002a      	movs	r2, r5
 800074e:	0021      	movs	r1, r4
 8000750:	4658      	mov	r0, fp
 8000752:	f004 f8ae 	bl	80048b2 <__aeabi_memset>
 8000756:	68b0      	ldr	r0, [r6, #8]
 8000758:	9006      	str	r0, [sp, #24]
 800075a:	2001      	movs	r0, #1
 800075c:	f88d 001c 	strb.w	r0, [sp, #28]
 8000760:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8000762:	900c      	str	r0, [sp, #48]	@ 0x30
 8000764:	f8cd 9020 	str.w	r9, [sp, #32]
 8000768:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800076c:	f8ad 7028 	strh.w	r7, [sp, #40]	@ 0x28
 8000770:	68f0      	ldr	r0, [r6, #12]
 8000772:	900b      	str	r0, [sp, #44]	@ 0x2c
 8000774:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000778:	900d      	str	r0, [sp, #52]	@ 0x34
 800077a:	aa06      	add	r2, sp, #24
 800077c:	0031      	movs	r1, r6
 800077e:	4640      	mov	r0, r8
 8000780:	f001 fb5e 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000784:	f88d 0010 	strb.w	r0, [sp, #16]
 8000788:	e028      	b.n	80007dc <??ZbZclAttrWrite_7>

0800078a <??ZbZclAttrWrite_6>:
 800078a:	003b      	movs	r3, r7
 800078c:	b29b      	uxth	r3, r3
 800078e:	464a      	mov	r2, r9
 8000790:	0031      	movs	r1, r6
 8000792:	4640      	mov	r0, r8
 8000794:	f000 f85e 	bl	8000854 <ZbZclAttrDefaultWrite>
 8000798:	f88d 0010 	strb.w	r0, [sp, #16]
 800079c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d11b      	bne.n	80007dc <??ZbZclAttrWrite_7>
 80007a4:	68b0      	ldr	r0, [r6, #8]
 80007a6:	7900      	ldrb	r0, [r0, #4]
 80007a8:	0640      	lsls	r0, r0, #25
 80007aa:	d517      	bpl.n	80007dc <??ZbZclAttrWrite_7>
 80007ac:	2420      	movs	r4, #32
 80007ae:	2500      	movs	r5, #0
 80007b0:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 80007b4:	002a      	movs	r2, r5
 80007b6:	0021      	movs	r1, r4
 80007b8:	4658      	mov	r0, fp
 80007ba:	f004 f87a 	bl	80048b2 <__aeabi_memset>
 80007be:	68b0      	ldr	r0, [r6, #8]
 80007c0:	900e      	str	r0, [sp, #56]	@ 0x38
 80007c2:	2002      	movs	r0, #2
 80007c4:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 80007c8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80007ca:	9014      	str	r0, [sp, #80]	@ 0x50
 80007cc:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 80007d0:	9015      	str	r0, [sp, #84]	@ 0x54
 80007d2:	aa0e      	add	r2, sp, #56	@ 0x38
 80007d4:	0031      	movs	r1, r6
 80007d6:	4640      	mov	r0, r8
 80007d8:	f001 fb32 	bl	8001e40 <ZbZclAttrCallbackExec>

080007dc <??ZbZclAttrWrite_7>:
 80007dc:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d002      	beq.n	80007ea <??ZbZclAttrWrite_8>
 80007e4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e8:	e004      	b.n	80007f4 <??ZbZclAttrWrite_1>

080007ea <??ZbZclAttrWrite_8>:
 80007ea:	0031      	movs	r1, r6
 80007ec:	4640      	mov	r0, r8
 80007ee:	f000 f804 	bl	80007fa <ZbZclAttrPostWrite>
 80007f2:	2000      	movs	r0, #0

080007f4 <??ZbZclAttrWrite_1>:
 80007f4:	b019      	add	sp, #100	@ 0x64
 80007f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080007fa <ZbZclAttrPostWrite>:
 80007fa:	b538      	push	{r3, r4, r5, lr}
 80007fc:	0005      	movs	r5, r0
 80007fe:	000c      	movs	r4, r1
 8000800:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8000802:	2800      	cmp	r0, #0
 8000804:	d004      	beq.n	8000810 <??ZbZclAttrPostWrite_0>
 8000806:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800080a:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 800080c:	f00d ffac 	bl	800e768 <ZbTimerReset>

08000810 <??ZbZclAttrPostWrite_0>:
 8000810:	2c00      	cmp	r4, #0
 8000812:	d005      	beq.n	8000820 <??ZbZclAttrPostWrite_1>
 8000814:	2200      	movs	r2, #0
 8000816:	68a0      	ldr	r0, [r4, #8]
 8000818:	8801      	ldrh	r1, [r0, #0]
 800081a:	0028      	movs	r0, r5
 800081c:	f001 ffcb 	bl	80027b6 <zcl_attr_reporting_check>

08000820 <??ZbZclAttrPostWrite_1>:
 8000820:	bd31      	pop	{r0, r4, r5, pc}

08000822 <ZbZclAttrPersist>:
 8000822:	b570      	push	{r4, r5, r6, lr}
 8000824:	0005      	movs	r5, r0
 8000826:	000e      	movs	r6, r1
 8000828:	0031      	movs	r1, r6
 800082a:	b289      	uxth	r1, r1
 800082c:	0028      	movs	r0, r5
 800082e:	f7ff fcd6 	bl	80001de <ZbZclAttrFind>
 8000832:	0004      	movs	r4, r0
 8000834:	2c00      	cmp	r4, #0
 8000836:	d101      	bne.n	800083c <??ZbZclAttrPersist_0>
 8000838:	2000      	movs	r0, #0
 800083a:	e00a      	b.n	8000852 <??ZbZclAttrPersist_1>

0800083c <??ZbZclAttrPersist_0>:
 800083c:	68a0      	ldr	r0, [r4, #8]
 800083e:	7900      	ldrb	r0, [r0, #4]
 8000840:	0740      	lsls	r0, r0, #29
 8000842:	d401      	bmi.n	8000848 <??ZbZclAttrPersist_2>
 8000844:	2000      	movs	r0, #0
 8000846:	e004      	b.n	8000852 <??ZbZclAttrPersist_1>

08000848 <??ZbZclAttrPersist_2>:
 8000848:	0021      	movs	r1, r4
 800084a:	0028      	movs	r0, r5
 800084c:	f7ff ffd5 	bl	80007fa <ZbZclAttrPostWrite>
 8000850:	2001      	movs	r0, #1

08000852 <??ZbZclAttrPersist_1>:
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <ZbZclAttrDefaultWrite>:
 8000854:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000858:	0006      	movs	r6, r0
 800085a:	000f      	movs	r7, r1
 800085c:	0014      	movs	r4, r2
 800085e:	4698      	mov	r8, r3
 8000860:	2500      	movs	r5, #0
 8000862:	f05f 0900 	movs.w	r9, #0
 8000866:	2c00      	cmp	r4, #0
 8000868:	d101      	bne.n	800086e <??ZbZclAttrDefaultWrite_0>
 800086a:	2001      	movs	r0, #1
 800086c:	e0d6      	b.n	8000a1c <??ZbZclAttrDefaultWrite_1>

0800086e <??ZbZclAttrDefaultWrite_0>:
 800086e:	68b8      	ldr	r0, [r7, #8]
 8000870:	7880      	ldrb	r0, [r0, #2]
 8000872:	2808      	cmp	r0, #8
 8000874:	d062      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000876:	2809      	cmp	r0, #9
 8000878:	d063      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800087a:	280a      	cmp	r0, #10
 800087c:	d064      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 800087e:	280b      	cmp	r0, #11
 8000880:	d065      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000882:	280c      	cmp	r0, #12
 8000884:	d066      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 8000886:	280d      	cmp	r0, #13
 8000888:	d067      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 800088a:	280e      	cmp	r0, #14
 800088c:	d068      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 800088e:	280f      	cmp	r0, #15
 8000890:	d069      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000892:	2810      	cmp	r0, #16
 8000894:	d052      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000896:	2818      	cmp	r0, #24
 8000898:	d050      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 800089a:	2819      	cmp	r0, #25
 800089c:	d051      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800089e:	281a      	cmp	r0, #26
 80008a0:	d052      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008a2:	281b      	cmp	r0, #27
 80008a4:	d053      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008a6:	281c      	cmp	r0, #28
 80008a8:	d054      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008aa:	281d      	cmp	r0, #29
 80008ac:	d055      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ae:	281e      	cmp	r0, #30
 80008b0:	d056      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008b2:	281f      	cmp	r0, #31
 80008b4:	d057      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008b6:	2820      	cmp	r0, #32
 80008b8:	d040      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008ba:	2821      	cmp	r0, #33	@ 0x21
 80008bc:	d041      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008be:	2822      	cmp	r0, #34	@ 0x22
 80008c0:	d042      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008c2:	2823      	cmp	r0, #35	@ 0x23
 80008c4:	d043      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008c6:	2824      	cmp	r0, #36	@ 0x24
 80008c8:	d044      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ca:	2825      	cmp	r0, #37	@ 0x25
 80008cc:	d045      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ce:	2826      	cmp	r0, #38	@ 0x26
 80008d0:	d046      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008d2:	2827      	cmp	r0, #39	@ 0x27
 80008d4:	d047      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008d6:	2828      	cmp	r0, #40	@ 0x28
 80008d8:	d030      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008da:	2829      	cmp	r0, #41	@ 0x29
 80008dc:	d031      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008de:	282a      	cmp	r0, #42	@ 0x2a
 80008e0:	d032      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008e2:	282b      	cmp	r0, #43	@ 0x2b
 80008e4:	d033      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008e6:	282c      	cmp	r0, #44	@ 0x2c
 80008e8:	d034      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ea:	282d      	cmp	r0, #45	@ 0x2d
 80008ec:	d035      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ee:	282e      	cmp	r0, #46	@ 0x2e
 80008f0:	d036      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008f2:	282f      	cmp	r0, #47	@ 0x2f
 80008f4:	d037      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008f6:	2830      	cmp	r0, #48	@ 0x30
 80008f8:	d020      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008fa:	2831      	cmp	r0, #49	@ 0x31
 80008fc:	d021      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008fe:	2838      	cmp	r0, #56	@ 0x38
 8000900:	d01f      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 8000902:	2839      	cmp	r0, #57	@ 0x39
 8000904:	d023      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000906:	283a      	cmp	r0, #58	@ 0x3a
 8000908:	d02d      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 800090a:	2841      	cmp	r0, #65	@ 0x41
 800090c:	d031      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 800090e:	2842      	cmp	r0, #66	@ 0x42
 8000910:	d02f      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 8000912:	2843      	cmp	r0, #67	@ 0x43
 8000914:	d049      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 8000916:	2844      	cmp	r0, #68	@ 0x44
 8000918:	d047      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 800091a:	28e0      	cmp	r0, #224	@ 0xe0
 800091c:	d017      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 800091e:	28e1      	cmp	r0, #225	@ 0xe1
 8000920:	d015      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000922:	28e2      	cmp	r0, #226	@ 0xe2
 8000924:	d013      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000926:	28e8      	cmp	r0, #232	@ 0xe8
 8000928:	d00b      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092a:	28e9      	cmp	r0, #233	@ 0xe9
 800092c:	d009      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092e:	28ea      	cmp	r0, #234	@ 0xea
 8000930:	d00d      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000932:	28f0      	cmp	r0, #240	@ 0xf0
 8000934:	d017      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000936:	28f1      	cmp	r0, #241	@ 0xf1
 8000938:	d018      	beq.n	800096c <??ZbZclAttrDefaultWrite_12>
 800093a:	e058      	b.n	80009ee <??ZbZclAttrDefaultWrite_13>

0800093c <??ZbZclAttrDefaultWrite_2>:
 800093c:	2001      	movs	r0, #1
 800093e:	0005      	movs	r5, r0
 8000940:	e057      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000942 <??ZbZclAttrDefaultWrite_3>:
 8000942:	2002      	movs	r0, #2
 8000944:	0005      	movs	r5, r0
 8000946:	e054      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000948 <??ZbZclAttrDefaultWrite_4>:
 8000948:	2003      	movs	r0, #3
 800094a:	0005      	movs	r5, r0
 800094c:	e051      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800094e <??ZbZclAttrDefaultWrite_5>:
 800094e:	2004      	movs	r0, #4
 8000950:	0005      	movs	r5, r0
 8000952:	e04e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000954 <??ZbZclAttrDefaultWrite_6>:
 8000954:	2005      	movs	r0, #5
 8000956:	0005      	movs	r5, r0
 8000958:	e04b      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800095a <??ZbZclAttrDefaultWrite_7>:
 800095a:	2006      	movs	r0, #6
 800095c:	0005      	movs	r5, r0
 800095e:	e048      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000960 <??ZbZclAttrDefaultWrite_8>:
 8000960:	2007      	movs	r0, #7
 8000962:	0005      	movs	r5, r0
 8000964:	e045      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000966 <??ZbZclAttrDefaultWrite_9>:
 8000966:	2008      	movs	r0, #8
 8000968:	0005      	movs	r5, r0
 800096a:	e042      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800096c <??ZbZclAttrDefaultWrite_12>:
 800096c:	2010      	movs	r0, #16
 800096e:	0005      	movs	r5, r0
 8000970:	e03f      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000972 <??ZbZclAttrDefaultWrite_10>:
 8000972:	6938      	ldr	r0, [r7, #16]
 8000974:	2800      	cmp	r0, #0
 8000976:	d102      	bne.n	800097e <??ZbZclAttrDefaultWrite_15>
 8000978:	2089      	movs	r0, #137	@ 0x89
 800097a:	4681      	mov	r9, r0
 800097c:	e039      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800097e <??ZbZclAttrDefaultWrite_15>:
 800097e:	7820      	ldrb	r0, [r4, #0]
 8000980:	0001      	movs	r1, r0
 8000982:	b2c9      	uxtb	r1, r1
 8000984:	29ff      	cmp	r1, #255	@ 0xff
 8000986:	d105      	bne.n	8000994 <??ZbZclAttrDefaultWrite_16>
 8000988:	21ff      	movs	r1, #255	@ 0xff
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	7011      	strb	r1, [r2, #0]
 800098e:	2100      	movs	r1, #0
 8000990:	000d      	movs	r5, r1
 8000992:	e02e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000994 <??ZbZclAttrDefaultWrite_16>:
 8000994:	0001      	movs	r1, r0
 8000996:	b2c9      	uxtb	r1, r1
 8000998:	1c49      	adds	r1, r1, #1
 800099a:	000d      	movs	r5, r1
 800099c:	6939      	ldr	r1, [r7, #16]
 800099e:	42a9      	cmp	r1, r5
 80009a0:	d202      	bcs.n	80009a8 <??ZbZclAttrDefaultWrite_17>
 80009a2:	2189      	movs	r1, #137	@ 0x89
 80009a4:	4689      	mov	r9, r1
 80009a6:	e024      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009a8 <??ZbZclAttrDefaultWrite_17>:
 80009a8:	e023      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009aa <??ZbZclAttrDefaultWrite_11>:
 80009aa:	6938      	ldr	r0, [r7, #16]
 80009ac:	2802      	cmp	r0, #2
 80009ae:	d202      	bcs.n	80009b6 <??ZbZclAttrDefaultWrite_18>
 80009b0:	2089      	movs	r0, #137	@ 0x89
 80009b2:	4681      	mov	r9, r0
 80009b4:	e01d      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009b6 <??ZbZclAttrDefaultWrite_18>:
 80009b6:	0020      	movs	r0, r4
 80009b8:	f003 fa6a 	bl	8003e90 <pletoh16>
 80009bc:	4682      	mov	sl, r0
 80009be:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80009c2:	4650      	mov	r0, sl
 80009c4:	000a      	movs	r2, r1
 80009c6:	b280      	uxth	r0, r0
 80009c8:	4290      	cmp	r0, r2
 80009ca:	d105      	bne.n	80009d8 <??ZbZclAttrDefaultWrite_19>
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f003 faab 	bl	8003f28 <putle16>
 80009d2:	2000      	movs	r0, #0
 80009d4:	0005      	movs	r5, r0
 80009d6:	e00c      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009d8 <??ZbZclAttrDefaultWrite_19>:
 80009d8:	4650      	mov	r0, sl
 80009da:	b280      	uxth	r0, r0
 80009dc:	1c80      	adds	r0, r0, #2
 80009de:	0005      	movs	r5, r0
 80009e0:	6938      	ldr	r0, [r7, #16]
 80009e2:	42a8      	cmp	r0, r5
 80009e4:	d202      	bcs.n	80009ec <??ZbZclAttrDefaultWrite_20>
 80009e6:	2089      	movs	r0, #137	@ 0x89
 80009e8:	4681      	mov	r9, r0
 80009ea:	e002      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ec <??ZbZclAttrDefaultWrite_20>:
 80009ec:	e001      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ee <??ZbZclAttrDefaultWrite_13>:
 80009ee:	2086      	movs	r0, #134	@ 0x86
 80009f0:	4681      	mov	r9, r0

080009f2 <??ZbZclAttrDefaultWrite_14>:
 80009f2:	4648      	mov	r0, r9
 80009f4:	b2c0      	uxtb	r0, r0
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d10e      	bne.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 80009fa:	4640      	mov	r0, r8
 80009fc:	b280      	uxth	r0, r0
 80009fe:	07c0      	lsls	r0, r0, #31
 8000a00:	d40a      	bmi.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a02:	2d00      	cmp	r5, #0
 8000a04:	d008      	beq.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a06:	9500      	str	r5, [sp, #0]
 8000a08:	46a2      	mov	sl, r4
 8000a0a:	f8d7 b00c 	ldr.w	fp, [r7, #12]
 8000a0e:	9a00      	ldr	r2, [sp, #0]
 8000a10:	4651      	mov	r1, sl
 8000a12:	4658      	mov	r0, fp
 8000a14:	f00f f979 	bl	800fd0a <__aeabi_memcpy>

08000a18 <??ZbZclAttrDefaultWrite_21>:
 8000a18:	4648      	mov	r0, r9
 8000a1a:	b2c0      	uxtb	r0, r0

08000a1c <??ZbZclAttrDefaultWrite_1>:
 8000a1c:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000a20 <ZbZclAttrDefaultValue>:
 8000a20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a24:	0004      	movs	r4, r0
 8000a26:	4688      	mov	r8, r1
 8000a28:	0015      	movs	r5, r2
 8000a2a:	2600      	movs	r6, #0
 8000a2c:	f05f 37ff 	movs.w	r7, #4294967295
 8000a30:	0020      	movs	r0, r4
 8000a32:	b2c0      	uxtb	r0, r0
 8000a34:	2800      	cmp	r0, #0
 8000a36:	f000 80a1 	beq.w	8000b7c <??ZbZclAttrDefaultValue_0>
 8000a3a:	2808      	cmp	r0, #8
 8000a3c:	f000 80e7 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000a40:	2809      	cmp	r0, #9
 8000a42:	f000 80da 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000a46:	280a      	cmp	r0, #10
 8000a48:	f000 80cd 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000a4c:	280b      	cmp	r0, #11
 8000a4e:	f000 80c0 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000a52:	280c      	cmp	r0, #12
 8000a54:	f000 80b3 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000a58:	280d      	cmp	r0, #13
 8000a5a:	f000 80a6 	beq.w	8000baa <??ZbZclAttrDefaultValue_6>
 8000a5e:	280e      	cmp	r0, #14
 8000a60:	f000 8099 	beq.w	8000b96 <??ZbZclAttrDefaultValue_7>
 8000a64:	280f      	cmp	r0, #15
 8000a66:	f000 808c 	beq.w	8000b82 <??ZbZclAttrDefaultValue_8>
 8000a6a:	2810      	cmp	r0, #16
 8000a6c:	f000 80db 	beq.w	8000c26 <??ZbZclAttrDefaultValue_9>
 8000a70:	2818      	cmp	r0, #24
 8000a72:	f000 8126 	beq.w	8000cc2 <??ZbZclAttrDefaultValue_10>
 8000a76:	2819      	cmp	r0, #25
 8000a78:	f000 8119 	beq.w	8000cae <??ZbZclAttrDefaultValue_11>
 8000a7c:	281a      	cmp	r0, #26
 8000a7e:	f000 810c 	beq.w	8000c9a <??ZbZclAttrDefaultValue_12>
 8000a82:	281b      	cmp	r0, #27
 8000a84:	f000 80ff 	beq.w	8000c86 <??ZbZclAttrDefaultValue_13>
 8000a88:	281c      	cmp	r0, #28
 8000a8a:	f000 80f2 	beq.w	8000c72 <??ZbZclAttrDefaultValue_14>
 8000a8e:	281d      	cmp	r0, #29
 8000a90:	f000 80e5 	beq.w	8000c5e <??ZbZclAttrDefaultValue_15>
 8000a94:	281e      	cmp	r0, #30
 8000a96:	f000 80d8 	beq.w	8000c4a <??ZbZclAttrDefaultValue_16>
 8000a9a:	281f      	cmp	r0, #31
 8000a9c:	f000 80cb 	beq.w	8000c36 <??ZbZclAttrDefaultValue_17>
 8000aa0:	2820      	cmp	r0, #32
 8000aa2:	f000 80b4 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000aa6:	2821      	cmp	r0, #33	@ 0x21
 8000aa8:	f000 80a7 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000aac:	2822      	cmp	r0, #34	@ 0x22
 8000aae:	f000 809a 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000ab2:	2823      	cmp	r0, #35	@ 0x23
 8000ab4:	f000 808d 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000ab8:	2824      	cmp	r0, #36	@ 0x24
 8000aba:	f000 8080 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000abe:	2825      	cmp	r0, #37	@ 0x25
 8000ac0:	d073      	beq.n	8000baa <??ZbZclAttrDefaultValue_6>
 8000ac2:	2826      	cmp	r0, #38	@ 0x26
 8000ac4:	d067      	beq.n	8000b96 <??ZbZclAttrDefaultValue_7>
 8000ac6:	2827      	cmp	r0, #39	@ 0x27
 8000ac8:	d05b      	beq.n	8000b82 <??ZbZclAttrDefaultValue_8>
 8000aca:	2828      	cmp	r0, #40	@ 0x28
 8000acc:	f000 814b 	beq.w	8000d66 <??ZbZclAttrDefaultValue_18>
 8000ad0:	2829      	cmp	r0, #41	@ 0x29
 8000ad2:	f000 813e 	beq.w	8000d52 <??ZbZclAttrDefaultValue_19>
 8000ad6:	282a      	cmp	r0, #42	@ 0x2a
 8000ad8:	f000 8131 	beq.w	8000d3e <??ZbZclAttrDefaultValue_20>
 8000adc:	282b      	cmp	r0, #43	@ 0x2b
 8000ade:	f000 8124 	beq.w	8000d2a <??ZbZclAttrDefaultValue_21>
 8000ae2:	282c      	cmp	r0, #44	@ 0x2c
 8000ae4:	f000 8117 	beq.w	8000d16 <??ZbZclAttrDefaultValue_22>
 8000ae8:	282d      	cmp	r0, #45	@ 0x2d
 8000aea:	f000 810a 	beq.w	8000d02 <??ZbZclAttrDefaultValue_23>
 8000aee:	282e      	cmp	r0, #46	@ 0x2e
 8000af0:	f000 80fd 	beq.w	8000cee <??ZbZclAttrDefaultValue_24>
 8000af4:	282f      	cmp	r0, #47	@ 0x2f
 8000af6:	f000 80f0 	beq.w	8000cda <??ZbZclAttrDefaultValue_25>
 8000afa:	2830      	cmp	r0, #48	@ 0x30
 8000afc:	f000 8087 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000b00:	2831      	cmp	r0, #49	@ 0x31
 8000b02:	d07a      	beq.n	8000bfa <??ZbZclAttrDefaultValue_2>
 8000b04:	2838      	cmp	r0, #56	@ 0x38
 8000b06:	f000 813a 	beq.w	8000d7e <??ZbZclAttrDefaultValue_26>
 8000b0a:	2839      	cmp	r0, #57	@ 0x39
 8000b0c:	f000 8142 	beq.w	8000d94 <??ZbZclAttrDefaultValue_27>
 8000b10:	283a      	cmp	r0, #58	@ 0x3a
 8000b12:	f000 8149 	beq.w	8000da8 <??ZbZclAttrDefaultValue_28>
 8000b16:	2841      	cmp	r0, #65	@ 0x41
 8000b18:	f000 8152 	beq.w	8000dc0 <??ZbZclAttrDefaultValue_29>
 8000b1c:	2842      	cmp	r0, #66	@ 0x42
 8000b1e:	f000 8159 	beq.w	8000dd4 <??ZbZclAttrDefaultValue_30>
 8000b22:	2843      	cmp	r0, #67	@ 0x43
 8000b24:	f000 8160 	beq.w	8000de8 <??ZbZclAttrDefaultValue_31>
 8000b28:	2844      	cmp	r0, #68	@ 0x44
 8000b2a:	f000 8168 	beq.w	8000dfe <??ZbZclAttrDefaultValue_32>
 8000b2e:	2848      	cmp	r0, #72	@ 0x48
 8000b30:	f000 818b 	beq.w	8000e4a <??ZbZclAttrDefaultValue_33>
 8000b34:	284c      	cmp	r0, #76	@ 0x4c
 8000b36:	f000 8192 	beq.w	8000e5e <??ZbZclAttrDefaultValue_34>
 8000b3a:	2850      	cmp	r0, #80	@ 0x50
 8000b3c:	f000 8199 	beq.w	8000e72 <??ZbZclAttrDefaultValue_35>
 8000b40:	2851      	cmp	r0, #81	@ 0x51
 8000b42:	f000 81a0 	beq.w	8000e86 <??ZbZclAttrDefaultValue_36>
 8000b46:	28e0      	cmp	r0, #224	@ 0xe0
 8000b48:	f000 81a7 	beq.w	8000e9a <??ZbZclAttrDefaultValue_37>
 8000b4c:	28e1      	cmp	r0, #225	@ 0xe1
 8000b4e:	f000 81ae 	beq.w	8000eae <??ZbZclAttrDefaultValue_38>
 8000b52:	28e2      	cmp	r0, #226	@ 0xe2
 8000b54:	f000 81b5 	beq.w	8000ec2 <??ZbZclAttrDefaultValue_39>
 8000b58:	28e8      	cmp	r0, #232	@ 0xe8
 8000b5a:	f000 81bc 	beq.w	8000ed6 <??ZbZclAttrDefaultValue_40>
 8000b5e:	28e9      	cmp	r0, #233	@ 0xe9
 8000b60:	f000 81c3 	beq.w	8000eea <??ZbZclAttrDefaultValue_41>
 8000b64:	28ea      	cmp	r0, #234	@ 0xea
 8000b66:	f000 81ca 	beq.w	8000efe <??ZbZclAttrDefaultValue_42>
 8000b6a:	28f0      	cmp	r0, #240	@ 0xf0
 8000b6c:	f000 8152 	beq.w	8000e14 <??ZbZclAttrDefaultValue_43>
 8000b70:	28f1      	cmp	r0, #241	@ 0xf1
 8000b72:	f000 815b 	beq.w	8000e2c <??ZbZclAttrDefaultValue_44>
 8000b76:	28ff      	cmp	r0, #255	@ 0xff
 8000b78:	f040 81cb 	bne.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b7c <??ZbZclAttrDefaultValue_0>:
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	0007      	movs	r7, r0
 8000b80:	e1c7      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000b82 <??ZbZclAttrDefaultValue_8>:
 8000b82:	1c70      	adds	r0, r6, #1
 8000b84:	4285      	cmp	r5, r0
 8000b86:	f0c0 81c4 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b8a <??ZbZclAttrDefaultValue_47>:
 8000b8a:	20ff      	movs	r0, #255	@ 0xff
 8000b8c:	f888 0000 	strb.w	r0, [r8]
 8000b90:	f118 0801 	adds.w	r8, r8, #1
 8000b94:	1c76      	adds	r6, r6, #1

08000b96 <??ZbZclAttrDefaultValue_7>:
 8000b96:	1c70      	adds	r0, r6, #1
 8000b98:	4285      	cmp	r5, r0
 8000b9a:	f0c0 81ba 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b9e <??ZbZclAttrDefaultValue_48>:
 8000b9e:	20ff      	movs	r0, #255	@ 0xff
 8000ba0:	f888 0000 	strb.w	r0, [r8]
 8000ba4:	f118 0801 	adds.w	r8, r8, #1
 8000ba8:	1c76      	adds	r6, r6, #1

08000baa <??ZbZclAttrDefaultValue_6>:
 8000baa:	1c70      	adds	r0, r6, #1
 8000bac:	4285      	cmp	r5, r0
 8000bae:	f0c0 81b0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bb2 <??ZbZclAttrDefaultValue_49>:
 8000bb2:	20ff      	movs	r0, #255	@ 0xff
 8000bb4:	f888 0000 	strb.w	r0, [r8]
 8000bb8:	f118 0801 	adds.w	r8, r8, #1
 8000bbc:	1c76      	adds	r6, r6, #1

08000bbe <??ZbZclAttrDefaultValue_5>:
 8000bbe:	1c70      	adds	r0, r6, #1
 8000bc0:	4285      	cmp	r5, r0
 8000bc2:	f0c0 81a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bc6 <??ZbZclAttrDefaultValue_50>:
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	f888 0000 	strb.w	r0, [r8]
 8000bcc:	f118 0801 	adds.w	r8, r8, #1
 8000bd0:	1c76      	adds	r6, r6, #1

08000bd2 <??ZbZclAttrDefaultValue_4>:
 8000bd2:	1c70      	adds	r0, r6, #1
 8000bd4:	4285      	cmp	r5, r0
 8000bd6:	f0c0 819c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bda <??ZbZclAttrDefaultValue_51>:
 8000bda:	20ff      	movs	r0, #255	@ 0xff
 8000bdc:	f888 0000 	strb.w	r0, [r8]
 8000be0:	f118 0801 	adds.w	r8, r8, #1
 8000be4:	1c76      	adds	r6, r6, #1

08000be6 <??ZbZclAttrDefaultValue_3>:
 8000be6:	1c70      	adds	r0, r6, #1
 8000be8:	4285      	cmp	r5, r0
 8000bea:	f0c0 8192 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bee <??ZbZclAttrDefaultValue_52>:
 8000bee:	20ff      	movs	r0, #255	@ 0xff
 8000bf0:	f888 0000 	strb.w	r0, [r8]
 8000bf4:	f118 0801 	adds.w	r8, r8, #1
 8000bf8:	1c76      	adds	r6, r6, #1

08000bfa <??ZbZclAttrDefaultValue_2>:
 8000bfa:	1c70      	adds	r0, r6, #1
 8000bfc:	4285      	cmp	r5, r0
 8000bfe:	f0c0 8188 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c02 <??ZbZclAttrDefaultValue_53>:
 8000c02:	20ff      	movs	r0, #255	@ 0xff
 8000c04:	f888 0000 	strb.w	r0, [r8]
 8000c08:	f118 0801 	adds.w	r8, r8, #1
 8000c0c:	1c76      	adds	r6, r6, #1

08000c0e <??ZbZclAttrDefaultValue_1>:
 8000c0e:	1c70      	adds	r0, r6, #1
 8000c10:	4285      	cmp	r5, r0
 8000c12:	f0c0 817e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c16 <??ZbZclAttrDefaultValue_54>:
 8000c16:	20ff      	movs	r0, #255	@ 0xff
 8000c18:	f888 0000 	strb.w	r0, [r8]
 8000c1c:	f118 0801 	adds.w	r8, r8, #1
 8000c20:	1c76      	adds	r6, r6, #1
 8000c22:	0037      	movs	r7, r6
 8000c24:	e175      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c26 <??ZbZclAttrDefaultValue_9>:
 8000c26:	2000      	movs	r0, #0
 8000c28:	f888 0000 	strb.w	r0, [r8]
 8000c2c:	f118 0801 	adds.w	r8, r8, #1
 8000c30:	2001      	movs	r0, #1
 8000c32:	0007      	movs	r7, r0
 8000c34:	e16d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c36 <??ZbZclAttrDefaultValue_17>:
 8000c36:	1c70      	adds	r0, r6, #1
 8000c38:	4285      	cmp	r5, r0
 8000c3a:	f0c0 816a 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c3e <??ZbZclAttrDefaultValue_55>:
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f888 0000 	strb.w	r0, [r8]
 8000c44:	f118 0801 	adds.w	r8, r8, #1
 8000c48:	1c76      	adds	r6, r6, #1

08000c4a <??ZbZclAttrDefaultValue_16>:
 8000c4a:	1c70      	adds	r0, r6, #1
 8000c4c:	4285      	cmp	r5, r0
 8000c4e:	f0c0 8160 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c52 <??ZbZclAttrDefaultValue_56>:
 8000c52:	2000      	movs	r0, #0
 8000c54:	f888 0000 	strb.w	r0, [r8]
 8000c58:	f118 0801 	adds.w	r8, r8, #1
 8000c5c:	1c76      	adds	r6, r6, #1

08000c5e <??ZbZclAttrDefaultValue_15>:
 8000c5e:	1c70      	adds	r0, r6, #1
 8000c60:	4285      	cmp	r5, r0
 8000c62:	f0c0 8156 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c66 <??ZbZclAttrDefaultValue_57>:
 8000c66:	2000      	movs	r0, #0
 8000c68:	f888 0000 	strb.w	r0, [r8]
 8000c6c:	f118 0801 	adds.w	r8, r8, #1
 8000c70:	1c76      	adds	r6, r6, #1

08000c72 <??ZbZclAttrDefaultValue_14>:
 8000c72:	1c70      	adds	r0, r6, #1
 8000c74:	4285      	cmp	r5, r0
 8000c76:	f0c0 814c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c7a <??ZbZclAttrDefaultValue_58>:
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f888 0000 	strb.w	r0, [r8]
 8000c80:	f118 0801 	adds.w	r8, r8, #1
 8000c84:	1c76      	adds	r6, r6, #1

08000c86 <??ZbZclAttrDefaultValue_13>:
 8000c86:	1c70      	adds	r0, r6, #1
 8000c88:	4285      	cmp	r5, r0
 8000c8a:	f0c0 8142 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c8e <??ZbZclAttrDefaultValue_59>:
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f888 0000 	strb.w	r0, [r8]
 8000c94:	f118 0801 	adds.w	r8, r8, #1
 8000c98:	1c76      	adds	r6, r6, #1

08000c9a <??ZbZclAttrDefaultValue_12>:
 8000c9a:	1c70      	adds	r0, r6, #1
 8000c9c:	4285      	cmp	r5, r0
 8000c9e:	f0c0 8138 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ca2 <??ZbZclAttrDefaultValue_60>:
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f888 0000 	strb.w	r0, [r8]
 8000ca8:	f118 0801 	adds.w	r8, r8, #1
 8000cac:	1c76      	adds	r6, r6, #1

08000cae <??ZbZclAttrDefaultValue_11>:
 8000cae:	1c70      	adds	r0, r6, #1
 8000cb0:	4285      	cmp	r5, r0
 8000cb2:	f0c0 812e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cb6 <??ZbZclAttrDefaultValue_61>:
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f888 0000 	strb.w	r0, [r8]
 8000cbc:	f118 0801 	adds.w	r8, r8, #1
 8000cc0:	1c76      	adds	r6, r6, #1

08000cc2 <??ZbZclAttrDefaultValue_10>:
 8000cc2:	1c70      	adds	r0, r6, #1
 8000cc4:	4285      	cmp	r5, r0
 8000cc6:	f0c0 8124 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cca <??ZbZclAttrDefaultValue_62>:
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f888 0000 	strb.w	r0, [r8]
 8000cd0:	f118 0801 	adds.w	r8, r8, #1
 8000cd4:	1c76      	adds	r6, r6, #1
 8000cd6:	0037      	movs	r7, r6
 8000cd8:	e11b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000cda <??ZbZclAttrDefaultValue_25>:
 8000cda:	1c70      	adds	r0, r6, #1
 8000cdc:	4285      	cmp	r5, r0
 8000cde:	f0c0 8118 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ce2 <??ZbZclAttrDefaultValue_63>:
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f888 0000 	strb.w	r0, [r8]
 8000ce8:	f118 0801 	adds.w	r8, r8, #1
 8000cec:	1c76      	adds	r6, r6, #1

08000cee <??ZbZclAttrDefaultValue_24>:
 8000cee:	1c70      	adds	r0, r6, #1
 8000cf0:	4285      	cmp	r5, r0
 8000cf2:	f0c0 810e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cf6 <??ZbZclAttrDefaultValue_64>:
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f888 0000 	strb.w	r0, [r8]
 8000cfc:	f118 0801 	adds.w	r8, r8, #1
 8000d00:	1c76      	adds	r6, r6, #1

08000d02 <??ZbZclAttrDefaultValue_23>:
 8000d02:	1c70      	adds	r0, r6, #1
 8000d04:	4285      	cmp	r5, r0
 8000d06:	f0c0 8104 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d0a <??ZbZclAttrDefaultValue_65>:
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f888 0000 	strb.w	r0, [r8]
 8000d10:	f118 0801 	adds.w	r8, r8, #1
 8000d14:	1c76      	adds	r6, r6, #1

08000d16 <??ZbZclAttrDefaultValue_22>:
 8000d16:	1c70      	adds	r0, r6, #1
 8000d18:	4285      	cmp	r5, r0
 8000d1a:	f0c0 80fa 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d1e <??ZbZclAttrDefaultValue_66>:
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f888 0000 	strb.w	r0, [r8]
 8000d24:	f118 0801 	adds.w	r8, r8, #1
 8000d28:	1c76      	adds	r6, r6, #1

08000d2a <??ZbZclAttrDefaultValue_21>:
 8000d2a:	1c70      	adds	r0, r6, #1
 8000d2c:	4285      	cmp	r5, r0
 8000d2e:	f0c0 80f0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d32 <??ZbZclAttrDefaultValue_67>:
 8000d32:	2000      	movs	r0, #0
 8000d34:	f888 0000 	strb.w	r0, [r8]
 8000d38:	f118 0801 	adds.w	r8, r8, #1
 8000d3c:	1c76      	adds	r6, r6, #1

08000d3e <??ZbZclAttrDefaultValue_20>:
 8000d3e:	1c70      	adds	r0, r6, #1
 8000d40:	4285      	cmp	r5, r0
 8000d42:	f0c0 80e6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d46 <??ZbZclAttrDefaultValue_68>:
 8000d46:	2000      	movs	r0, #0
 8000d48:	f888 0000 	strb.w	r0, [r8]
 8000d4c:	f118 0801 	adds.w	r8, r8, #1
 8000d50:	1c76      	adds	r6, r6, #1

08000d52 <??ZbZclAttrDefaultValue_19>:
 8000d52:	1c70      	adds	r0, r6, #1
 8000d54:	4285      	cmp	r5, r0
 8000d56:	f0c0 80dc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d5a <??ZbZclAttrDefaultValue_69>:
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f888 0000 	strb.w	r0, [r8]
 8000d60:	f118 0801 	adds.w	r8, r8, #1
 8000d64:	1c76      	adds	r6, r6, #1

08000d66 <??ZbZclAttrDefaultValue_18>:
 8000d66:	1c70      	adds	r0, r6, #1
 8000d68:	4285      	cmp	r5, r0
 8000d6a:	f0c0 80d2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d6e <??ZbZclAttrDefaultValue_70>:
 8000d6e:	2080      	movs	r0, #128	@ 0x80
 8000d70:	f888 0000 	strb.w	r0, [r8]
 8000d74:	f118 0801 	adds.w	r8, r8, #1
 8000d78:	1c76      	adds	r6, r6, #1
 8000d7a:	0037      	movs	r7, r6
 8000d7c:	e0c9      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d7e <??ZbZclAttrDefaultValue_26>:
 8000d7e:	2d02      	cmp	r5, #2
 8000d80:	f0c0 80c7 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d84 <??ZbZclAttrDefaultValue_71>:
 8000d84:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8000d88:	4640      	mov	r0, r8
 8000d8a:	f003 f8cd 	bl	8003f28 <putle16>
 8000d8e:	2002      	movs	r0, #2
 8000d90:	0007      	movs	r7, r0
 8000d92:	e0be      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d94 <??ZbZclAttrDefaultValue_27>:
 8000d94:	2d04      	cmp	r5, #4
 8000d96:	f0c0 80bc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d9a <??ZbZclAttrDefaultValue_72>:
 8000d9a:	495f      	ldr	r1, [pc, #380]	@ (8000f18 <??DataTable1>)
 8000d9c:	4640      	mov	r0, r8
 8000d9e:	f003 f8d5 	bl	8003f4c <putle32>
 8000da2:	2004      	movs	r0, #4
 8000da4:	0007      	movs	r7, r0
 8000da6:	e0b4      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000da8 <??ZbZclAttrDefaultValue_28>:
 8000da8:	2d08      	cmp	r5, #8
 8000daa:	f0c0 80b2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dae <??ZbZclAttrDefaultValue_73>:
 8000dae:	f07f 0201 	mvns.w	r2, #1
 8000db2:	4b5a      	ldr	r3, [pc, #360]	@ (8000f1c <??DataTable1_1>)
 8000db4:	4640      	mov	r0, r8
 8000db6:	f003 f8fc 	bl	8003fb2 <putle64>
 8000dba:	2008      	movs	r0, #8
 8000dbc:	0007      	movs	r7, r0
 8000dbe:	e0a8      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc0 <??ZbZclAttrDefaultValue_29>:
 8000dc0:	2d02      	cmp	r5, #2
 8000dc2:	f0c0 80a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc6 <??ZbZclAttrDefaultValue_74>:
 8000dc6:	21ff      	movs	r1, #255	@ 0xff
 8000dc8:	4640      	mov	r0, r8
 8000dca:	f003 f8ad 	bl	8003f28 <putle16>
 8000dce:	2002      	movs	r0, #2
 8000dd0:	0007      	movs	r7, r0
 8000dd2:	e09e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dd4 <??ZbZclAttrDefaultValue_30>:
 8000dd4:	2d02      	cmp	r5, #2
 8000dd6:	f0c0 809c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dda <??ZbZclAttrDefaultValue_75>:
 8000dda:	21ff      	movs	r1, #255	@ 0xff
 8000ddc:	4640      	mov	r0, r8
 8000dde:	f003 f8a3 	bl	8003f28 <putle16>
 8000de2:	2002      	movs	r0, #2
 8000de4:	0007      	movs	r7, r0
 8000de6:	e094      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000de8 <??ZbZclAttrDefaultValue_31>:
 8000de8:	2d04      	cmp	r5, #4
 8000dea:	f0c0 8092 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dee <??ZbZclAttrDefaultValue_76>:
 8000dee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000df2:	4640      	mov	r0, r8
 8000df4:	f003 f8aa 	bl	8003f4c <putle32>
 8000df8:	2004      	movs	r0, #4
 8000dfa:	0007      	movs	r7, r0
 8000dfc:	e089      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dfe <??ZbZclAttrDefaultValue_32>:
 8000dfe:	2d04      	cmp	r5, #4
 8000e00:	f0c0 8087 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000e04 <??ZbZclAttrDefaultValue_77>:
 8000e04:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e08:	4640      	mov	r0, r8
 8000e0a:	f003 f89f 	bl	8003f4c <putle32>
 8000e0e:	2004      	movs	r0, #4
 8000e10:	0007      	movs	r7, r0
 8000e12:	e07e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e14 <??ZbZclAttrDefaultValue_43>:
 8000e14:	2d08      	cmp	r5, #8
 8000e16:	d37c      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e18 <??ZbZclAttrDefaultValue_78>:
 8000e18:	f05f 32ff 	movs.w	r2, #4294967295
 8000e1c:	f05f 33ff 	movs.w	r3, #4294967295
 8000e20:	4640      	mov	r0, r8
 8000e22:	f003 f8c6 	bl	8003fb2 <putle64>
 8000e26:	2008      	movs	r0, #8
 8000e28:	0007      	movs	r7, r0
 8000e2a:	e072      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e2c <??ZbZclAttrDefaultValue_44>:
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d370      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e30 <??ZbZclAttrDefaultValue_79>:
 8000e30:	f05f 0910 	movs.w	r9, #16
 8000e34:	f05f 0a00 	movs.w	sl, #0
 8000e38:	46c3      	mov	fp, r8
 8000e3a:	4652      	mov	r2, sl
 8000e3c:	4649      	mov	r1, r9
 8000e3e:	4658      	mov	r0, fp
 8000e40:	f003 fd37 	bl	80048b2 <__aeabi_memset>
 8000e44:	2010      	movs	r0, #16
 8000e46:	0007      	movs	r7, r0
 8000e48:	e063      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4a <??ZbZclAttrDefaultValue_33>:
 8000e4a:	2d02      	cmp	r5, #2
 8000e4c:	d361      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4e <??ZbZclAttrDefaultValue_80>:
 8000e4e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e52:	4640      	mov	r0, r8
 8000e54:	f003 f868 	bl	8003f28 <putle16>
 8000e58:	2002      	movs	r0, #2
 8000e5a:	0007      	movs	r7, r0
 8000e5c:	e059      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e5e <??ZbZclAttrDefaultValue_34>:
 8000e5e:	2d02      	cmp	r5, #2
 8000e60:	d357      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e62 <??ZbZclAttrDefaultValue_81>:
 8000e62:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e66:	4640      	mov	r0, r8
 8000e68:	f003 f85e 	bl	8003f28 <putle16>
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	0007      	movs	r7, r0
 8000e70:	e04f      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e72 <??ZbZclAttrDefaultValue_35>:
 8000e72:	2d02      	cmp	r5, #2
 8000e74:	d34d      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e76 <??ZbZclAttrDefaultValue_82>:
 8000e76:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e7a:	4640      	mov	r0, r8
 8000e7c:	f003 f854 	bl	8003f28 <putle16>
 8000e80:	2002      	movs	r0, #2
 8000e82:	0007      	movs	r7, r0
 8000e84:	e045      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e86 <??ZbZclAttrDefaultValue_36>:
 8000e86:	2d02      	cmp	r5, #2
 8000e88:	d343      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e8a <??ZbZclAttrDefaultValue_83>:
 8000e8a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e8e:	4640      	mov	r0, r8
 8000e90:	f003 f84a 	bl	8003f28 <putle16>
 8000e94:	2002      	movs	r0, #2
 8000e96:	0007      	movs	r7, r0
 8000e98:	e03b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9a <??ZbZclAttrDefaultValue_37>:
 8000e9a:	2d04      	cmp	r5, #4
 8000e9c:	d339      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9e <??ZbZclAttrDefaultValue_84>:
 8000e9e:	f05f 31ff 	movs.w	r1, #4294967295
 8000ea2:	4640      	mov	r0, r8
 8000ea4:	f003 f852 	bl	8003f4c <putle32>
 8000ea8:	2004      	movs	r0, #4
 8000eaa:	0007      	movs	r7, r0
 8000eac:	e031      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eae <??ZbZclAttrDefaultValue_38>:
 8000eae:	2d04      	cmp	r5, #4
 8000eb0:	d32f      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eb2 <??ZbZclAttrDefaultValue_85>:
 8000eb2:	f05f 31ff 	movs.w	r1, #4294967295
 8000eb6:	4640      	mov	r0, r8
 8000eb8:	f003 f848 	bl	8003f4c <putle32>
 8000ebc:	2004      	movs	r0, #4
 8000ebe:	0007      	movs	r7, r0
 8000ec0:	e027      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec2 <??ZbZclAttrDefaultValue_39>:
 8000ec2:	2d04      	cmp	r5, #4
 8000ec4:	d325      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec6 <??ZbZclAttrDefaultValue_86>:
 8000ec6:	f05f 31ff 	movs.w	r1, #4294967295
 8000eca:	4640      	mov	r0, r8
 8000ecc:	f003 f83e 	bl	8003f4c <putle32>
 8000ed0:	2004      	movs	r0, #4
 8000ed2:	0007      	movs	r7, r0
 8000ed4:	e01d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ed6 <??ZbZclAttrDefaultValue_40>:
 8000ed6:	2d02      	cmp	r5, #2
 8000ed8:	d31b      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eda <??ZbZclAttrDefaultValue_87>:
 8000eda:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ede:	4640      	mov	r0, r8
 8000ee0:	f003 f822 	bl	8003f28 <putle16>
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	0007      	movs	r7, r0
 8000ee8:	e013      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eea <??ZbZclAttrDefaultValue_41>:
 8000eea:	2d02      	cmp	r5, #2
 8000eec:	d311      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eee <??ZbZclAttrDefaultValue_88>:
 8000eee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	f003 f818 	bl	8003f28 <putle16>
 8000ef8:	2002      	movs	r0, #2
 8000efa:	0007      	movs	r7, r0
 8000efc:	e009      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000efe <??ZbZclAttrDefaultValue_42>:
 8000efe:	2d04      	cmp	r5, #4
 8000f00:	d307      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f02 <??ZbZclAttrDefaultValue_89>:
 8000f02:	f05f 31ff 	movs.w	r1, #4294967295
 8000f06:	4640      	mov	r0, r8
 8000f08:	f003 f820 	bl	8003f4c <putle32>
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	0007      	movs	r7, r0
 8000f10:	e7ff      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f12 <??ZbZclAttrDefaultValue_45>:
 8000f12:	0038      	movs	r0, r7
 8000f14:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000f18 <??DataTable1>:
 8000f18:	fffe 00ff                                   ....

08000f1c <??DataTable1_1>:
 8000f1c:	ffff 001f                                   ....

08000f20 <ZbZclAttrTypeLength>:
 8000f20:	0001      	movs	r1, r0
 8000f22:	0008      	movs	r0, r1
 8000f24:	b2c0      	uxtb	r0, r0
 8000f26:	2800      	cmp	r0, #0
 8000f28:	f000 8081 	beq.w	800102e <??ZbZclAttrTypeLength_0>
 8000f2c:	2808      	cmp	r0, #8
 8000f2e:	d06c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f30:	2809      	cmp	r0, #9
 8000f32:	d06c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f34:	280a      	cmp	r0, #10
 8000f36:	d06c      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f38:	280b      	cmp	r0, #11
 8000f3a:	d06c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f3c:	280c      	cmp	r0, #12
 8000f3e:	d06c      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f40:	280d      	cmp	r0, #13
 8000f42:	d06c      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f44:	280e      	cmp	r0, #14
 8000f46:	d06c      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f48:	280f      	cmp	r0, #15
 8000f4a:	d06c      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f4c:	2810      	cmp	r0, #16
 8000f4e:	d05c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f50:	2818      	cmp	r0, #24
 8000f52:	d05a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f54:	2819      	cmp	r0, #25
 8000f56:	d05a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f58:	281a      	cmp	r0, #26
 8000f5a:	d05a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f5c:	281b      	cmp	r0, #27
 8000f5e:	d05a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f60:	281c      	cmp	r0, #28
 8000f62:	d05a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f64:	281d      	cmp	r0, #29
 8000f66:	d05a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f68:	281e      	cmp	r0, #30
 8000f6a:	d05a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f6c:	281f      	cmp	r0, #31
 8000f6e:	d05a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f70:	2820      	cmp	r0, #32
 8000f72:	d04a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f74:	2821      	cmp	r0, #33	@ 0x21
 8000f76:	d04a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f78:	2822      	cmp	r0, #34	@ 0x22
 8000f7a:	d04a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f7c:	2823      	cmp	r0, #35	@ 0x23
 8000f7e:	d04a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f80:	2824      	cmp	r0, #36	@ 0x24
 8000f82:	d04a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f84:	2825      	cmp	r0, #37	@ 0x25
 8000f86:	d04a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f88:	2826      	cmp	r0, #38	@ 0x26
 8000f8a:	d04a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f8c:	2827      	cmp	r0, #39	@ 0x27
 8000f8e:	d04a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f90:	2828      	cmp	r0, #40	@ 0x28
 8000f92:	d03a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f94:	2829      	cmp	r0, #41	@ 0x29
 8000f96:	d03a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f98:	282a      	cmp	r0, #42	@ 0x2a
 8000f9a:	d03a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f9c:	282b      	cmp	r0, #43	@ 0x2b
 8000f9e:	d03a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fa0:	282c      	cmp	r0, #44	@ 0x2c
 8000fa2:	d03a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000fa4:	282d      	cmp	r0, #45	@ 0x2d
 8000fa6:	d03a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000fa8:	282e      	cmp	r0, #46	@ 0x2e
 8000faa:	d03a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000fac:	282f      	cmp	r0, #47	@ 0x2f
 8000fae:	d03a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fb0:	2830      	cmp	r0, #48	@ 0x30
 8000fb2:	d02a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000fb4:	2831      	cmp	r0, #49	@ 0x31
 8000fb6:	d02a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fb8:	2838      	cmp	r0, #56	@ 0x38
 8000fba:	d028      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fbc:	2839      	cmp	r0, #57	@ 0x39
 8000fbe:	d02a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fc0:	283a      	cmp	r0, #58	@ 0x3a
 8000fc2:	d030      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fc4:	2841      	cmp	r0, #65	@ 0x41
 8000fc6:	d032      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fc8:	2842      	cmp	r0, #66	@ 0x42
 8000fca:	d030      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fcc:	2843      	cmp	r0, #67	@ 0x43
 8000fce:	d02e      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd0:	2844      	cmp	r0, #68	@ 0x44
 8000fd2:	d02c      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd4:	2848      	cmp	r0, #72	@ 0x48
 8000fd6:	d02a      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd8:	284c      	cmp	r0, #76	@ 0x4c
 8000fda:	d028      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fdc:	2850      	cmp	r0, #80	@ 0x50
 8000fde:	d026      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe0:	2851      	cmp	r0, #81	@ 0x51
 8000fe2:	d024      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe4:	28e0      	cmp	r0, #224	@ 0xe0
 8000fe6:	d016      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fe8:	28e1      	cmp	r0, #225	@ 0xe1
 8000fea:	d014      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fec:	28e2      	cmp	r0, #226	@ 0xe2
 8000fee:	d012      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ff0:	28e8      	cmp	r0, #232	@ 0xe8
 8000ff2:	d00c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff4:	28e9      	cmp	r0, #233	@ 0xe9
 8000ff6:	d00a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff8:	28ea      	cmp	r0, #234	@ 0xea
 8000ffa:	d00c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ffc:	28f0      	cmp	r0, #240	@ 0xf0
 8000ffe:	d012      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8001000:	28f1      	cmp	r0, #241	@ 0xf1
 8001002:	d012      	beq.n	800102a <??ZbZclAttrTypeLength_9>
 8001004:	28ff      	cmp	r0, #255	@ 0xff
 8001006:	d012      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8001008:	e013      	b.n	8001032 <??ZbZclAttrTypeLength_10>

0800100a <??ZbZclAttrTypeLength_1>:
 800100a:	2001      	movs	r0, #1
 800100c:	e012      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800100e <??ZbZclAttrTypeLength_2>:
 800100e:	2002      	movs	r0, #2
 8001010:	e010      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001012 <??ZbZclAttrTypeLength_3>:
 8001012:	2003      	movs	r0, #3
 8001014:	e00e      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001016 <??ZbZclAttrTypeLength_4>:
 8001016:	2004      	movs	r0, #4
 8001018:	e00c      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101a <??ZbZclAttrTypeLength_5>:
 800101a:	2005      	movs	r0, #5
 800101c:	e00a      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101e <??ZbZclAttrTypeLength_6>:
 800101e:	2006      	movs	r0, #6
 8001020:	e008      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001022 <??ZbZclAttrTypeLength_7>:
 8001022:	2007      	movs	r0, #7
 8001024:	e006      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001026 <??ZbZclAttrTypeLength_8>:
 8001026:	2008      	movs	r0, #8
 8001028:	e004      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102a <??ZbZclAttrTypeLength_9>:
 800102a:	2010      	movs	r0, #16
 800102c:	e002      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102e <??ZbZclAttrTypeLength_0>:
 800102e:	2000      	movs	r0, #0
 8001030:	e000      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001032 <??ZbZclAttrTypeLength_10>:
 8001032:	2000      	movs	r0, #0

08001034 <??ZbZclAttrTypeLength_11>:
 8001034:	4770      	bx	lr

08001036 <ZbZclAttrParseLength>:
 8001036:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800103a:	0006      	movs	r6, r0
 800103c:	000c      	movs	r4, r1
 800103e:	0015      	movs	r5, r2
 8001040:	001f      	movs	r7, r3
 8001042:	0038      	movs	r0, r7
 8001044:	b2c0      	uxtb	r0, r0
 8001046:	280f      	cmp	r0, #15
 8001048:	d302      	bcc.n	8001050 <??ZbZclAttrParseLength_0>
 800104a:	f05f 30ff 	movs.w	r0, #4294967295
 800104e:	e0a1      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001050 <??ZbZclAttrParseLength_0>:
 8001050:	0030      	movs	r0, r6
 8001052:	b2c0      	uxtb	r0, r0
 8001054:	f7ff ff64 	bl	8000f20 <ZbZclAttrTypeLength>
 8001058:	0001      	movs	r1, r0
 800105a:	2901      	cmp	r1, #1
 800105c:	db06      	blt.n	800106c <??ZbZclAttrParseLength_2>
 800105e:	428d      	cmp	r5, r1
 8001060:	d202      	bcs.n	8001068 <??ZbZclAttrParseLength_3>
 8001062:	f05f 30ff 	movs.w	r0, #4294967295
 8001066:	e095      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001068 <??ZbZclAttrParseLength_3>:
 8001068:	0008      	movs	r0, r1
 800106a:	e093      	b.n	8001194 <??ZbZclAttrParseLength_1>

0800106c <??ZbZclAttrParseLength_2>:
 800106c:	2c00      	cmp	r4, #0
 800106e:	d101      	bne.n	8001074 <??ZbZclAttrParseLength_4>
 8001070:	0028      	movs	r0, r5
 8001072:	e08f      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001074 <??ZbZclAttrParseLength_4>:
 8001074:	f05f 39ff 	movs.w	r9, #4294967295
 8001078:	0030      	movs	r0, r6
 800107a:	b2c0      	uxtb	r0, r0
 800107c:	3841      	subs	r0, #65	@ 0x41
 800107e:	2801      	cmp	r0, #1
 8001080:	d90a      	bls.n	8001098 <??ZbZclAttrParseLength_5>
 8001082:	1e80      	subs	r0, r0, #2
 8001084:	2801      	cmp	r0, #1
 8001086:	d914      	bls.n	80010b2 <??ZbZclAttrParseLength_6>
 8001088:	1f40      	subs	r0, r0, #5
 800108a:	d027      	beq.n	80010dc <??ZbZclAttrParseLength_7>
 800108c:	1f00      	subs	r0, r0, #4
 800108e:	d04b      	beq.n	8001128 <??ZbZclAttrParseLength_8>
 8001090:	1f00      	subs	r0, r0, #4
 8001092:	2801      	cmp	r0, #1
 8001094:	d922      	bls.n	80010dc <??ZbZclAttrParseLength_7>
 8001096:	e074      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001098 <??ZbZclAttrParseLength_5>:
 8001098:	2d00      	cmp	r5, #0
 800109a:	d072      	beq.n	8001182 <??ZbZclAttrParseLength_10>

0800109c <??ZbZclAttrParseLength_11>:
 800109c:	7820      	ldrb	r0, [r4, #0]
 800109e:	28ff      	cmp	r0, #255	@ 0xff
 80010a0:	d102      	bne.n	80010a8 <??ZbZclAttrParseLength_12>
 80010a2:	f05f 0901 	movs.w	r9, #1
 80010a6:	e003      	b.n	80010b0 <??ZbZclAttrParseLength_13>

080010a8 <??ZbZclAttrParseLength_12>:
 80010a8:	f894 9000 	ldrb.w	r9, [r4]
 80010ac:	f119 0901 	adds.w	r9, r9, #1

080010b0 <??ZbZclAttrParseLength_13>:
 80010b0:	e067      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010b2 <??ZbZclAttrParseLength_6>:
 80010b2:	2d02      	cmp	r5, #2
 80010b4:	d365      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010b6 <??ZbZclAttrParseLength_14>:
 80010b6:	0020      	movs	r0, r4
 80010b8:	f002 feea 	bl	8003e90 <pletoh16>
 80010bc:	4680      	mov	r8, r0
 80010be:	4640      	mov	r0, r8
 80010c0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80010c4:	b280      	uxth	r0, r0
 80010c6:	4288      	cmp	r0, r1
 80010c8:	d102      	bne.n	80010d0 <??ZbZclAttrParseLength_15>
 80010ca:	f05f 0902 	movs.w	r9, #2
 80010ce:	e004      	b.n	80010da <??ZbZclAttrParseLength_16>

080010d0 <??ZbZclAttrParseLength_15>:
 80010d0:	46c1      	mov	r9, r8
 80010d2:	fa1f f989 	uxth.w	r9, r9
 80010d6:	f119 0902 	adds.w	r9, r9, #2

080010da <??ZbZclAttrParseLength_16>:
 80010da:	e052      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010dc <??ZbZclAttrParseLength_7>:
 80010dc:	2d03      	cmp	r5, #3
 80010de:	d350      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010e0 <??ZbZclAttrParseLength_17>:
 80010e0:	7820      	ldrb	r0, [r4, #0]
 80010e2:	4683      	mov	fp, r0
 80010e4:	1c60      	adds	r0, r4, #1
 80010e6:	f002 fed3 	bl	8003e90 <pletoh16>
 80010ea:	4680      	mov	r8, r0
 80010ec:	2003      	movs	r0, #3
 80010ee:	4681      	mov	r9, r0

080010f0 <??ZbZclAttrParseLength_18>:
 80010f0:	4640      	mov	r0, r8
 80010f2:	b280      	uxth	r0, r0
 80010f4:	2800      	cmp	r0, #0
 80010f6:	d016      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 80010f8:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 80010fc:	4640      	mov	r0, r8
 80010fe:	b280      	uxth	r0, r0
 8001100:	4550      	cmp	r0, sl
 8001102:	d010      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 8001104:	1c7b      	adds	r3, r7, #1
 8001106:	b2db      	uxtb	r3, r3
 8001108:	ebb5 0209 	subs.w	r2, r5, r9
 800110c:	eb04 0109 	add.w	r1, r4, r9
 8001110:	4658      	mov	r0, fp
 8001112:	b2c0      	uxtb	r0, r0
 8001114:	f7ff ff8f 	bl	8001036 <ZbZclAttrParseLength>
 8001118:	2800      	cmp	r0, #0
 800111a:	d43b      	bmi.n	8001194 <??ZbZclAttrParseLength_1>

0800111c <??ZbZclAttrParseLength_20>:
 800111c:	eb10 0909 	adds.w	r9, r0, r9
 8001120:	eb1a 0808 	adds.w	r8, sl, r8
 8001124:	e7e4      	b.n	80010f0 <??ZbZclAttrParseLength_18>

08001126 <??ZbZclAttrParseLength_19>:
 8001126:	e02c      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001128 <??ZbZclAttrParseLength_8>:
 8001128:	2d02      	cmp	r5, #2
 800112a:	d32a      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

0800112c <??ZbZclAttrParseLength_21>:
 800112c:	0020      	movs	r0, r4
 800112e:	f002 feaf 	bl	8003e90 <pletoh16>
 8001132:	4680      	mov	r8, r0
 8001134:	2002      	movs	r0, #2
 8001136:	4681      	mov	r9, r0

08001138 <??ZbZclAttrParseLength_22>:
 8001138:	4640      	mov	r0, r8
 800113a:	b280      	uxth	r0, r0
 800113c:	2800      	cmp	r0, #0
 800113e:	d01f      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 8001140:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8001144:	4640      	mov	r0, r8
 8001146:	b280      	uxth	r0, r0
 8001148:	4550      	cmp	r0, sl
 800114a:	d019      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 800114c:	f119 0001 	adds.w	r0, r9, #1
 8001150:	4285      	cmp	r5, r0
 8001152:	d315      	bcc.n	8001180 <??ZbZclAttrParseLength_23>

08001154 <??ZbZclAttrParseLength_24>:
 8001154:	f814 0009 	ldrb.w	r0, [r4, r9]
 8001158:	4683      	mov	fp, r0
 800115a:	f119 0901 	adds.w	r9, r9, #1
 800115e:	1c7b      	adds	r3, r7, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	ebb5 0209 	subs.w	r2, r5, r9
 8001166:	eb04 0109 	add.w	r1, r4, r9
 800116a:	4658      	mov	r0, fp
 800116c:	b2c0      	uxtb	r0, r0
 800116e:	f7ff ff62 	bl	8001036 <ZbZclAttrParseLength>
 8001172:	2800      	cmp	r0, #0
 8001174:	d404      	bmi.n	8001180 <??ZbZclAttrParseLength_23>

08001176 <??ZbZclAttrParseLength_25>:
 8001176:	eb10 0909 	adds.w	r9, r0, r9
 800117a:	eb1a 0808 	adds.w	r8, sl, r8
 800117e:	e7db      	b.n	8001138 <??ZbZclAttrParseLength_22>

08001180 <??ZbZclAttrParseLength_23>:
 8001180:	e7ff      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001182 <??ZbZclAttrParseLength_10>:
 8001182:	f1b9 0f00 	cmp.w	r9, #0
 8001186:	d401      	bmi.n	800118c <??ZbZclAttrParseLength_26>
 8001188:	454d      	cmp	r5, r9
 800118a:	d202      	bcs.n	8001192 <??ZbZclAttrParseLength_27>

0800118c <??ZbZclAttrParseLength_26>:
 800118c:	f05f 30ff 	movs.w	r0, #4294967295
 8001190:	e000      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001192 <??ZbZclAttrParseLength_27>:
 8001192:	4648      	mov	r0, r9

08001194 <??ZbZclAttrParseLength_1>:
 8001194:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001198 <ZbZclAttrIsAnalog>:
 8001198:	0001      	movs	r1, r0
 800119a:	0008      	movs	r0, r1
 800119c:	b2c0      	uxtb	r0, r0
 800119e:	2820      	cmp	r0, #32
 80011a0:	db05      	blt.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011a2:	0008      	movs	r0, r1
 80011a4:	b2c0      	uxtb	r0, r0
 80011a6:	2828      	cmp	r0, #40	@ 0x28
 80011a8:	da01      	bge.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011aa:	2001      	movs	r0, #1
 80011ac:	e026      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011ae <??ZbZclAttrIsAnalog_0>:
 80011ae:	0008      	movs	r0, r1
 80011b0:	b2c0      	uxtb	r0, r0
 80011b2:	2828      	cmp	r0, #40	@ 0x28
 80011b4:	db05      	blt.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011b6:	0008      	movs	r0, r1
 80011b8:	b2c0      	uxtb	r0, r0
 80011ba:	2830      	cmp	r0, #48	@ 0x30
 80011bc:	da01      	bge.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011be:	2001      	movs	r0, #1
 80011c0:	e01c      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011c2 <??ZbZclAttrIsAnalog_2>:
 80011c2:	0008      	movs	r0, r1
 80011c4:	b2c0      	uxtb	r0, r0
 80011c6:	2838      	cmp	r0, #56	@ 0x38
 80011c8:	d007      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011ca:	0008      	movs	r0, r1
 80011cc:	b2c0      	uxtb	r0, r0
 80011ce:	2839      	cmp	r0, #57	@ 0x39
 80011d0:	d003      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011d2:	0008      	movs	r0, r1
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	283a      	cmp	r0, #58	@ 0x3a
 80011d8:	d101      	bne.n	80011de <??ZbZclAttrIsAnalog_4>

080011da <??ZbZclAttrIsAnalog_3>:
 80011da:	2001      	movs	r0, #1
 80011dc:	e00e      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011de <??ZbZclAttrIsAnalog_4>:
 80011de:	0008      	movs	r0, r1
 80011e0:	b2c0      	uxtb	r0, r0
 80011e2:	28e0      	cmp	r0, #224	@ 0xe0
 80011e4:	d007      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011e6:	0008      	movs	r0, r1
 80011e8:	b2c0      	uxtb	r0, r0
 80011ea:	28e1      	cmp	r0, #225	@ 0xe1
 80011ec:	d003      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011ee:	0008      	movs	r0, r1
 80011f0:	b2c0      	uxtb	r0, r0
 80011f2:	28e2      	cmp	r0, #226	@ 0xe2
 80011f4:	d101      	bne.n	80011fa <??ZbZclAttrIsAnalog_6>

080011f6 <??ZbZclAttrIsAnalog_5>:
 80011f6:	2001      	movs	r0, #1
 80011f8:	e000      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011fa <??ZbZclAttrIsAnalog_6>:
 80011fa:	2000      	movs	r0, #0

080011fc <??ZbZclAttrIsAnalog_1>:
 80011fc:	4770      	bx	lr
	...

08001200 <ZbZclAppendInteger>:
 8001200:	b4f0      	push	{r4, r5, r6, r7}
 8001202:	0004      	movs	r4, r0
 8001204:	000d      	movs	r5, r1
 8001206:	9904      	ldr	r1, [sp, #16]
 8001208:	2700      	movs	r7, #0
 800120a:	2600      	movs	r6, #0
 800120c:	0010      	movs	r0, r2
 800120e:	b2c0      	uxtb	r0, r0
 8001210:	2808      	cmp	r0, #8
 8001212:	f000 80b2 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001216:	2809      	cmp	r0, #9
 8001218:	f000 80a4 	beq.w	8001364 <??ZbZclAppendInteger_1>
 800121c:	280a      	cmp	r0, #10
 800121e:	f000 8096 	beq.w	800134e <??ZbZclAppendInteger_2>
 8001222:	280b      	cmp	r0, #11
 8001224:	f000 8088 	beq.w	8001338 <??ZbZclAppendInteger_3>
 8001228:	280c      	cmp	r0, #12
 800122a:	d07a      	beq.n	8001322 <??ZbZclAppendInteger_4>
 800122c:	280d      	cmp	r0, #13
 800122e:	d06d      	beq.n	800130c <??ZbZclAppendInteger_5>
 8001230:	280e      	cmp	r0, #14
 8001232:	d060      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001234:	280f      	cmp	r0, #15
 8001236:	d053      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001238:	2810      	cmp	r0, #16
 800123a:	d042      	beq.n	80012c2 <??ZbZclAppendInteger_8>
 800123c:	2818      	cmp	r0, #24
 800123e:	f000 809c 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001242:	2819      	cmp	r0, #25
 8001244:	f000 808e 	beq.w	8001364 <??ZbZclAppendInteger_1>
 8001248:	281a      	cmp	r0, #26
 800124a:	f000 8080 	beq.w	800134e <??ZbZclAppendInteger_2>
 800124e:	281b      	cmp	r0, #27
 8001250:	d072      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001252:	281c      	cmp	r0, #28
 8001254:	d065      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001256:	281d      	cmp	r0, #29
 8001258:	d058      	beq.n	800130c <??ZbZclAppendInteger_5>
 800125a:	281e      	cmp	r0, #30
 800125c:	d04b      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 800125e:	281f      	cmp	r0, #31
 8001260:	d03e      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001262:	2820      	cmp	r0, #32
 8001264:	f000 8089 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001268:	2821      	cmp	r0, #33	@ 0x21
 800126a:	d07b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800126c:	2822      	cmp	r0, #34	@ 0x22
 800126e:	d06e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001270:	2823      	cmp	r0, #35	@ 0x23
 8001272:	d061      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001274:	2824      	cmp	r0, #36	@ 0x24
 8001276:	d054      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001278:	2825      	cmp	r0, #37	@ 0x25
 800127a:	d047      	beq.n	800130c <??ZbZclAppendInteger_5>
 800127c:	2826      	cmp	r0, #38	@ 0x26
 800127e:	d03a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001280:	2827      	cmp	r0, #39	@ 0x27
 8001282:	d02d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001284:	2828      	cmp	r0, #40	@ 0x28
 8001286:	d078      	beq.n	800137a <??ZbZclAppendInteger_0>
 8001288:	2829      	cmp	r0, #41	@ 0x29
 800128a:	d06b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800128c:	282a      	cmp	r0, #42	@ 0x2a
 800128e:	d05e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001290:	282b      	cmp	r0, #43	@ 0x2b
 8001292:	d051      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001294:	282c      	cmp	r0, #44	@ 0x2c
 8001296:	d044      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001298:	282d      	cmp	r0, #45	@ 0x2d
 800129a:	d037      	beq.n	800130c <??ZbZclAppendInteger_5>
 800129c:	282e      	cmp	r0, #46	@ 0x2e
 800129e:	d02a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 80012a0:	282f      	cmp	r0, #47	@ 0x2f
 80012a2:	d01d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012a4:	2830      	cmp	r0, #48	@ 0x30
 80012a6:	d068      	beq.n	800137a <??ZbZclAppendInteger_0>
 80012a8:	2831      	cmp	r0, #49	@ 0x31
 80012aa:	d05b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012ac:	28e2      	cmp	r0, #226	@ 0xe2
 80012ae:	d043      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012b0:	28e8      	cmp	r0, #232	@ 0xe8
 80012b2:	d057      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b4:	28e9      	cmp	r0, #233	@ 0xe9
 80012b6:	d055      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b8:	28ea      	cmp	r0, #234	@ 0xea
 80012ba:	d03d      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012bc:	28f0      	cmp	r0, #240	@ 0xf0
 80012be:	d00f      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012c0:	e064      	b.n	800138c <??ZbZclAppendInteger_9>

080012c2 <??ZbZclAppendInteger_8>:
 80012c2:	2900      	cmp	r1, #0
 80012c4:	d102      	bne.n	80012cc <??ZbZclAppendInteger_10>
 80012c6:	f05f 30ff 	movs.w	r0, #4294967295
 80012ca:	e061      	b.n	8001390 <??ZbZclAppendInteger_11>

080012cc <??ZbZclAppendInteger_10>:
 80012cc:	2d00      	cmp	r5, #0
 80012ce:	d101      	bne.n	80012d4 <??ZbZclAppendInteger_12>
 80012d0:	2c00      	cmp	r4, #0
 80012d2:	d001      	beq.n	80012d8 <??ZbZclAppendInteger_13>

080012d4 <??ZbZclAppendInteger_12>:
 80012d4:	2001      	movs	r0, #1
 80012d6:	e000      	b.n	80012da <??ZbZclAppendInteger_14>

080012d8 <??ZbZclAppendInteger_13>:
 80012d8:	2000      	movs	r0, #0

080012da <??ZbZclAppendInteger_14>:
 80012da:	7018      	strb	r0, [r3, #0]
 80012dc:	2001      	movs	r0, #1
 80012de:	e057      	b.n	8001390 <??ZbZclAppendInteger_11>

080012e0 <??ZbZclAppendInteger_7>:
 80012e0:	428f      	cmp	r7, r1
 80012e2:	d302      	bcc.n	80012ea <??ZbZclAppendInteger_15>
 80012e4:	f05f 30ff 	movs.w	r0, #4294967295
 80012e8:	e052      	b.n	8001390 <??ZbZclAppendInteger_11>

080012ea <??ZbZclAppendInteger_15>:
 80012ea:	55dc      	strb	r4, [r3, r7]
 80012ec:	1c7f      	adds	r7, r7, #1
 80012ee:	0a24      	lsrs	r4, r4, #8
 80012f0:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80012f4:	0a2d      	lsrs	r5, r5, #8

080012f6 <??ZbZclAppendInteger_6>:
 80012f6:	428f      	cmp	r7, r1
 80012f8:	d302      	bcc.n	8001300 <??ZbZclAppendInteger_16>
 80012fa:	f05f 30ff 	movs.w	r0, #4294967295
 80012fe:	e047      	b.n	8001390 <??ZbZclAppendInteger_11>

08001300 <??ZbZclAppendInteger_16>:
 8001300:	55dc      	strb	r4, [r3, r7]
 8001302:	1c7f      	adds	r7, r7, #1
 8001304:	0a24      	lsrs	r4, r4, #8
 8001306:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800130a:	0a2d      	lsrs	r5, r5, #8

0800130c <??ZbZclAppendInteger_5>:
 800130c:	428f      	cmp	r7, r1
 800130e:	d302      	bcc.n	8001316 <??ZbZclAppendInteger_17>
 8001310:	f05f 30ff 	movs.w	r0, #4294967295
 8001314:	e03c      	b.n	8001390 <??ZbZclAppendInteger_11>

08001316 <??ZbZclAppendInteger_17>:
 8001316:	55dc      	strb	r4, [r3, r7]
 8001318:	1c7f      	adds	r7, r7, #1
 800131a:	0a24      	lsrs	r4, r4, #8
 800131c:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001320:	0a2d      	lsrs	r5, r5, #8

08001322 <??ZbZclAppendInteger_4>:
 8001322:	428f      	cmp	r7, r1
 8001324:	d302      	bcc.n	800132c <??ZbZclAppendInteger_18>
 8001326:	f05f 30ff 	movs.w	r0, #4294967295
 800132a:	e031      	b.n	8001390 <??ZbZclAppendInteger_11>

0800132c <??ZbZclAppendInteger_18>:
 800132c:	55dc      	strb	r4, [r3, r7]
 800132e:	1c7f      	adds	r7, r7, #1
 8001330:	0a24      	lsrs	r4, r4, #8
 8001332:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001336:	0a2d      	lsrs	r5, r5, #8

08001338 <??ZbZclAppendInteger_3>:
 8001338:	428f      	cmp	r7, r1
 800133a:	d302      	bcc.n	8001342 <??ZbZclAppendInteger_19>
 800133c:	f05f 30ff 	movs.w	r0, #4294967295
 8001340:	e026      	b.n	8001390 <??ZbZclAppendInteger_11>

08001342 <??ZbZclAppendInteger_19>:
 8001342:	55dc      	strb	r4, [r3, r7]
 8001344:	1c7f      	adds	r7, r7, #1
 8001346:	0a24      	lsrs	r4, r4, #8
 8001348:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800134c:	0a2d      	lsrs	r5, r5, #8

0800134e <??ZbZclAppendInteger_2>:
 800134e:	428f      	cmp	r7, r1
 8001350:	d302      	bcc.n	8001358 <??ZbZclAppendInteger_20>
 8001352:	f05f 30ff 	movs.w	r0, #4294967295
 8001356:	e01b      	b.n	8001390 <??ZbZclAppendInteger_11>

08001358 <??ZbZclAppendInteger_20>:
 8001358:	55dc      	strb	r4, [r3, r7]
 800135a:	1c7f      	adds	r7, r7, #1
 800135c:	0a24      	lsrs	r4, r4, #8
 800135e:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001362:	0a2d      	lsrs	r5, r5, #8

08001364 <??ZbZclAppendInteger_1>:
 8001364:	428f      	cmp	r7, r1
 8001366:	d302      	bcc.n	800136e <??ZbZclAppendInteger_21>
 8001368:	f05f 30ff 	movs.w	r0, #4294967295
 800136c:	e010      	b.n	8001390 <??ZbZclAppendInteger_11>

0800136e <??ZbZclAppendInteger_21>:
 800136e:	55dc      	strb	r4, [r3, r7]
 8001370:	1c7f      	adds	r7, r7, #1
 8001372:	0a24      	lsrs	r4, r4, #8
 8001374:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001378:	0a2d      	lsrs	r5, r5, #8

0800137a <??ZbZclAppendInteger_0>:
 800137a:	428f      	cmp	r7, r1
 800137c:	d302      	bcc.n	8001384 <??ZbZclAppendInteger_22>
 800137e:	f05f 30ff 	movs.w	r0, #4294967295
 8001382:	e005      	b.n	8001390 <??ZbZclAppendInteger_11>

08001384 <??ZbZclAppendInteger_22>:
 8001384:	55dc      	strb	r4, [r3, r7]
 8001386:	1c7f      	adds	r7, r7, #1
 8001388:	0038      	movs	r0, r7
 800138a:	e001      	b.n	8001390 <??ZbZclAppendInteger_11>

0800138c <??ZbZclAppendInteger_9>:
 800138c:	f05f 30ff 	movs.w	r0, #4294967295

08001390 <??ZbZclAppendInteger_11>:
 8001390:	bcf0      	pop	{r4, r5, r6, r7}
 8001392:	4770      	bx	lr

08001394 <ZbZclParseInteger>:
 8001394:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	4683      	mov	fp, r0
 800139a:	000e      	movs	r6, r1
 800139c:	4692      	mov	sl, r2
 800139e:	2700      	movs	r7, #0
 80013a0:	2400      	movs	r4, #0
 80013a2:	2500      	movs	r5, #0
 80013a4:	f05f 0800 	movs.w	r8, #0
 80013a8:	f05f 0900 	movs.w	r9, #0
 80013ac:	4658      	mov	r0, fp
 80013ae:	b2c0      	uxtb	r0, r0
 80013b0:	f000 f91e 	bl	80015f0 <ZbZclAttrIsInteger>
 80013b4:	2800      	cmp	r0, #0
 80013b6:	d105      	bne.n	80013c4 <??ZbZclParseInteger_0>
 80013b8:	208d      	movs	r0, #141	@ 0x8d
 80013ba:	f88a 0000 	strb.w	r0, [sl]
 80013be:	2000      	movs	r0, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	e113      	b.n	80015ec <??ZbZclParseInteger_1>

080013c4 <??ZbZclParseInteger_0>:
 80013c4:	2000      	movs	r0, #0
 80013c6:	f88a 0000 	strb.w	r0, [sl]
 80013ca:	4658      	mov	r0, fp
 80013cc:	b2c0      	uxtb	r0, r0
 80013ce:	2808      	cmp	r0, #8
 80013d0:	f000 8097 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013d4:	2809      	cmp	r0, #9
 80013d6:	f000 808a 	beq.w	80014ee <??ZbZclParseInteger_3>
 80013da:	280a      	cmp	r0, #10
 80013dc:	d07d      	beq.n	80014da <??ZbZclParseInteger_4>
 80013de:	280b      	cmp	r0, #11
 80013e0:	d071      	beq.n	80014c6 <??ZbZclParseInteger_5>
 80013e2:	280c      	cmp	r0, #12
 80013e4:	d065      	beq.n	80014b2 <??ZbZclParseInteger_6>
 80013e6:	280d      	cmp	r0, #13
 80013e8:	d059      	beq.n	800149e <??ZbZclParseInteger_7>
 80013ea:	280e      	cmp	r0, #14
 80013ec:	d04d      	beq.n	800148a <??ZbZclParseInteger_8>
 80013ee:	280f      	cmp	r0, #15
 80013f0:	d046      	beq.n	8001480 <??ZbZclParseInteger_9>
 80013f2:	2810      	cmp	r0, #16
 80013f4:	f000 8085 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013f8:	2818      	cmp	r0, #24
 80013fa:	f000 8082 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013fe:	2819      	cmp	r0, #25
 8001400:	d075      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001402:	281a      	cmp	r0, #26
 8001404:	d069      	beq.n	80014da <??ZbZclParseInteger_4>
 8001406:	281b      	cmp	r0, #27
 8001408:	d05d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800140a:	281c      	cmp	r0, #28
 800140c:	d051      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800140e:	281d      	cmp	r0, #29
 8001410:	d045      	beq.n	800149e <??ZbZclParseInteger_7>
 8001412:	281e      	cmp	r0, #30
 8001414:	d039      	beq.n	800148a <??ZbZclParseInteger_8>
 8001416:	281f      	cmp	r0, #31
 8001418:	d032      	beq.n	8001480 <??ZbZclParseInteger_9>
 800141a:	2820      	cmp	r0, #32
 800141c:	d071      	beq.n	8001502 <??ZbZclParseInteger_2>
 800141e:	2821      	cmp	r0, #33	@ 0x21
 8001420:	d065      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001422:	2822      	cmp	r0, #34	@ 0x22
 8001424:	d059      	beq.n	80014da <??ZbZclParseInteger_4>
 8001426:	2823      	cmp	r0, #35	@ 0x23
 8001428:	d04d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800142a:	2824      	cmp	r0, #36	@ 0x24
 800142c:	d041      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800142e:	2825      	cmp	r0, #37	@ 0x25
 8001430:	d035      	beq.n	800149e <??ZbZclParseInteger_7>
 8001432:	2826      	cmp	r0, #38	@ 0x26
 8001434:	d029      	beq.n	800148a <??ZbZclParseInteger_8>
 8001436:	2827      	cmp	r0, #39	@ 0x27
 8001438:	d022      	beq.n	8001480 <??ZbZclParseInteger_9>
 800143a:	2828      	cmp	r0, #40	@ 0x28
 800143c:	f000 80ac 	beq.w	8001598 <??ZbZclParseInteger_10>
 8001440:	2829      	cmp	r0, #41	@ 0x29
 8001442:	f000 809f 	beq.w	8001584 <??ZbZclParseInteger_11>
 8001446:	282a      	cmp	r0, #42	@ 0x2a
 8001448:	f000 8092 	beq.w	8001570 <??ZbZclParseInteger_12>
 800144c:	282b      	cmp	r0, #43	@ 0x2b
 800144e:	f000 8085 	beq.w	800155c <??ZbZclParseInteger_13>
 8001452:	282c      	cmp	r0, #44	@ 0x2c
 8001454:	d078      	beq.n	8001548 <??ZbZclParseInteger_14>
 8001456:	282d      	cmp	r0, #45	@ 0x2d
 8001458:	d06c      	beq.n	8001534 <??ZbZclParseInteger_15>
 800145a:	282e      	cmp	r0, #46	@ 0x2e
 800145c:	d060      	beq.n	8001520 <??ZbZclParseInteger_16>
 800145e:	282f      	cmp	r0, #47	@ 0x2f
 8001460:	d059      	beq.n	8001516 <??ZbZclParseInteger_17>
 8001462:	2830      	cmp	r0, #48	@ 0x30
 8001464:	d04d      	beq.n	8001502 <??ZbZclParseInteger_2>
 8001466:	2831      	cmp	r0, #49	@ 0x31
 8001468:	d041      	beq.n	80014ee <??ZbZclParseInteger_3>
 800146a:	28e2      	cmp	r0, #226	@ 0xe2
 800146c:	d02b      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800146e:	28e8      	cmp	r0, #232	@ 0xe8
 8001470:	d03d      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001472:	28e9      	cmp	r0, #233	@ 0xe9
 8001474:	d03b      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001476:	28ea      	cmp	r0, #234	@ 0xea
 8001478:	d025      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800147a:	28f0      	cmp	r0, #240	@ 0xf0
 800147c:	f040 80b1 	bne.w	80015e2 <??ZbZclParseInteger_18>

08001480 <??ZbZclParseInteger_9>:
 8001480:	5df0      	ldrb	r0, [r6, r7]
 8001482:	2100      	movs	r1, #0
 8001484:	4304      	orrs	r4, r0
 8001486:	430d      	orrs	r5, r1
 8001488:	1c7f      	adds	r7, r7, #1

0800148a <??ZbZclParseInteger_8>:
 800148a:	5df0      	ldrb	r0, [r6, r7]
 800148c:	2100      	movs	r1, #0
 800148e:	003a      	movs	r2, r7
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	00d2      	lsls	r2, r2, #3
 8001494:	f003 faac 	bl	80049f0 <__aeabi_llsl>
 8001498:	4304      	orrs	r4, r0
 800149a:	430d      	orrs	r5, r1
 800149c:	1c7f      	adds	r7, r7, #1

0800149e <??ZbZclParseInteger_7>:
 800149e:	5df0      	ldrb	r0, [r6, r7]
 80014a0:	2100      	movs	r1, #0
 80014a2:	003a      	movs	r2, r7
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	00d2      	lsls	r2, r2, #3
 80014a8:	f003 faa2 	bl	80049f0 <__aeabi_llsl>
 80014ac:	4304      	orrs	r4, r0
 80014ae:	430d      	orrs	r5, r1
 80014b0:	1c7f      	adds	r7, r7, #1

080014b2 <??ZbZclParseInteger_6>:
 80014b2:	5df0      	ldrb	r0, [r6, r7]
 80014b4:	2100      	movs	r1, #0
 80014b6:	003a      	movs	r2, r7
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	00d2      	lsls	r2, r2, #3
 80014bc:	f003 fa98 	bl	80049f0 <__aeabi_llsl>
 80014c0:	4304      	orrs	r4, r0
 80014c2:	430d      	orrs	r5, r1
 80014c4:	1c7f      	adds	r7, r7, #1

080014c6 <??ZbZclParseInteger_5>:
 80014c6:	5df0      	ldrb	r0, [r6, r7]
 80014c8:	2100      	movs	r1, #0
 80014ca:	003a      	movs	r2, r7
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	00d2      	lsls	r2, r2, #3
 80014d0:	f003 fa8e 	bl	80049f0 <__aeabi_llsl>
 80014d4:	4304      	orrs	r4, r0
 80014d6:	430d      	orrs	r5, r1
 80014d8:	1c7f      	adds	r7, r7, #1

080014da <??ZbZclParseInteger_4>:
 80014da:	5df0      	ldrb	r0, [r6, r7]
 80014dc:	2100      	movs	r1, #0
 80014de:	003a      	movs	r2, r7
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	00d2      	lsls	r2, r2, #3
 80014e4:	f003 fa84 	bl	80049f0 <__aeabi_llsl>
 80014e8:	4304      	orrs	r4, r0
 80014ea:	430d      	orrs	r5, r1
 80014ec:	1c7f      	adds	r7, r7, #1

080014ee <??ZbZclParseInteger_3>:
 80014ee:	5df0      	ldrb	r0, [r6, r7]
 80014f0:	2100      	movs	r1, #0
 80014f2:	003a      	movs	r2, r7
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	00d2      	lsls	r2, r2, #3
 80014f8:	f003 fa7a 	bl	80049f0 <__aeabi_llsl>
 80014fc:	4304      	orrs	r4, r0
 80014fe:	430d      	orrs	r5, r1
 8001500:	1c7f      	adds	r7, r7, #1

08001502 <??ZbZclParseInteger_2>:
 8001502:	5df0      	ldrb	r0, [r6, r7]
 8001504:	2100      	movs	r1, #0
 8001506:	003a      	movs	r2, r7
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	00d2      	lsls	r2, r2, #3
 800150c:	f003 fa70 	bl	80049f0 <__aeabi_llsl>
 8001510:	4320      	orrs	r0, r4
 8001512:	4329      	orrs	r1, r5
 8001514:	e06a      	b.n	80015ec <??ZbZclParseInteger_1>

08001516 <??ZbZclParseInteger_17>:
 8001516:	5df0      	ldrb	r0, [r6, r7]
 8001518:	2100      	movs	r1, #0
 800151a:	4304      	orrs	r4, r0
 800151c:	430d      	orrs	r5, r1
 800151e:	1c7f      	adds	r7, r7, #1

08001520 <??ZbZclParseInteger_16>:
 8001520:	5df0      	ldrb	r0, [r6, r7]
 8001522:	2100      	movs	r1, #0
 8001524:	003a      	movs	r2, r7
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	00d2      	lsls	r2, r2, #3
 800152a:	f003 fa61 	bl	80049f0 <__aeabi_llsl>
 800152e:	4304      	orrs	r4, r0
 8001530:	430d      	orrs	r5, r1
 8001532:	1c7f      	adds	r7, r7, #1

08001534 <??ZbZclParseInteger_15>:
 8001534:	5df0      	ldrb	r0, [r6, r7]
 8001536:	2100      	movs	r1, #0
 8001538:	003a      	movs	r2, r7
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	00d2      	lsls	r2, r2, #3
 800153e:	f003 fa57 	bl	80049f0 <__aeabi_llsl>
 8001542:	4304      	orrs	r4, r0
 8001544:	430d      	orrs	r5, r1
 8001546:	1c7f      	adds	r7, r7, #1

08001548 <??ZbZclParseInteger_14>:
 8001548:	5df0      	ldrb	r0, [r6, r7]
 800154a:	2100      	movs	r1, #0
 800154c:	003a      	movs	r2, r7
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	00d2      	lsls	r2, r2, #3
 8001552:	f003 fa4d 	bl	80049f0 <__aeabi_llsl>
 8001556:	4304      	orrs	r4, r0
 8001558:	430d      	orrs	r5, r1
 800155a:	1c7f      	adds	r7, r7, #1

0800155c <??ZbZclParseInteger_13>:
 800155c:	5df0      	ldrb	r0, [r6, r7]
 800155e:	2100      	movs	r1, #0
 8001560:	003a      	movs	r2, r7
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	f003 fa43 	bl	80049f0 <__aeabi_llsl>
 800156a:	4304      	orrs	r4, r0
 800156c:	430d      	orrs	r5, r1
 800156e:	1c7f      	adds	r7, r7, #1

08001570 <??ZbZclParseInteger_12>:
 8001570:	5df0      	ldrb	r0, [r6, r7]
 8001572:	2100      	movs	r1, #0
 8001574:	003a      	movs	r2, r7
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	00d2      	lsls	r2, r2, #3
 800157a:	f003 fa39 	bl	80049f0 <__aeabi_llsl>
 800157e:	4304      	orrs	r4, r0
 8001580:	430d      	orrs	r5, r1
 8001582:	1c7f      	adds	r7, r7, #1

08001584 <??ZbZclParseInteger_11>:
 8001584:	5df0      	ldrb	r0, [r6, r7]
 8001586:	2100      	movs	r1, #0
 8001588:	003a      	movs	r2, r7
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	00d2      	lsls	r2, r2, #3
 800158e:	f003 fa2f 	bl	80049f0 <__aeabi_llsl>
 8001592:	4304      	orrs	r4, r0
 8001594:	430d      	orrs	r5, r1
 8001596:	1c7f      	adds	r7, r7, #1

08001598 <??ZbZclParseInteger_10>:
 8001598:	5df0      	ldrb	r0, [r6, r7]
 800159a:	2100      	movs	r1, #0
 800159c:	003a      	movs	r2, r7
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	00d2      	lsls	r2, r2, #3
 80015a2:	f003 fa25 	bl	80049f0 <__aeabi_llsl>
 80015a6:	4320      	orrs	r0, r4
 80015a8:	4329      	orrs	r1, r5
 80015aa:	003a      	movs	r2, r7
 80015ac:	1c57      	adds	r7, r2, #1
 80015ae:	5cb2      	ldrb	r2, [r6, r2]
 80015b0:	0612      	lsls	r2, r2, #24
 80015b2:	d515      	bpl.n	80015e0 <??ZbZclParseInteger_19>
 80015b4:	2f08      	cmp	r7, #8
 80015b6:	d213      	bcs.n	80015e0 <??ZbZclParseInteger_19>
 80015b8:	0004      	movs	r4, r0
 80015ba:	000d      	movs	r5, r1
 80015bc:	2001      	movs	r0, #1
 80015be:	2100      	movs	r1, #0
 80015c0:	f1d7 0208 	rsbs	r2, r7, #8
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	00d2      	lsls	r2, r2, #3
 80015c8:	f003 fa12 	bl	80049f0 <__aeabi_llsl>
 80015cc:	1e40      	subs	r0, r0, #1
 80015ce:	f171 0100 	sbcs.w	r1, r1, #0
 80015d2:	003a      	movs	r2, r7
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	00d2      	lsls	r2, r2, #3
 80015d8:	f003 fa0a 	bl	80049f0 <__aeabi_llsl>
 80015dc:	4320      	orrs	r0, r4
 80015de:	4329      	orrs	r1, r5

080015e0 <??ZbZclParseInteger_19>:
 80015e0:	e004      	b.n	80015ec <??ZbZclParseInteger_1>

080015e2 <??ZbZclParseInteger_18>:
 80015e2:	208d      	movs	r0, #141	@ 0x8d
 80015e4:	f88a 0000 	strb.w	r0, [sl]
 80015e8:	2000      	movs	r0, #0
 80015ea:	2100      	movs	r1, #0

080015ec <??ZbZclParseInteger_1>:
 80015ec:	e8bd 8ff4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080015f0 <ZbZclAttrIsInteger>:
 80015f0:	0001      	movs	r1, r0
 80015f2:	2200      	movs	r2, #0
 80015f4:	0008      	movs	r0, r1
 80015f6:	b2c0      	uxtb	r0, r0
 80015f8:	3808      	subs	r0, #8
 80015fa:	2808      	cmp	r0, #8
 80015fc:	d909      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 80015fe:	3810      	subs	r0, #16
 8001600:	2819      	cmp	r0, #25
 8001602:	d906      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 8001604:	38ca      	subs	r0, #202	@ 0xca
 8001606:	d004      	beq.n	8001612 <??ZbZclAttrIsInteger_0>
 8001608:	1f80      	subs	r0, r0, #6
 800160a:	2802      	cmp	r0, #2
 800160c:	d901      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 800160e:	3808      	subs	r0, #8
 8001610:	d101      	bne.n	8001616 <??ZbZclAttrIsInteger_1>

08001612 <??ZbZclAttrIsInteger_0>:
 8001612:	2001      	movs	r0, #1
 8001614:	e000      	b.n	8001618 <??ZbZclAttrIsInteger_2>

08001616 <??ZbZclAttrIsInteger_1>:
 8001616:	2000      	movs	r0, #0

08001618 <??ZbZclAttrIsInteger_2>:
 8001618:	b2c0      	uxtb	r0, r0
 800161a:	4770      	bx	lr

0800161c <ZbZclAttrIntegerRangeCheck>:
 800161c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001620:	0004      	movs	r4, r0
 8001622:	000d      	movs	r5, r1
 8001624:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8001628:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800162c:	0010      	movs	r0, r2
 800162e:	b2c0      	uxtb	r0, r0
 8001630:	2810      	cmp	r0, #16
 8001632:	d045      	beq.n	80016c0 <??ZbZclAttrIntegerRangeCheck_0>
 8001634:	2818      	cmp	r0, #24
 8001636:	d051      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001638:	2819      	cmp	r0, #25
 800163a:	d060      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 800163c:	281a      	cmp	r0, #26
 800163e:	d072      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 8001640:	281b      	cmp	r0, #27
 8001642:	f000 8086 	beq.w	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 8001646:	281c      	cmp	r0, #28
 8001648:	f000 8098 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 800164c:	281d      	cmp	r0, #29
 800164e:	f000 80a7 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 8001652:	281e      	cmp	r0, #30
 8001654:	f000 80b9 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001658:	281f      	cmp	r0, #31
 800165a:	f000 80cd 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 800165e:	2820      	cmp	r0, #32
 8001660:	d03c      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001662:	2821      	cmp	r0, #33	@ 0x21
 8001664:	d04b      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 8001666:	2822      	cmp	r0, #34	@ 0x22
 8001668:	d05d      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 800166a:	2823      	cmp	r0, #35	@ 0x23
 800166c:	d071      	beq.n	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 800166e:	2824      	cmp	r0, #36	@ 0x24
 8001670:	f000 8084 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 8001674:	2825      	cmp	r0, #37	@ 0x25
 8001676:	f000 8093 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 800167a:	2826      	cmp	r0, #38	@ 0x26
 800167c:	f000 80a5 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001680:	2827      	cmp	r0, #39	@ 0x27
 8001682:	f000 80b9 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 8001686:	2828      	cmp	r0, #40	@ 0x28
 8001688:	f000 80c1 	beq.w	800180e <??ZbZclAttrIntegerRangeCheck_9>
 800168c:	2829      	cmp	r0, #41	@ 0x29
 800168e:	f000 80d9 	beq.w	8001844 <??ZbZclAttrIntegerRangeCheck_10>
 8001692:	282a      	cmp	r0, #42	@ 0x2a
 8001694:	f000 80f0 	beq.w	8001878 <??ZbZclAttrIntegerRangeCheck_11>
 8001698:	282b      	cmp	r0, #43	@ 0x2b
 800169a:	f000 8107 	beq.w	80018ac <??ZbZclAttrIntegerRangeCheck_12>
 800169e:	282c      	cmp	r0, #44	@ 0x2c
 80016a0:	f000 8120 	beq.w	80018e4 <??ZbZclAttrIntegerRangeCheck_13>
 80016a4:	282d      	cmp	r0, #45	@ 0x2d
 80016a6:	f000 8136 	beq.w	8001916 <??ZbZclAttrIntegerRangeCheck_14>
 80016aa:	282e      	cmp	r0, #46	@ 0x2e
 80016ac:	f000 814b 	beq.w	8001946 <??ZbZclAttrIntegerRangeCheck_15>
 80016b0:	282f      	cmp	r0, #47	@ 0x2f
 80016b2:	f000 8160 	beq.w	8001976 <??ZbZclAttrIntegerRangeCheck_16>
 80016b6:	2830      	cmp	r0, #48	@ 0x30
 80016b8:	d010      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 80016ba:	2831      	cmp	r0, #49	@ 0x31
 80016bc:	d01f      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 80016be:	e164      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016c0 <??ZbZclAttrIntegerRangeCheck_0>:
 80016c0:	2d00      	cmp	r5, #0
 80016c2:	d103      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c4:	2cff      	cmp	r4, #255	@ 0xff
 80016c6:	d101      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c8:	2001      	movs	r0, #1
 80016ca:	e176      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016cc <??ZbZclAttrIntegerRangeCheck_18>:
 80016cc:	2d00      	cmp	r5, #0
 80016ce:	db04      	blt.n	80016da <??ZbZclAttrIntegerRangeCheck_20>
 80016d0:	dc01      	bgt.n	80016d6 <??ZbZclAttrIntegerRangeCheck_21>
 80016d2:	2c02      	cmp	r4, #2
 80016d4:	d301      	bcc.n	80016da <??ZbZclAttrIntegerRangeCheck_20>

080016d6 <??ZbZclAttrIntegerRangeCheck_21>:
 80016d6:	2000      	movs	r0, #0
 80016d8:	e16f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016da <??ZbZclAttrIntegerRangeCheck_20>:
 80016da:	e156      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016dc <??ZbZclAttrIntegerRangeCheck_1>:
 80016dc:	2d00      	cmp	r5, #0
 80016de:	d103      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e0:	2cff      	cmp	r4, #255	@ 0xff
 80016e2:	d101      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e4:	2001      	movs	r0, #1
 80016e6:	e168      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016e8 <??ZbZclAttrIntegerRangeCheck_23>:
 80016e8:	2d00      	cmp	r5, #0
 80016ea:	d405      	bmi.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016ec:	2d00      	cmp	r5, #0
 80016ee:	db05      	blt.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>
 80016f0:	dc02      	bgt.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016f2:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 80016f6:	d301      	bcc.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>

080016f8 <??ZbZclAttrIntegerRangeCheck_24>:
 80016f8:	2000      	movs	r0, #0
 80016fa:	e15e      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016fc <??ZbZclAttrIntegerRangeCheck_25>:
 80016fc:	e145      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016fe <??ZbZclAttrIntegerRangeCheck_2>:
 80016fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001702:	2100      	movs	r1, #0
 8001704:	428d      	cmp	r5, r1
 8001706:	d103      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 8001708:	4284      	cmp	r4, r0
 800170a:	d101      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 800170c:	2001      	movs	r0, #1
 800170e:	e154      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001710 <??ZbZclAttrIntegerRangeCheck_27>:
 8001710:	2d00      	cmp	r5, #0
 8001712:	d405      	bmi.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 8001714:	2d00      	cmp	r5, #0
 8001716:	db05      	blt.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>
 8001718:	dc02      	bgt.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 800171a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 800171e:	d301      	bcc.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>

08001720 <??ZbZclAttrIntegerRangeCheck_28>:
 8001720:	2000      	movs	r0, #0
 8001722:	e14a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001724 <??ZbZclAttrIntegerRangeCheck_29>:
 8001724:	e131      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001726 <??ZbZclAttrIntegerRangeCheck_3>:
 8001726:	f07f 407f 	mvns.w	r0, #4278190080	@ 0xff000000
 800172a:	2100      	movs	r1, #0
 800172c:	428d      	cmp	r5, r1
 800172e:	d103      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001730:	4284      	cmp	r4, r0
 8001732:	d101      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001734:	2001      	movs	r0, #1
 8001736:	e140      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001738 <??ZbZclAttrIntegerRangeCheck_31>:
 8001738:	2d00      	cmp	r5, #0
 800173a:	d407      	bmi.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 800173c:	f05f 7080 	movs.w	r0, #16777216	@ 0x1000000
 8001740:	2100      	movs	r1, #0
 8001742:	428d      	cmp	r5, r1
 8001744:	db04      	blt.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>
 8001746:	dc01      	bgt.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 8001748:	4284      	cmp	r4, r0
 800174a:	d301      	bcc.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>

0800174c <??ZbZclAttrIntegerRangeCheck_32>:
 800174c:	2000      	movs	r0, #0
 800174e:	e134      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001750 <??ZbZclAttrIntegerRangeCheck_33>:
 8001750:	e11b      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001752 <??ZbZclAttrIntegerRangeCheck_4>:
 8001752:	f05f 30ff 	movs.w	r0, #4294967295
 8001756:	2100      	movs	r1, #0
 8001758:	428d      	cmp	r5, r1
 800175a:	d103      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 800175c:	4284      	cmp	r4, r0
 800175e:	d101      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 8001760:	2001      	movs	r0, #1
 8001762:	e12a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001764 <??ZbZclAttrIntegerRangeCheck_35>:
 8001764:	2d00      	cmp	r5, #0
 8001766:	d406      	bmi.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001768:	2000      	movs	r0, #0
 800176a:	2101      	movs	r1, #1
 800176c:	428d      	cmp	r5, r1
 800176e:	db04      	blt.n	800177a <??ZbZclAttrIntegerRangeCheck_37>
 8001770:	dc01      	bgt.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001772:	4284      	cmp	r4, r0
 8001774:	d301      	bcc.n	800177a <??ZbZclAttrIntegerRangeCheck_37>

08001776 <??ZbZclAttrIntegerRangeCheck_36>:
 8001776:	2000      	movs	r0, #0
 8001778:	e11f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800177a <??ZbZclAttrIntegerRangeCheck_37>:
 800177a:	e106      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800177c <??ZbZclAttrIntegerRangeCheck_5>:
 800177c:	2dff      	cmp	r5, #255	@ 0xff
 800177e:	d104      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001780:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001784:	d101      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001786:	2001      	movs	r0, #1
 8001788:	e117      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800178a <??ZbZclAttrIntegerRangeCheck_39>:
 800178a:	2d00      	cmp	r5, #0
 800178c:	d405      	bmi.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 800178e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8001792:	db04      	blt.n	800179e <??ZbZclAttrIntegerRangeCheck_41>
 8001794:	dc01      	bgt.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d301      	bcc.n	800179e <??ZbZclAttrIntegerRangeCheck_41>

0800179a <??ZbZclAttrIntegerRangeCheck_40>:
 800179a:	2000      	movs	r0, #0
 800179c:	e10d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800179e <??ZbZclAttrIntegerRangeCheck_41>:
 800179e:	e0f4      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017a0 <??ZbZclAttrIntegerRangeCheck_6>:
 80017a0:	f05f 30ff 	movs.w	r0, #4294967295
 80017a4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80017a8:	428d      	cmp	r5, r1
 80017aa:	d103      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017ac:	4284      	cmp	r4, r0
 80017ae:	d101      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017b0:	2001      	movs	r0, #1
 80017b2:	e102      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017b4 <??ZbZclAttrIntegerRangeCheck_43>:
 80017b4:	2d00      	cmp	r5, #0
 80017b6:	d405      	bmi.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017b8:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 80017bc:	db04      	blt.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>
 80017be:	dc01      	bgt.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d301      	bcc.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>

080017c4 <??ZbZclAttrIntegerRangeCheck_44>:
 80017c4:	2000      	movs	r0, #0
 80017c6:	e0f8      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017c8 <??ZbZclAttrIntegerRangeCheck_45>:
 80017c8:	e0df      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017ca <??ZbZclAttrIntegerRangeCheck_7>:
 80017ca:	f05f 30ff 	movs.w	r0, #4294967295
 80017ce:	f07f 417f 	mvns.w	r1, #4278190080	@ 0xff000000
 80017d2:	428d      	cmp	r5, r1
 80017d4:	d103      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017d6:	4284      	cmp	r4, r0
 80017d8:	d101      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017da:	2001      	movs	r0, #1
 80017dc:	e0ed      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017de <??ZbZclAttrIntegerRangeCheck_47>:
 80017de:	2d00      	cmp	r5, #0
 80017e0:	d407      	bmi.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017e2:	2000      	movs	r0, #0
 80017e4:	f05f 7180 	movs.w	r1, #16777216	@ 0x1000000
 80017e8:	428d      	cmp	r5, r1
 80017ea:	db04      	blt.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>
 80017ec:	dc01      	bgt.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017ee:	4284      	cmp	r4, r0
 80017f0:	d301      	bcc.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>

080017f2 <??ZbZclAttrIntegerRangeCheck_48>:
 80017f2:	2000      	movs	r0, #0
 80017f4:	e0e1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017f6 <??ZbZclAttrIntegerRangeCheck_49>:
 80017f6:	e0c8      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017f8 <??ZbZclAttrIntegerRangeCheck_8>:
 80017f8:	f05f 30ff 	movs.w	r0, #4294967295
 80017fc:	f05f 31ff 	movs.w	r1, #4294967295
 8001800:	428d      	cmp	r5, r1
 8001802:	d103      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001804:	4284      	cmp	r4, r0
 8001806:	d101      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001808:	2001      	movs	r0, #1
 800180a:	e0d6      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800180c <??ZbZclAttrIntegerRangeCheck_51>:
 800180c:	e0bd      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800180e <??ZbZclAttrIntegerRangeCheck_9>:
 800180e:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001812:	f05f 31ff 	movs.w	r1, #4294967295
 8001816:	428d      	cmp	r5, r1
 8001818:	d103      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181a:	4284      	cmp	r4, r0
 800181c:	d101      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181e:	2001      	movs	r0, #1
 8001820:	e0cb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001822 <??ZbZclAttrIntegerRangeCheck_52>:
 8001822:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001826:	f05f 31ff 	movs.w	r1, #4294967295
 800182a:	428d      	cmp	r5, r1
 800182c:	db07      	blt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800182e:	dc01      	bgt.n	8001834 <??ZbZclAttrIntegerRangeCheck_54>
 8001830:	4284      	cmp	r4, r0
 8001832:	d304      	bcc.n	800183e <??ZbZclAttrIntegerRangeCheck_53>

08001834 <??ZbZclAttrIntegerRangeCheck_54>:
 8001834:	2d00      	cmp	r5, #0
 8001836:	db04      	blt.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>
 8001838:	dc01      	bgt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800183a:	2c80      	cmp	r4, #128	@ 0x80
 800183c:	d301      	bcc.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>

0800183e <??ZbZclAttrIntegerRangeCheck_53>:
 800183e:	2000      	movs	r0, #0
 8001840:	e0bb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001842 <??ZbZclAttrIntegerRangeCheck_55>:
 8001842:	e0a2      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001844 <??ZbZclAttrIntegerRangeCheck_10>:
 8001844:	485e      	ldr	r0, [pc, #376]	@ (80019c0 <??DataTable1>)
 8001846:	f05f 31ff 	movs.w	r1, #4294967295
 800184a:	428d      	cmp	r5, r1
 800184c:	d103      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 800184e:	4284      	cmp	r4, r0
 8001850:	d101      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 8001852:	2001      	movs	r0, #1
 8001854:	e0b1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001856 <??ZbZclAttrIntegerRangeCheck_57>:
 8001856:	485a      	ldr	r0, [pc, #360]	@ (80019c0 <??DataTable1>)
 8001858:	f05f 31ff 	movs.w	r1, #4294967295
 800185c:	428d      	cmp	r5, r1
 800185e:	db08      	blt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 8001860:	dc01      	bgt.n	8001866 <??ZbZclAttrIntegerRangeCheck_59>
 8001862:	4284      	cmp	r4, r0
 8001864:	d305      	bcc.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>

08001866 <??ZbZclAttrIntegerRangeCheck_59>:
 8001866:	2d00      	cmp	r5, #0
 8001868:	db05      	blt.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>
 800186a:	dc02      	bgt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 800186c:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8001870:	d301      	bcc.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>

08001872 <??ZbZclAttrIntegerRangeCheck_58>:
 8001872:	2000      	movs	r0, #0
 8001874:	e0a1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001876 <??ZbZclAttrIntegerRangeCheck_60>:
 8001876:	e088      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001878 <??ZbZclAttrIntegerRangeCheck_11>:
 8001878:	4852      	ldr	r0, [pc, #328]	@ (80019c4 <??DataTable1_1>)
 800187a:	f05f 31ff 	movs.w	r1, #4294967295
 800187e:	428d      	cmp	r5, r1
 8001880:	d103      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001882:	4284      	cmp	r4, r0
 8001884:	d101      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001886:	2001      	movs	r0, #1
 8001888:	e097      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800188a <??ZbZclAttrIntegerRangeCheck_62>:
 800188a:	484e      	ldr	r0, [pc, #312]	@ (80019c4 <??DataTable1_1>)
 800188c:	f05f 31ff 	movs.w	r1, #4294967295
 8001890:	428d      	cmp	r5, r1
 8001892:	db08      	blt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 8001894:	dc01      	bgt.n	800189a <??ZbZclAttrIntegerRangeCheck_64>
 8001896:	4284      	cmp	r4, r0
 8001898:	d305      	bcc.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>

0800189a <??ZbZclAttrIntegerRangeCheck_64>:
 800189a:	2d00      	cmp	r5, #0
 800189c:	db05      	blt.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>
 800189e:	dc02      	bgt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 80018a0:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 80018a4:	d301      	bcc.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>

080018a6 <??ZbZclAttrIntegerRangeCheck_63>:
 80018a6:	2000      	movs	r0, #0
 80018a8:	e087      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018aa <??ZbZclAttrIntegerRangeCheck_65>:
 80018aa:	e06e      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018ac <??ZbZclAttrIntegerRangeCheck_12>:
 80018ac:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018b0:	f05f 31ff 	movs.w	r1, #4294967295
 80018b4:	428d      	cmp	r5, r1
 80018b6:	d103      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018b8:	4284      	cmp	r4, r0
 80018ba:	d101      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018bc:	2001      	movs	r0, #1
 80018be:	e07c      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018c0 <??ZbZclAttrIntegerRangeCheck_67>:
 80018c0:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018c4:	f05f 31ff 	movs.w	r1, #4294967295
 80018c8:	428d      	cmp	r5, r1
 80018ca:	db08      	blt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018cc:	dc01      	bgt.n	80018d2 <??ZbZclAttrIntegerRangeCheck_69>
 80018ce:	4284      	cmp	r4, r0
 80018d0:	d305      	bcc.n	80018de <??ZbZclAttrIntegerRangeCheck_68>

080018d2 <??ZbZclAttrIntegerRangeCheck_69>:
 80018d2:	2d00      	cmp	r5, #0
 80018d4:	db05      	blt.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>
 80018d6:	dc02      	bgt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018d8:	f1b4 4f00 	cmp.w	r4, #2147483648	@ 0x80000000
 80018dc:	d301      	bcc.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>

080018de <??ZbZclAttrIntegerRangeCheck_68>:
 80018de:	2000      	movs	r0, #0
 80018e0:	e06b      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018e2 <??ZbZclAttrIntegerRangeCheck_70>:
 80018e2:	e052      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018e4 <??ZbZclAttrIntegerRangeCheck_13>:
 80018e4:	2000      	movs	r0, #0
 80018e6:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018ea:	428d      	cmp	r5, r1
 80018ec:	d103      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018ee:	4284      	cmp	r4, r0
 80018f0:	d101      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018f2:	2001      	movs	r0, #1
 80018f4:	e061      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018f6 <??ZbZclAttrIntegerRangeCheck_72>:
 80018f6:	2000      	movs	r0, #0
 80018f8:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018fc:	428d      	cmp	r5, r1
 80018fe:	db07      	blt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 8001900:	dc01      	bgt.n	8001906 <??ZbZclAttrIntegerRangeCheck_74>
 8001902:	4284      	cmp	r4, r0
 8001904:	d304      	bcc.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>

08001906 <??ZbZclAttrIntegerRangeCheck_74>:
 8001906:	2d80      	cmp	r5, #128	@ 0x80
 8001908:	db04      	blt.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>
 800190a:	dc01      	bgt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 800190c:	2c00      	cmp	r4, #0
 800190e:	d301      	bcc.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>

08001910 <??ZbZclAttrIntegerRangeCheck_73>:
 8001910:	2000      	movs	r0, #0
 8001912:	e052      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001914 <??ZbZclAttrIntegerRangeCheck_75>:
 8001914:	e039      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001916 <??ZbZclAttrIntegerRangeCheck_14>:
 8001916:	2000      	movs	r0, #0
 8001918:	4929      	ldr	r1, [pc, #164]	@ (80019c0 <??DataTable1>)
 800191a:	428d      	cmp	r5, r1
 800191c:	d103      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 800191e:	4284      	cmp	r4, r0
 8001920:	d101      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 8001922:	2001      	movs	r0, #1
 8001924:	e049      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001926 <??ZbZclAttrIntegerRangeCheck_77>:
 8001926:	2000      	movs	r0, #0
 8001928:	4925      	ldr	r1, [pc, #148]	@ (80019c0 <??DataTable1>)
 800192a:	428d      	cmp	r5, r1
 800192c:	db08      	blt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800192e:	dc01      	bgt.n	8001934 <??ZbZclAttrIntegerRangeCheck_79>
 8001930:	4284      	cmp	r4, r0
 8001932:	d305      	bcc.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>

08001934 <??ZbZclAttrIntegerRangeCheck_79>:
 8001934:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8001938:	db04      	blt.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>
 800193a:	dc01      	bgt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800193c:	2c00      	cmp	r4, #0
 800193e:	d301      	bcc.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>

08001940 <??ZbZclAttrIntegerRangeCheck_78>:
 8001940:	2000      	movs	r0, #0
 8001942:	e03a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001944 <??ZbZclAttrIntegerRangeCheck_80>:
 8001944:	e021      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001946 <??ZbZclAttrIntegerRangeCheck_15>:
 8001946:	2000      	movs	r0, #0
 8001948:	491e      	ldr	r1, [pc, #120]	@ (80019c4 <??DataTable1_1>)
 800194a:	428d      	cmp	r5, r1
 800194c:	d103      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 800194e:	4284      	cmp	r4, r0
 8001950:	d101      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 8001952:	2001      	movs	r0, #1
 8001954:	e031      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001956 <??ZbZclAttrIntegerRangeCheck_82>:
 8001956:	2000      	movs	r0, #0
 8001958:	491a      	ldr	r1, [pc, #104]	@ (80019c4 <??DataTable1_1>)
 800195a:	428d      	cmp	r5, r1
 800195c:	db08      	blt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800195e:	dc01      	bgt.n	8001964 <??ZbZclAttrIntegerRangeCheck_84>
 8001960:	4284      	cmp	r4, r0
 8001962:	d305      	bcc.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>

08001964 <??ZbZclAttrIntegerRangeCheck_84>:
 8001964:	f5b5 0f00 	cmp.w	r5, #8388608	@ 0x800000
 8001968:	db04      	blt.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>
 800196a:	dc01      	bgt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800196c:	2c00      	cmp	r4, #0
 800196e:	d301      	bcc.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>

08001970 <??ZbZclAttrIntegerRangeCheck_83>:
 8001970:	2000      	movs	r0, #0
 8001972:	e022      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001974 <??ZbZclAttrIntegerRangeCheck_85>:
 8001974:	e009      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001976 <??ZbZclAttrIntegerRangeCheck_16>:
 8001976:	2000      	movs	r0, #0
 8001978:	f05f 4100 	movs.w	r1, #2147483648	@ 0x80000000
 800197c:	428d      	cmp	r5, r1
 800197e:	d103      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001980:	4284      	cmp	r4, r0
 8001982:	d101      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001984:	2001      	movs	r0, #1
 8001986:	e018      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001988 <??ZbZclAttrIntegerRangeCheck_87>:
 8001988:	e7ff      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800198a <??ZbZclAttrIntegerRangeCheck_17>:
 800198a:	ea56 0008 	orrs.w	r0, r6, r8
 800198e:	ea57 0109 	orrs.w	r1, r7, r9
 8001992:	2900      	cmp	r1, #0
 8001994:	d103      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 8001996:	2800      	cmp	r0, #0
 8001998:	d101      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 800199a:	2001      	movs	r0, #1
 800199c:	e00d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800199e <??ZbZclAttrIntegerRangeCheck_88>:
 800199e:	42bd      	cmp	r5, r7
 80019a0:	db09      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019a2:	dc01      	bgt.n	80019a8 <??ZbZclAttrIntegerRangeCheck_90>
 80019a4:	42b4      	cmp	r4, r6
 80019a6:	d306      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019a8 <??ZbZclAttrIntegerRangeCheck_90>:
 80019a8:	45a9      	cmp	r9, r5
 80019aa:	db04      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019ac:	dc01      	bgt.n	80019b2 <??ZbZclAttrIntegerRangeCheck_91>
 80019ae:	45a0      	cmp	r8, r4
 80019b0:	d301      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019b2 <??ZbZclAttrIntegerRangeCheck_91>:
 80019b2:	2001      	movs	r0, #1
 80019b4:	e000      	b.n	80019b8 <??ZbZclAttrIntegerRangeCheck_92>

080019b6 <??ZbZclAttrIntegerRangeCheck_89>:
 80019b6:	2000      	movs	r0, #0

080019b8 <??ZbZclAttrIntegerRangeCheck_92>:
 80019b8:	b2c0      	uxtb	r0, r0

080019ba <??ZbZclAttrIntegerRangeCheck_19>:
 80019ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80019be:	4770      	bx	lr

080019c0 <??DataTable1>:
 80019c0:	8000 ffff                                   ....

080019c4 <??DataTable1_1>:
 80019c4:	0000 ff80                                   ....

080019c8 <ZbZclAttrIntegerRead>:
 80019c8:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019cc:	b085      	sub	sp, #20
 80019ce:	0006      	movs	r6, r0
 80019d0:	000f      	movs	r7, r1
 80019d2:	0015      	movs	r5, r2
 80019d4:	001c      	movs	r4, r3
 80019d6:	2000      	movs	r0, #0
 80019d8:	f88d 0009 	strb.w	r0, [sp, #9]
 80019dc:	f05f 0808 	movs.w	r8, #8
 80019e0:	f05f 0900 	movs.w	r9, #0
 80019e4:	f10d 0a0c 	add.w	sl, sp, #12
 80019e8:	464a      	mov	r2, r9
 80019ea:	4641      	mov	r1, r8
 80019ec:	4650      	mov	r0, sl
 80019ee:	f002 ff60 	bl	80048b2 <__aeabi_memset>
 80019f2:	2000      	movs	r0, #0
 80019f4:	9001      	str	r0, [sp, #4]
 80019f6:	2008      	movs	r0, #8
 80019f8:	9000      	str	r0, [sp, #0]
 80019fa:	ab03      	add	r3, sp, #12
 80019fc:	f10d 0209 	add.w	r2, sp, #9
 8001a00:	0039      	movs	r1, r7
 8001a02:	b289      	uxth	r1, r1
 8001a04:	0030      	movs	r0, r6
 8001a06:	f7fe fcee 	bl	80003e6 <ZbZclAttrRead>
 8001a0a:	f88d 0008 	strb.w	r0, [sp, #8]
 8001a0e:	2c00      	cmp	r4, #0
 8001a10:	d002      	beq.n	8001a18 <??ZbZclAttrIntegerRead_0>
 8001a12:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a16:	7020      	strb	r0, [r4, #0]

08001a18 <??ZbZclAttrIntegerRead_0>:
 8001a18:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d002      	beq.n	8001a26 <??ZbZclAttrIntegerRead_1>
 8001a20:	2000      	movs	r0, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	e01a      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a26 <??ZbZclAttrIntegerRead_1>:
 8001a26:	aa02      	add	r2, sp, #8
 8001a28:	a903      	add	r1, sp, #12
 8001a2a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a2e:	f7ff fcb1 	bl	8001394 <ZbZclParseInteger>
 8001a32:	0002      	movs	r2, r0
 8001a34:	000b      	movs	r3, r1
 8001a36:	2c00      	cmp	r4, #0
 8001a38:	d002      	beq.n	8001a40 <??ZbZclAttrIntegerRead_3>
 8001a3a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a3e:	7020      	strb	r0, [r4, #0]

08001a40 <??ZbZclAttrIntegerRead_3>:
 8001a40:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d002      	beq.n	8001a4e <??ZbZclAttrIntegerRead_4>
 8001a48:	2000      	movs	r0, #0
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	e006      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a4e <??ZbZclAttrIntegerRead_4>:
 8001a4e:	2d00      	cmp	r5, #0
 8001a50:	d002      	beq.n	8001a58 <??ZbZclAttrIntegerRead_5>
 8001a52:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a56:	7028      	strb	r0, [r5, #0]

08001a58 <??ZbZclAttrIntegerRead_5>:
 8001a58:	0010      	movs	r0, r2
 8001a5a:	0019      	movs	r1, r3

08001a5c <??ZbZclAttrIntegerRead_2>:
 8001a5c:	b006      	add	sp, #24
 8001a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001a62 <ZbZclAttrIntegerWrite>:
 8001a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a66:	b087      	sub	sp, #28
 8001a68:	4680      	mov	r8, r0
 8001a6a:	4689      	mov	r9, r1
 8001a6c:	0014      	movs	r4, r2
 8001a6e:	001d      	movs	r5, r3
 8001a70:	f1b8 0f00 	cmp.w	r8, #0
 8001a74:	d101      	bne.n	8001a7a <??ZbZclAttrIntegerWrite_0>
 8001a76:	2087      	movs	r0, #135	@ 0x87
 8001a78:	e042      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a7a <??ZbZclAttrIntegerWrite_0>:
 8001a7a:	ab04      	add	r3, sp, #16
 8001a7c:	f10d 0211 	add.w	r2, sp, #17
 8001a80:	4649      	mov	r1, r9
 8001a82:	b289      	uxth	r1, r1
 8001a84:	4640      	mov	r0, r8
 8001a86:	f7ff ff9f 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001a8a:	0006      	movs	r6, r0
 8001a8c:	000f      	movs	r7, r1
 8001a8e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a92:	2800      	cmp	r0, #0
 8001a94:	d002      	beq.n	8001a9c <??ZbZclAttrIntegerWrite_2>
 8001a96:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a9a:	e031      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a9c <??ZbZclAttrIntegerWrite_2>:
 8001a9c:	42af      	cmp	r7, r5
 8001a9e:	d103      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa0:	42a6      	cmp	r6, r4
 8001aa2:	d101      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	e02b      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001aa8 <??ZbZclAttrIntegerWrite_3>:
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	e9cd 0100 	strd	r0, r1, [sp]
 8001ab8:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8001abc:	0020      	movs	r0, r4
 8001abe:	0029      	movs	r1, r5
 8001ac0:	f7ff fdac 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8001ac4:	2800      	cmp	r0, #0
 8001ac6:	d101      	bne.n	8001acc <??ZbZclAttrIntegerWrite_4>
 8001ac8:	2087      	movs	r0, #135	@ 0x87
 8001aca:	e019      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001acc <??ZbZclAttrIntegerWrite_4>:
 8001acc:	0022      	movs	r2, r4
 8001ace:	002b      	movs	r3, r5
 8001ad0:	a805      	add	r0, sp, #20
 8001ad2:	f002 fa6e 	bl	8003fb2 <putle64>
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	9001      	str	r0, [sp, #4]
 8001ada:	2008      	movs	r0, #8
 8001adc:	9000      	str	r0, [sp, #0]
 8001ade:	ab05      	add	r3, sp, #20
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	b292      	uxth	r2, r2
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4640      	mov	r0, r8
 8001ae8:	f7fe fdcf 	bl	800068a <ZbZclAttrWrite>
 8001aec:	f88d 0010 	strb.w	r0, [sp, #16]
 8001af0:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001af4:	2800      	cmp	r0, #0
 8001af6:	d002      	beq.n	8001afe <??ZbZclAttrIntegerWrite_5>
 8001af8:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001afc:	e000      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001afe <??ZbZclAttrIntegerWrite_5>:
 8001afe:	2000      	movs	r0, #0

08001b00 <??ZbZclAttrIntegerWrite_1>:
 8001b00:	b007      	add	sp, #28
 8001b02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b06 <ZbZclAttrIntegerIncrement>:
 8001b06:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	468b      	mov	fp, r1
 8001b0e:	0016      	movs	r6, r2
 8001b10:	001f      	movs	r7, r3
 8001b12:	f05f 0a00 	movs.w	sl, #0
 8001b16:	466b      	mov	r3, sp
 8001b18:	f10d 0201 	add.w	r2, sp, #1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	b289      	uxth	r1, r1
 8001b20:	9804      	ldr	r0, [sp, #16]
 8001b22:	f7ff ff51 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001b26:	0002      	movs	r2, r0
 8001b28:	000b      	movs	r3, r1
 8001b2a:	f89d 0000 	ldrb.w	r0, [sp]
 8001b2e:	2800      	cmp	r0, #0
 8001b30:	d002      	beq.n	8001b38 <??ZbZclAttrIntegerIncrement_0>
 8001b32:	f89d 0000 	ldrb.w	r0, [sp]
 8001b36:	e03e      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001b38 <??ZbZclAttrIntegerIncrement_0>:
 8001b38:	eb12 0806 	adds.w	r8, r2, r6
 8001b3c:	eb53 0907 	adcs.w	r9, r3, r7
 8001b40:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b44:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8001b48:	f7ff f9ea 	bl	8000f20 <ZbZclAttrTypeLength>
 8001b4c:	9001      	str	r0, [sp, #4]
 8001b4e:	9801      	ldr	r0, [sp, #4]
 8001b50:	2801      	cmp	r0, #1
 8001b52:	d017      	beq.n	8001b84 <??ZbZclAttrIntegerIncrement_2>
 8001b54:	2802      	cmp	r0, #2
 8001b56:	d00b      	beq.n	8001b70 <??ZbZclAttrIntegerIncrement_3>
 8001b58:	2804      	cmp	r0, #4
 8001b5a:	d002      	beq.n	8001b62 <??ZbZclAttrIntegerIncrement_4>
 8001b5c:	2808      	cmp	r0, #8
 8001b5e:	d118      	bne.n	8001b92 <??ZbZclAttrIntegerIncrement_5>

08001b60 <??ZbZclAttrIntegerIncrement_6>:
 8001b60:	e019      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b62 <??ZbZclAttrIntegerIncrement_4>:
 8001b62:	f038 0000 	bics.w	r0, r8, #0
 8001b66:	f039 31ff 	bics.w	r1, r9, #4294967295
 8001b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b6e:	e012      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b70 <??ZbZclAttrIntegerIncrement_3>:
 8001b70:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001b74:	2100      	movs	r1, #0
 8001b76:	ea18 0000 	ands.w	r0, r8, r0
 8001b7a:	ea19 0101 	ands.w	r1, r9, r1
 8001b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b82:	e008      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b84 <??ZbZclAttrIntegerIncrement_2>:
 8001b84:	f018 00ff 	ands.w	r0, r8, #255	@ 0xff
 8001b88:	f019 0100 	ands.w	r1, r9, #0
 8001b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b90:	e001      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b92 <??ZbZclAttrIntegerIncrement_5>:
 8001b92:	2001      	movs	r0, #1
 8001b94:	4682      	mov	sl, r0

08001b96 <??ZbZclAttrIntegerIncrement_7>:
 8001b96:	4650      	mov	r0, sl
 8001b98:	b2c0      	uxtb	r0, r0
 8001b9a:	2800      	cmp	r0, #0
 8001b9c:	d001      	beq.n	8001ba2 <??ZbZclAttrIntegerIncrement_8>
 8001b9e:	2086      	movs	r0, #134	@ 0x86
 8001ba0:	e009      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001ba2 <??ZbZclAttrIntegerIncrement_8>:
 8001ba2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8001ba6:	0022      	movs	r2, r4
 8001ba8:	002b      	movs	r3, r5
 8001baa:	4659      	mov	r1, fp
 8001bac:	b289      	uxth	r1, r1
 8001bae:	9804      	ldr	r0, [sp, #16]
 8001bb0:	f7ff ff57 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8001bb4:	2000      	movs	r0, #0

08001bb6 <??ZbZclAttrIntegerIncrement_1>:
 8001bb6:	b005      	add	sp, #20
 8001bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001bbc <ZbZclAttrEuiRead>:
 8001bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	0005      	movs	r5, r0
 8001bc4:	000e      	movs	r6, r1
 8001bc6:	0014      	movs	r4, r2
 8001bc8:	f05f 0808 	movs.w	r8, #8
 8001bcc:	f05f 0900 	movs.w	r9, #0
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	464a      	mov	r2, r9
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	0038      	movs	r0, r7
 8001bd8:	f002 fe6b 	bl	80048b2 <__aeabi_memset>
 8001bdc:	2000      	movs	r0, #0
 8001bde:	9001      	str	r0, [sp, #4]
 8001be0:	2008      	movs	r0, #8
 8001be2:	9000      	str	r0, [sp, #0]
 8001be4:	ab02      	add	r3, sp, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	0031      	movs	r1, r6
 8001bea:	b289      	uxth	r1, r1
 8001bec:	0028      	movs	r0, r5
 8001bee:	f7fe fbfa 	bl	80003e6 <ZbZclAttrRead>
 8001bf2:	0007      	movs	r7, r0
 8001bf4:	2c00      	cmp	r4, #0
 8001bf6:	d000      	beq.n	8001bfa <??ZbZclAttrEuiRead_0>
 8001bf8:	7027      	strb	r7, [r4, #0]

08001bfa <??ZbZclAttrEuiRead_0>:
 8001bfa:	0038      	movs	r0, r7
 8001bfc:	b2c0      	uxtb	r0, r0
 8001bfe:	2800      	cmp	r0, #0
 8001c00:	d002      	beq.n	8001c08 <??ZbZclAttrEuiRead_1>
 8001c02:	2000      	movs	r0, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	e002      	b.n	8001c0e <??ZbZclAttrEuiRead_2>

08001c08 <??ZbZclAttrEuiRead_1>:
 8001c08:	a802      	add	r0, sp, #8
 8001c0a:	f002 f97f 	bl	8003f0c <pletoh64>

08001c0e <??ZbZclAttrEuiRead_2>:
 8001c0e:	b005      	add	sp, #20
 8001c10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c14 <ZbZclAttrEuiWrite>:
 8001c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c18:	b085      	sub	sp, #20
 8001c1a:	4680      	mov	r8, r0
 8001c1c:	4689      	mov	r9, r1
 8001c1e:	0014      	movs	r4, r2
 8001c20:	001d      	movs	r5, r3
 8001c22:	f1b8 0f00 	cmp.w	r8, #0
 8001c26:	d101      	bne.n	8001c2c <??ZbZclAttrEuiWrite_0>
 8001c28:	2087      	movs	r0, #135	@ 0x87
 8001c2a:	e02e      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c2c <??ZbZclAttrEuiWrite_0>:
 8001c2c:	aa02      	add	r2, sp, #8
 8001c2e:	4649      	mov	r1, r9
 8001c30:	b289      	uxth	r1, r1
 8001c32:	4640      	mov	r0, r8
 8001c34:	f7ff ffc2 	bl	8001bbc <ZbZclAttrEuiRead>
 8001c38:	0006      	movs	r6, r0
 8001c3a:	000f      	movs	r7, r1
 8001c3c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c40:	2800      	cmp	r0, #0
 8001c42:	d002      	beq.n	8001c4a <??ZbZclAttrEuiWrite_2>
 8001c44:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c48:	e01f      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c4a <??ZbZclAttrEuiWrite_2>:
 8001c4a:	42af      	cmp	r7, r5
 8001c4c:	d103      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c4e:	42a6      	cmp	r6, r4
 8001c50:	d101      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c52:	2000      	movs	r0, #0
 8001c54:	e019      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c56 <??ZbZclAttrEuiWrite_3>:
 8001c56:	0022      	movs	r2, r4
 8001c58:	002b      	movs	r3, r5
 8001c5a:	a803      	add	r0, sp, #12
 8001c5c:	f002 f9a9 	bl	8003fb2 <putle64>
 8001c60:	2002      	movs	r0, #2
 8001c62:	9001      	str	r0, [sp, #4]
 8001c64:	2008      	movs	r0, #8
 8001c66:	9000      	str	r0, [sp, #0]
 8001c68:	ab03      	add	r3, sp, #12
 8001c6a:	464a      	mov	r2, r9
 8001c6c:	b292      	uxth	r2, r2
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4640      	mov	r0, r8
 8001c72:	f7fe fd0a 	bl	800068a <ZbZclAttrWrite>
 8001c76:	f88d 0008 	strb.w	r0, [sp, #8]
 8001c7a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c7e:	2800      	cmp	r0, #0
 8001c80:	d002      	beq.n	8001c88 <??ZbZclAttrEuiWrite_4>
 8001c82:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c86:	e000      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c88 <??ZbZclAttrEuiWrite_4>:
 8001c88:	2000      	movs	r0, #0

08001c8a <??ZbZclAttrEuiWrite_1>:
 8001c8a:	b005      	add	sp, #20
 8001c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c90 <ZbZclAttrAppendList>:
 8001c90:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c94:	b089      	sub	sp, #36	@ 0x24
 8001c96:	0007      	movs	r7, r0
 8001c98:	000e      	movs	r6, r1
 8001c9a:	68b8      	ldr	r0, [r7, #8]
 8001c9c:	9008      	str	r0, [sp, #32]
 8001c9e:	2e00      	cmp	r6, #0
 8001ca0:	d002      	beq.n	8001ca8 <??ZbZclAttrAppendList_0>
 8001ca2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d101      	bne.n	8001cac <??ZbZclAttrAppendList_1>

08001ca8 <??ZbZclAttrAppendList_0>:
 8001ca8:	2000      	movs	r0, #0
 8001caa:	e0c6      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cac <??ZbZclAttrAppendList_1>:
 8001cac:	f05f 0800 	movs.w	r8, #0

08001cb0 <??ZbZclAttrAppendList_3>:
 8001cb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001cb2:	4580      	cmp	r8, r0
 8001cb4:	f080 80bd 	bcs.w	8001e32 <??ZbZclAttrAppendList_4>
 8001cb8:	f05f 0928 	movs.w	r9, #40	@ 0x28
 8001cbc:	fb09 f008 	mul.w	r0, r9, r8
 8001cc0:	4430      	add	r0, r6
 8001cc2:	7900      	ldrb	r0, [r0, #4]
 8001cc4:	f010 0ff0 	tst.w	r0, #240	@ 0xf0
 8001cc8:	d007      	beq.n	8001cda <??ZbZclAttrAppendList_5>
 8001cca:	fb09 f008 	mul.w	r0, r9, r8
 8001cce:	4430      	add	r0, r6
 8001cd0:	68c0      	ldr	r0, [r0, #12]
 8001cd2:	2800      	cmp	r0, #0
 8001cd4:	d101      	bne.n	8001cda <??ZbZclAttrAppendList_5>
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	e0af      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cda <??ZbZclAttrAppendList_5>:
 8001cda:	fb09 f008 	mul.w	r0, r9, r8
 8001cde:	5a31      	ldrh	r1, [r6, r0]
 8001ce0:	0038      	movs	r0, r7
 8001ce2:	f7fe fa7c 	bl	80001de <ZbZclAttrFind>
 8001ce6:	0005      	movs	r5, r0
 8001ce8:	2d00      	cmp	r5, #0
 8001cea:	d003      	beq.n	8001cf4 <??ZbZclAttrAppendList_6>
 8001cec:	0029      	movs	r1, r5
 8001cee:	0038      	movs	r0, r7
 8001cf0:	f000 f8b6 	bl	8001e60 <ZbZclAttrFreeAttr>

08001cf4 <??ZbZclAttrAppendList_6>:
 8001cf4:	2418      	movs	r4, #24
 8001cf6:	f05f 0a00 	movs.w	sl, #0
 8001cfa:	f10d 0b04 	add.w	fp, sp, #4
 8001cfe:	4652      	mov	r2, sl
 8001d00:	0021      	movs	r1, r4
 8001d02:	4658      	mov	r0, fp
 8001d04:	f002 fdd5 	bl	80048b2 <__aeabi_memset>
 8001d08:	a801      	add	r0, sp, #4
 8001d0a:	9001      	str	r0, [sp, #4]
 8001d0c:	a801      	add	r0, sp, #4
 8001d0e:	9002      	str	r0, [sp, #8]
 8001d10:	fb09 f008 	mul.w	r0, r9, r8
 8001d14:	4430      	add	r0, r6
 8001d16:	9003      	str	r0, [sp, #12]
 8001d18:	fb09 f008 	mul.w	r0, r9, r8
 8001d1c:	4430      	add	r0, r6
 8001d1e:	7900      	ldrb	r0, [r0, #4]
 8001d20:	0780      	lsls	r0, r0, #30
 8001d22:	d50b      	bpl.n	8001d3c <??ZbZclAttrAppendList_7>
 8001d24:	fb09 f008 	mul.w	r0, r9, r8
 8001d28:	4430      	add	r0, r6
 8001d2a:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8001d2c:	f8ad 001a 	strh.w	r0, [sp, #26]
 8001d30:	fb09 f008 	mul.w	r0, r9, r8
 8001d34:	4430      	add	r0, r6
 8001d36:	8c00      	ldrh	r0, [r0, #32]
 8001d38:	f8ad 0018 	strh.w	r0, [sp, #24]

08001d3c <??ZbZclAttrAppendList_7>:
 8001d3c:	fb09 f008 	mul.w	r0, r9, r8
 8001d40:	4430      	add	r0, r6
 8001d42:	7900      	ldrb	r0, [r0, #4]
 8001d44:	f010 0030 	ands.w	r0, r0, #48	@ 0x30
 8001d48:	2830      	cmp	r0, #48	@ 0x30
 8001d4a:	d108      	bne.n	8001d5e <??ZbZclAttrAppendList_8>
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	9000      	str	r0, [sp, #0]
 8001d50:	fb09 f908 	mul.w	r9, r9, r8
 8001d54:	eb06 0009 	add.w	r0, r6, r9
 8001d58:	6880      	ldr	r0, [r0, #8]
 8001d5a:	9005      	str	r0, [sp, #20]
 8001d5c:	e034      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001d5e <??ZbZclAttrAppendList_8>:
 8001d5e:	fb09 f008 	mul.w	r0, r9, r8
 8001d62:	4430      	add	r0, r6
 8001d64:	6880      	ldr	r0, [r0, #8]
 8001d66:	2800      	cmp	r0, #0
 8001d68:	d01f      	beq.n	8001daa <??ZbZclAttrAppendList_10>
 8001d6a:	fb09 f908 	mul.w	r9, r9, r8
 8001d6e:	eb06 0009 	add.w	r0, r6, r9
 8001d72:	6880      	ldr	r0, [r0, #8]
 8001d74:	9005      	str	r0, [sp, #20]
 8001d76:	9803      	ldr	r0, [sp, #12]
 8001d78:	7880      	ldrb	r0, [r0, #2]
 8001d7a:	2841      	cmp	r0, #65	@ 0x41
 8001d7c:	d003      	beq.n	8001d86 <??ZbZclAttrAppendList_11>
 8001d7e:	9803      	ldr	r0, [sp, #12]
 8001d80:	7880      	ldrb	r0, [r0, #2]
 8001d82:	2842      	cmp	r0, #66	@ 0x42
 8001d84:	d103      	bne.n	8001d8e <??ZbZclAttrAppendList_12>

08001d86 <??ZbZclAttrAppendList_11>:
 8001d86:	9805      	ldr	r0, [sp, #20]
 8001d88:	1c40      	adds	r0, r0, #1
 8001d8a:	9005      	str	r0, [sp, #20]
 8001d8c:	e00a      	b.n	8001da4 <??ZbZclAttrAppendList_13>

08001d8e <??ZbZclAttrAppendList_12>:
 8001d8e:	9803      	ldr	r0, [sp, #12]
 8001d90:	7880      	ldrb	r0, [r0, #2]
 8001d92:	2843      	cmp	r0, #67	@ 0x43
 8001d94:	d003      	beq.n	8001d9e <??ZbZclAttrAppendList_14>
 8001d96:	9803      	ldr	r0, [sp, #12]
 8001d98:	7880      	ldrb	r0, [r0, #2]
 8001d9a:	2844      	cmp	r0, #68	@ 0x44
 8001d9c:	d102      	bne.n	8001da4 <??ZbZclAttrAppendList_13>

08001d9e <??ZbZclAttrAppendList_14>:
 8001d9e:	9805      	ldr	r0, [sp, #20]
 8001da0:	1c80      	adds	r0, r0, #2
 8001da2:	9005      	str	r0, [sp, #20]

08001da4 <??ZbZclAttrAppendList_13>:
 8001da4:	9805      	ldr	r0, [sp, #20]
 8001da6:	9000      	str	r0, [sp, #0]
 8001da8:	e00e      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001daa <??ZbZclAttrAppendList_10>:
 8001daa:	fb09 f908 	mul.w	r9, r9, r8
 8001dae:	eb06 0009 	add.w	r0, r6, r9
 8001db2:	7880      	ldrb	r0, [r0, #2]
 8001db4:	f7ff f8b4 	bl	8000f20 <ZbZclAttrTypeLength>
 8001db8:	9005      	str	r0, [sp, #20]
 8001dba:	9805      	ldr	r0, [sp, #20]
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d101      	bne.n	8001dc4 <??ZbZclAttrAppendList_15>
 8001dc0:	208d      	movs	r0, #141	@ 0x8d
 8001dc2:	e03a      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001dc4 <??ZbZclAttrAppendList_15>:
 8001dc4:	9805      	ldr	r0, [sp, #20]
 8001dc6:	9000      	str	r0, [sp, #0]

08001dc8 <??ZbZclAttrAppendList_9>:
 8001dc8:	2300      	movs	r3, #0
 8001dca:	a236      	add	r2, pc, #216	@ (adr r2, 8001ea4 <??DataTable1>)
 8001dcc:	9900      	ldr	r1, [sp, #0]
 8001dce:	3118      	adds	r1, #24
 8001dd0:	9808      	ldr	r0, [sp, #32]
 8001dd2:	f00c febc 	bl	800eb4e <zb_heap_alloc>
 8001dd6:	0004      	movs	r4, r0
 8001dd8:	2c00      	cmp	r4, #0
 8001dda:	d101      	bne.n	8001de0 <??ZbZclAttrAppendList_16>
 8001ddc:	2089      	movs	r0, #137	@ 0x89
 8001dde:	e02c      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001de0 <??ZbZclAttrAppendList_16>:
 8001de0:	2518      	movs	r5, #24
 8001de2:	f10d 0904 	add.w	r9, sp, #4
 8001de6:	46a2      	mov	sl, r4
 8001de8:	002a      	movs	r2, r5
 8001dea:	4649      	mov	r1, r9
 8001dec:	4650      	mov	r0, sl
 8001dee:	f00d ff8c 	bl	800fd0a <__aeabi_memcpy>
 8001df2:	9800      	ldr	r0, [sp, #0]
 8001df4:	2800      	cmp	r0, #0
 8001df6:	d00c      	beq.n	8001e12 <??ZbZclAttrAppendList_17>
 8001df8:	f114 0018 	adds.w	r0, r4, #24
 8001dfc:	60e0      	str	r0, [r4, #12]
 8001dfe:	9800      	ldr	r0, [sp, #0]
 8001e00:	9007      	str	r0, [sp, #28]
 8001e02:	2500      	movs	r5, #0
 8001e04:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8001e08:	002a      	movs	r2, r5
 8001e0a:	9907      	ldr	r1, [sp, #28]
 8001e0c:	4648      	mov	r0, r9
 8001e0e:	f002 fd50 	bl	80048b2 <__aeabi_memset>

08001e12 <??ZbZclAttrAppendList_17>:
 8001e12:	0021      	movs	r1, r4
 8001e14:	0038      	movs	r0, r7
 8001e16:	f7fe f9b3 	bl	8000180 <ZbZclAttrAddSorted>
 8001e1a:	68e0      	ldr	r0, [r4, #12]
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d005      	beq.n	8001e2c <??ZbZclAttrAppendList_18>
 8001e20:	6922      	ldr	r2, [r4, #16]
 8001e22:	68e1      	ldr	r1, [r4, #12]
 8001e24:	68a0      	ldr	r0, [r4, #8]
 8001e26:	7880      	ldrb	r0, [r0, #2]
 8001e28:	f7fe fdfa 	bl	8000a20 <ZbZclAttrDefaultValue>

08001e2c <??ZbZclAttrAppendList_18>:
 8001e2c:	f118 0801 	adds.w	r8, r8, #1
 8001e30:	e73e      	b.n	8001cb0 <??ZbZclAttrAppendList_3>

08001e32 <??ZbZclAttrAppendList_4>:
 8001e32:	0038      	movs	r0, r7
 8001e34:	f000 ff3a 	bl	8002cac <zcl_reporting_create_default_reports>
 8001e38:	2000      	movs	r0, #0

08001e3a <??ZbZclAttrAppendList_2>:
 8001e3a:	b00b      	add	sp, #44	@ 0x2c
 8001e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001e40 <ZbZclAttrCallbackExec>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	0004      	movs	r4, r0
 8001e44:	000d      	movs	r5, r1
 8001e46:	0016      	movs	r6, r2
 8001e48:	68a8      	ldr	r0, [r5, #8]
 8001e4a:	68c0      	ldr	r0, [r0, #12]
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	d005      	beq.n	8001e5c <??ZbZclAttrCallbackExec_0>
 8001e50:	0031      	movs	r1, r6
 8001e52:	0020      	movs	r0, r4
 8001e54:	68aa      	ldr	r2, [r5, #8]
 8001e56:	68d2      	ldr	r2, [r2, #12]
 8001e58:	4790      	blx	r2
 8001e5a:	e000      	b.n	8001e5e <??ZbZclAttrCallbackExec_1>

08001e5c <??ZbZclAttrCallbackExec_0>:
 8001e5c:	2001      	movs	r0, #1

08001e5e <??ZbZclAttrCallbackExec_1>:
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}

08001e60 <ZbZclAttrFreeAttr>:
 8001e60:	b538      	push	{r3, r4, r5, lr}
 8001e62:	0004      	movs	r4, r0
 8001e64:	000d      	movs	r5, r1
 8001e66:	68a8      	ldr	r0, [r5, #8]
 8001e68:	7900      	ldrb	r0, [r0, #4]
 8001e6a:	0780      	lsls	r0, r0, #30
 8001e6c:	d50b      	bpl.n	8001e86 <??ZbZclAttrFreeAttr_0>
 8001e6e:	2200      	movs	r2, #0
 8001e70:	68a8      	ldr	r0, [r5, #8]
 8001e72:	8801      	ldrh	r1, [r0, #0]
 8001e74:	0020      	movs	r0, r4
 8001e76:	f000 fdfd 	bl	8002a74 <zcl_cluster_attr_report_delete>
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	68a8      	ldr	r0, [r5, #8]
 8001e7e:	8801      	ldrh	r1, [r0, #0]
 8001e80:	0020      	movs	r0, r4
 8001e82:	f000 fdf7 	bl	8002a74 <zcl_cluster_attr_report_delete>

08001e86 <??ZbZclAttrFreeAttr_0>:
 8001e86:	6868      	ldr	r0, [r5, #4]
 8001e88:	6829      	ldr	r1, [r5, #0]
 8001e8a:	6048      	str	r0, [r1, #4]
 8001e8c:	6828      	ldr	r0, [r5, #0]
 8001e8e:	6869      	ldr	r1, [r5, #4]
 8001e90:	6008      	str	r0, [r1, #0]
 8001e92:	602d      	str	r5, [r5, #0]
 8001e94:	606d      	str	r5, [r5, #4]
 8001e96:	2300      	movs	r3, #0
 8001e98:	a202      	add	r2, pc, #8	@ (adr r2, 8001ea4 <??DataTable1>)
 8001e9a:	0029      	movs	r1, r5
 8001e9c:	68a0      	ldr	r0, [r4, #8]
 8001e9e:	f00c fe65 	bl	800eb6c <zb_heap_free>
 8001ea2:	bd31      	pop	{r0, r4, r5, pc}

08001ea4 <??DataTable1>:
 8001ea4:	0000 0000                                   ....

08001ea8 <ZbZclAttrFreeList>:
 8001ea8:	b570      	push	{r4, r5, r6, lr}
 8001eaa:	0005      	movs	r5, r0

08001eac <??ZbZclAttrFreeList_0>:
 8001eac:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8001eae:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8001eb2:	4288      	cmp	r0, r1
 8001eb4:	d001      	beq.n	8001eba <??ZbZclAttrFreeList_1>
 8001eb6:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8001eb8:	e000      	b.n	8001ebc <??ZbZclAttrFreeList_2>

08001eba <??ZbZclAttrFreeList_1>:
 8001eba:	2400      	movs	r4, #0

08001ebc <??ZbZclAttrFreeList_2>:
 8001ebc:	2c00      	cmp	r4, #0
 8001ebe:	d005      	beq.n	8001ecc <??ZbZclAttrFreeList_3>

08001ec0 <??ZbZclAttrFreeList_4>:
 8001ec0:	0026      	movs	r6, r4
 8001ec2:	0031      	movs	r1, r6
 8001ec4:	0028      	movs	r0, r5
 8001ec6:	f7ff ffcb 	bl	8001e60 <ZbZclAttrFreeAttr>
 8001eca:	e7ef      	b.n	8001eac <??ZbZclAttrFreeList_0>

08001ecc <??ZbZclAttrFreeList_3>:
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ed0 <zcl_reporting_send_conf>:
 8001ed0:	000b      	movs	r3, r1
 8001ed2:	7e02      	ldrb	r2, [r0, #24]
 8001ed4:	2a00      	cmp	r2, #0
 8001ed6:	d004      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ed8:	7e02      	ldrb	r2, [r0, #24]
 8001eda:	2aa4      	cmp	r2, #164	@ 0xa4
 8001edc:	d001      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ede:	7e02      	ldrb	r2, [r0, #24]
 8001ee0:	2aa3      	cmp	r2, #163	@ 0xa3

08001ee2 <??zcl_reporting_send_conf_0>:
 8001ee2:	4770      	bx	lr

08001ee4 <report_command_timer>:
 8001ee4:	b570      	push	{r4, r5, r6, lr}
 8001ee6:	0004      	movs	r4, r0
 8001ee8:	000d      	movs	r5, r1
 8001eea:	002e      	movs	r6, r5
 8001eec:	f116 0108 	adds.w	r1, r6, #8
 8001ef0:	6830      	ldr	r0, [r6, #0]
 8001ef2:	f000 f852 	bl	8001f9a <zcl_reporting_send_report>
 8001ef6:	6870      	ldr	r0, [r6, #4]
 8001ef8:	f00c fc02 	bl	800e700 <ZbTimerFree>
 8001efc:	2300      	movs	r3, #0
 8001efe:	a2cf      	add	r2, pc, #828	@ (adr r2, 800223c <??DataTable4>)
 8001f00:	0031      	movs	r1, r6
 8001f02:	6830      	ldr	r0, [r6, #0]
 8001f04:	6880      	ldr	r0, [r0, #8]
 8001f06:	f00c fe31 	bl	800eb6c <zb_heap_free>
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}

08001f0c <zcl_reporting_queue_report>:
 8001f0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f10:	0006      	movs	r6, r0
 8001f12:	000f      	movs	r7, r1
 8001f14:	0014      	movs	r4, r2
 8001f16:	2c00      	cmp	r4, #0
 8001f18:	d104      	bne.n	8001f24 <??zcl_reporting_queue_report_0>
 8001f1a:	0039      	movs	r1, r7
 8001f1c:	0030      	movs	r0, r6
 8001f1e:	f000 f83c 	bl	8001f9a <zcl_reporting_send_report>
 8001f22:	e037      	b.n	8001f94 <??zcl_reporting_queue_report_1>

08001f24 <??zcl_reporting_queue_report_0>:
 8001f24:	f20f 3814 	addw	r8, pc, #788	@ 0x314
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4642      	mov	r2, r8
 8001f2c:	2198      	movs	r1, #152	@ 0x98
 8001f2e:	68b0      	ldr	r0, [r6, #8]
 8001f30:	f00c fe0d 	bl	800eb4e <zb_heap_alloc>
 8001f34:	0005      	movs	r5, r0
 8001f36:	2d00      	cmp	r5, #0
 8001f38:	d101      	bne.n	8001f3e <??zcl_reporting_queue_report_2>
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	e02b      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f3e <??zcl_reporting_queue_report_2>:
 8001f3e:	f05f 0998 	movs.w	r9, #152	@ 0x98
 8001f42:	f05f 0a00 	movs.w	sl, #0
 8001f46:	46ab      	mov	fp, r5
 8001f48:	4652      	mov	r2, sl
 8001f4a:	4649      	mov	r1, r9
 8001f4c:	4658      	mov	r0, fp
 8001f4e:	f002 fcb0 	bl	80048b2 <__aeabi_memset>
 8001f52:	002a      	movs	r2, r5
 8001f54:	f8df 1c98 	ldr.w	r1, [pc, #3224]	@ 8002bf0 <??DataTable9>
 8001f58:	68b0      	ldr	r0, [r6, #8]
 8001f5a:	f00c fb7f 	bl	800e65c <ZbTimerAlloc>
 8001f5e:	6068      	str	r0, [r5, #4]
 8001f60:	6868      	ldr	r0, [r5, #4]
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d107      	bne.n	8001f76 <??zcl_reporting_queue_report_4>
 8001f66:	2300      	movs	r3, #0
 8001f68:	4642      	mov	r2, r8
 8001f6a:	0029      	movs	r1, r5
 8001f6c:	68b0      	ldr	r0, [r6, #8]
 8001f6e:	f00c fdfd 	bl	800eb6c <zb_heap_free>
 8001f72:	2000      	movs	r0, #0
 8001f74:	e00f      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f76 <??zcl_reporting_queue_report_4>:
 8001f76:	602e      	str	r6, [r5, #0]
 8001f78:	f05f 0890 	movs.w	r8, #144	@ 0x90
 8001f7c:	46b9      	mov	r9, r7
 8001f7e:	f115 0a08 	adds.w	sl, r5, #8
 8001f82:	4642      	mov	r2, r8
 8001f84:	4649      	mov	r1, r9
 8001f86:	4650      	mov	r0, sl
 8001f88:	f00d febf 	bl	800fd0a <__aeabi_memcpy>
 8001f8c:	0021      	movs	r1, r4
 8001f8e:	6868      	ldr	r0, [r5, #4]
 8001f90:	f00c fbea 	bl	800e768 <ZbTimerReset>

08001f94 <??zcl_reporting_queue_report_1>:
 8001f94:	2001      	movs	r0, #1

08001f96 <??zcl_reporting_queue_report_3>:
 8001f96:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001f9a <zcl_reporting_send_report>:
 8001f9a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9e:	b0cc      	sub	sp, #304	@ 0x130
 8001fa0:	0005      	movs	r5, r0
 8001fa2:	000e      	movs	r6, r1
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f88d 0004 	strb.w	r0, [sp, #4]
 8001fac:	8a28      	ldrh	r0, [r5, #16]
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	d001      	beq.n	8001fb6 <??zcl_reporting_send_report_0>
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	e000      	b.n	8001fb8 <??zcl_reporting_send_report_1>

08001fb6 <??zcl_reporting_send_report_0>:
 8001fb6:	2000      	movs	r0, #0

08001fb8 <??zcl_reporting_send_report_1>:
 8001fb8:	f88d 0005 	strb.w	r0, [sp, #5]
 8001fbc:	8a28      	ldrh	r0, [r5, #16]
 8001fbe:	f8ad 0008 	strh.w	r0, [sp, #8]
 8001fc2:	7f28      	ldrb	r0, [r5, #28]
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d103      	bne.n	8001fd0 <??zcl_reporting_send_report_2>
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f88d 0006 	strb.w	r0, [sp, #6]
 8001fce:	e002      	b.n	8001fd6 <??zcl_reporting_send_report_3>

08001fd0 <??zcl_reporting_send_report_2>:
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f88d 0006 	strb.w	r0, [sp, #6]

08001fd6 <??zcl_reporting_send_report_3>:
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	f88d 0007 	strb.w	r0, [sp, #7]
 8001fdc:	f00c fc8c 	bl	800e8f8 <ZbZclGetNextSeqnum>
 8001fe0:	f88d 000a 	strb.w	r0, [sp, #10]
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f88d 000b 	strb.w	r0, [sp, #11]
 8001fea:	2205      	movs	r2, #5
 8001fec:	a903      	add	r1, sp, #12
 8001fee:	a801      	add	r0, sp, #4
 8001ff0:	f001 ff06 	bl	8003e00 <ZbZclAppendHeader>
 8001ff4:	0007      	movs	r7, r0
 8001ff6:	2f01      	cmp	r7, #1
 8001ff8:	f2c0 8093 	blt.w	8002122 <??zcl_reporting_send_report_4>

08001ffc <??zcl_reporting_send_report_5>:
 8001ffc:	a91a      	add	r1, sp, #104	@ 0x68
 8001ffe:	a803      	add	r0, sp, #12
 8002000:	0022      	movs	r2, r4
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
 8002008:	0038      	movs	r0, r7
 800200a:	b2c0      	uxtb	r0, r0
 800200c:	aa1a      	add	r2, sp, #104	@ 0x68
 800200e:	0023      	movs	r3, r4
 8002010:	b2db      	uxtb	r3, r3
 8002012:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002016:	6050      	str	r0, [r2, #4]
 8002018:	1c64      	adds	r4, r4, #1
 800201a:	2000      	movs	r0, #0
 800201c:	4680      	mov	r8, r0

0800201e <??zcl_reporting_send_report_6>:
 800201e:	f1b8 0f0c 	cmp.w	r8, #12
 8002022:	d22e      	bcs.n	8002082 <??zcl_reporting_send_report_7>
 8002024:	220c      	movs	r2, #12
 8002026:	fb02 f008 	mul.w	r0, r2, r8
 800202a:	4430      	add	r0, r6
 800202c:	7a00      	ldrb	r0, [r0, #8]
 800202e:	2800      	cmp	r0, #0
 8002030:	d027      	beq.n	8002082 <??zcl_reporting_send_report_7>

08002032 <??zcl_reporting_send_report_8>:
 8002032:	fb02 f008 	mul.w	r0, r2, r8
 8002036:	4430      	add	r0, r6
 8002038:	3009      	adds	r0, #9
 800203a:	0023      	movs	r3, r4
 800203c:	b2db      	uxtb	r3, r3
 800203e:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002042:	2003      	movs	r0, #3
 8002044:	ab1a      	add	r3, sp, #104	@ 0x68
 8002046:	46a4      	mov	ip, r4
 8002048:	fa5f fc8c 	uxtb.w	ip, ip
 800204c:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8002050:	6058      	str	r0, [r3, #4]
 8002052:	1c64      	adds	r4, r4, #1
 8002054:	fb02 f008 	mul.w	r0, r2, r8
 8002058:	4430      	add	r0, r6
 800205a:	6840      	ldr	r0, [r0, #4]
 800205c:	0023      	movs	r3, r4
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002064:	fb02 f208 	mul.w	r2, r2, r8
 8002068:	eb06 0002 	add.w	r0, r6, r2
 800206c:	7a00      	ldrb	r0, [r0, #8]
 800206e:	aa1a      	add	r2, sp, #104	@ 0x68
 8002070:	0023      	movs	r3, r4
 8002072:	b2db      	uxtb	r3, r3
 8002074:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002078:	6050      	str	r0, [r2, #4]
 800207a:	1c64      	adds	r4, r4, #1
 800207c:	f118 0801 	adds.w	r8, r8, #1
 8002080:	e7cd      	b.n	800201e <??zcl_reporting_send_report_6>

08002082 <??zcl_reporting_send_report_7>:
 8002082:	2200      	movs	r2, #0
 8002084:	a906      	add	r1, sp, #24
 8002086:	0028      	movs	r0, r5
 8002088:	f001 fe0b 	bl	8003ca2 <ZbZclClusterInitApsdeReq>
 800208c:	a806      	add	r0, sp, #24
 800208e:	f8df 1b68 	ldr.w	r1, [pc, #2920]	@ 8002bf8 <??DataTable9_2>
 8002092:	6809      	ldr	r1, [r1, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	f00d fe38 	bl	800fd0a <__aeabi_memcpy>
 800209a:	2001      	movs	r0, #1
 800209c:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020a0:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020a4:	f050 0004 	orrs.w	r0, r0, #4
 80020a8:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020ac:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020b0:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 80020b4:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020b8:	7ca8      	ldrb	r0, [r5, #18]
 80020ba:	28ab      	cmp	r0, #171	@ 0xab
 80020bc:	d005      	beq.n	80020ca <??zcl_reporting_send_report_9>
 80020be:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020c2:	f050 0002 	orrs.w	r0, r0, #2
 80020c6:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c

080020ca <??zcl_reporting_send_report_9>:
 80020ca:	2001      	movs	r0, #1
 80020cc:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 80020d0:	2000      	movs	r0, #0
 80020d2:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 80020d6:	a81a      	add	r0, sp, #104	@ 0x68
 80020d8:	900c      	str	r0, [sp, #48]	@ 0x30
 80020da:	0020      	movs	r0, r4
 80020dc:	b2c0      	uxtb	r0, r0
 80020de:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80020e2:	68ab      	ldr	r3, [r5, #8]
 80020e4:	f8df 2b14 	ldr.w	r2, [pc, #2836]	@ 8002bfc <??DataTable9_3>
 80020e8:	a906      	add	r1, sp, #24
 80020ea:	68a8      	ldr	r0, [r5, #8]
 80020ec:	f00c f964 	bl	800e3b8 <ZbApsdeDataReqCallback>
 80020f0:	f88d 0000 	strb.w	r0, [sp]
 80020f4:	f89d 0000 	ldrb.w	r0, [sp]
 80020f8:	2800      	cmp	r0, #0
 80020fa:	d012      	beq.n	8002122 <??zcl_reporting_send_report_4>
 80020fc:	f05f 0920 	movs.w	r9, #32
 8002100:	f05f 0a00 	movs.w	sl, #0
 8002104:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8002108:	4652      	mov	r2, sl
 800210a:	4649      	mov	r1, r9
 800210c:	4658      	mov	r0, fp
 800210e:	f002 fbd0 	bl	80048b2 <__aeabi_memset>
 8002112:	f89d 0000 	ldrb.w	r0, [sp]
 8002116:	f88d 0060 	strb.w	r0, [sp, #96]	@ 0x60
 800211a:	68a9      	ldr	r1, [r5, #8]
 800211c:	a812      	add	r0, sp, #72	@ 0x48
 800211e:	f7ff fed7 	bl	8001ed0 <zcl_reporting_send_conf>

08002122 <??zcl_reporting_send_report_4>:
 8002122:	f05f 0900 	movs.w	r9, #0

08002126 <??zcl_reporting_send_report_10>:
 8002126:	f1b9 0f0c 	cmp.w	r9, #12
 800212a:	d21e      	bcs.n	800216a <??zcl_reporting_send_report_11>
 800212c:	f05f 080c 	movs.w	r8, #12
 8002130:	fb08 f009 	mul.w	r0, r8, r9
 8002134:	4430      	add	r0, r6
 8002136:	6840      	ldr	r0, [r0, #4]
 8002138:	2800      	cmp	r0, #0
 800213a:	d016      	beq.n	800216a <??zcl_reporting_send_report_11>

0800213c <??zcl_reporting_send_report_12>:
 800213c:	2300      	movs	r3, #0
 800213e:	a23f      	add	r2, pc, #252	@ (adr r2, 800223c <??DataTable4>)
 8002140:	fb08 f009 	mul.w	r0, r8, r9
 8002144:	4430      	add	r0, r6
 8002146:	6841      	ldr	r1, [r0, #4]
 8002148:	68a8      	ldr	r0, [r5, #8]
 800214a:	f00c fd0f 	bl	800eb6c <zb_heap_free>
 800214e:	2000      	movs	r0, #0
 8002150:	fb08 f109 	mul.w	r1, r8, r9
 8002154:	4431      	add	r1, r6
 8002156:	6048      	str	r0, [r1, #4]
 8002158:	2000      	movs	r0, #0
 800215a:	fb08 f809 	mul.w	r8, r8, r9
 800215e:	eb06 0108 	add.w	r1, r6, r8
 8002162:	7208      	strb	r0, [r1, #8]
 8002164:	f119 0901 	adds.w	r9, r9, #1
 8002168:	e7dd      	b.n	8002126 <??zcl_reporting_send_report_10>

0800216a <??zcl_reporting_send_report_11>:
 800216a:	b04d      	add	sp, #308	@ 0x134
 800216c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002170 <zcl_report_check_time>:
 8002170:	4281      	cmp	r1, r0
 8002172:	d201      	bcs.n	8002178 <??zcl_report_check_time_0>
 8002174:	0008      	movs	r0, r1
 8002176:	e7ff      	b.n	8002178 <??zcl_report_check_time_0>

08002178 <??zcl_report_check_time_0>:
 8002178:	4770      	bx	lr

0800217a <zcl_report_kick>:
 800217a:	b538      	push	{r3, r4, r5, lr}
 800217c:	0004      	movs	r4, r0
 800217e:	000d      	movs	r5, r1
 8002180:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002182:	2800      	cmp	r0, #0
 8002184:	d101      	bne.n	800218a <??zcl_report_kick_0>
 8002186:	2000      	movs	r0, #0
 8002188:	e00d      	b.n	80021a6 <??zcl_report_kick_1>

0800218a <??zcl_report_kick_0>:
 800218a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 800218e:	2800      	cmp	r0, #0
 8002190:	d001      	beq.n	8002196 <??zcl_report_kick_2>
 8002192:	2001      	movs	r0, #1
 8002194:	e007      	b.n	80021a6 <??zcl_report_kick_1>

08002196 <??zcl_report_kick_2>:
 8002196:	2001      	movs	r0, #1
 8002198:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
 800219c:	0029      	movs	r1, r5
 800219e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80021a0:	f00c fae2 	bl	800e768 <ZbTimerReset>
 80021a4:	2001      	movs	r0, #1

080021a6 <??zcl_report_kick_1>:
 80021a6:	bd32      	pop	{r1, r4, r5, pc}

080021a8 <ZbZclAttrReportKick>:
 80021a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021aa:	0004      	movs	r4, r0
 80021ac:	000d      	movs	r5, r1
 80021ae:	0016      	movs	r6, r2
 80021b0:	001f      	movs	r7, r3
 80021b2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d001      	beq.n	80021bc <??ZbZclAttrReportKick_0>
 80021b8:	2001      	movs	r0, #1
 80021ba:	e010      	b.n	80021de <??ZbZclAttrReportKick_1>

080021bc <??ZbZclAttrReportKick_0>:
 80021bc:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
 80021c0:	6426      	str	r6, [r4, #64]	@ 0x40
 80021c2:	6467      	str	r7, [r4, #68]	@ 0x44
 80021c4:	2100      	movs	r1, #0
 80021c6:	0020      	movs	r0, r4
 80021c8:	f7ff ffd7 	bl	800217a <zcl_report_kick>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d105      	bne.n	80021dc <??ZbZclAttrReportKick_2>
 80021d0:	2000      	movs	r0, #0
 80021d2:	6420      	str	r0, [r4, #64]	@ 0x40
 80021d4:	2000      	movs	r0, #0
 80021d6:	6460      	str	r0, [r4, #68]	@ 0x44
 80021d8:	2001      	movs	r0, #1
 80021da:	e000      	b.n	80021de <??ZbZclAttrReportKick_1>

080021dc <??ZbZclAttrReportKick_2>:
 80021dc:	2000      	movs	r0, #0

080021de <??ZbZclAttrReportKick_1>:
 80021de:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080021e0 <zcl_report_append_attr>:
 80021e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e4:	0004      	movs	r4, r0
 80021e6:	000d      	movs	r5, r1
 80021e8:	0016      	movs	r6, r2
 80021ea:	001f      	movs	r7, r3
 80021ec:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 80021f0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80021f4:	2300      	movs	r3, #0
 80021f6:	a211      	add	r2, pc, #68	@ (adr r2, 800223c <??DataTable4>)
 80021f8:	4649      	mov	r1, r9
 80021fa:	0020      	movs	r0, r4
 80021fc:	f00c fca7 	bl	800eb4e <zb_heap_alloc>
 8002200:	6068      	str	r0, [r5, #4]
 8002202:	6868      	ldr	r0, [r5, #4]
 8002204:	2800      	cmp	r0, #0
 8002206:	d101      	bne.n	800220c <??zcl_report_append_attr_0>
 8002208:	2000      	movs	r0, #0
 800220a:	e014      	b.n	8002236 <??zcl_report_append_attr_1>

0800220c <??zcl_report_append_attr_0>:
 800220c:	f8cd 9000 	str.w	r9, [sp]
 8002210:	46c2      	mov	sl, r8
 8002212:	f8d5 b004 	ldr.w	fp, [r5, #4]
 8002216:	9a00      	ldr	r2, [sp, #0]
 8002218:	4651      	mov	r1, sl
 800221a:	4658      	mov	r0, fp
 800221c:	f00d fd75 	bl	800fd0a <__aeabi_memcpy>
 8002220:	f885 9008 	strb.w	r9, [r5, #8]
 8002224:	802e      	strh	r6, [r5, #0]
 8002226:	0031      	movs	r1, r6
 8002228:	b289      	uxth	r1, r1
 800222a:	f115 0009 	adds.w	r0, r5, #9
 800222e:	f001 fe7b 	bl	8003f28 <putle16>
 8002232:	72ef      	strb	r7, [r5, #11]
 8002234:	2001      	movs	r0, #1

08002236 <??zcl_report_append_attr_1>:
 8002236:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800223c <??DataTable4>:
 800223c:	0000 0000                                   ....

08002240 <zcl_cluster_report_check_timeout>:
 8002240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002244:	0006      	movs	r6, r0
 8002246:	000f      	movs	r7, r1
 8002248:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 800224a:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 800224e:	4288      	cmp	r0, r1
 8002250:	d001      	beq.n	8002256 <??zcl_cluster_report_check_timeout_0>
 8002252:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002254:	e000      	b.n	8002258 <??zcl_cluster_report_check_timeout_1>

08002256 <??zcl_cluster_report_check_timeout_0>:
 8002256:	2000      	movs	r0, #0

08002258 <??zcl_cluster_report_check_timeout_1>:
 8002258:	2800      	cmp	r0, #0
 800225a:	d101      	bne.n	8002260 <??zcl_cluster_report_check_timeout_2>
 800225c:	2000      	movs	r0, #0
 800225e:	e042      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

08002260 <??zcl_cluster_report_check_timeout_2>:
 8002260:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002262:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 8002266:	4288      	cmp	r0, r1
 8002268:	d001      	beq.n	800226e <??zcl_cluster_report_check_timeout_4>
 800226a:	6b35      	ldr	r5, [r6, #48]	@ 0x30
 800226c:	e000      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

0800226e <??zcl_cluster_report_check_timeout_4>:
 800226e:	2500      	movs	r5, #0

08002270 <??zcl_cluster_report_check_timeout_5>:
 8002270:	2d00      	cmp	r5, #0
 8002272:	d037      	beq.n	80022e4 <??zcl_cluster_report_check_timeout_6>
 8002274:	46a8      	mov	r8, r5
 8002276:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 800227a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800227e:	4288      	cmp	r0, r1
 8002280:	d027      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

08002282 <??zcl_cluster_report_check_timeout_8>:
 8002282:	f8b8 0020 	ldrh.w	r0, [r8, #32]
 8002286:	2800      	cmp	r0, #0
 8002288:	d00e      	beq.n	80022a8 <??zcl_cluster_report_check_timeout_9>
 800228a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800228e:	f8b8 9020 	ldrh.w	r9, [r8, #32]
 8002292:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002296:	fb00 1909 	mla	r9, r0, r9, r1
 800229a:	4649      	mov	r1, r9
 800229c:	0038      	movs	r0, r7
 800229e:	f00c fa93 	bl	800e7c8 <ZbTimeoutRemaining>
 80022a2:	0004      	movs	r4, r0
 80022a4:	2c00      	cmp	r4, #0
 80022a6:	d114      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022a8 <??zcl_cluster_report_check_timeout_9>:
 80022a8:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 80022ac:	2800      	cmp	r0, #0
 80022ae:	d010      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022b0 <??zcl_cluster_report_check_timeout_10>:
 80022b0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80022b4:	f8b8 9022 	ldrh.w	r9, [r8, #34]	@ 0x22
 80022b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022bc:	fb00 1909 	mla	r9, r0, r9, r1
 80022c0:	4649      	mov	r1, r9
 80022c2:	0038      	movs	r0, r7
 80022c4:	f00c fa80 	bl	800e7c8 <ZbTimeoutRemaining>
 80022c8:	0004      	movs	r4, r0
 80022ca:	2c00      	cmp	r4, #0
 80022cc:	d101      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022ce <??zcl_cluster_report_check_timeout_11>:
 80022ce:	2001      	movs	r0, #1
 80022d0:	e009      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

080022d2 <??zcl_cluster_report_check_timeout_7>:
 80022d2:	6828      	ldr	r0, [r5, #0]
 80022d4:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 80022d8:	4288      	cmp	r0, r1
 80022da:	d001      	beq.n	80022e0 <??zcl_cluster_report_check_timeout_12>
 80022dc:	682d      	ldr	r5, [r5, #0]
 80022de:	e7c7      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e0 <??zcl_cluster_report_check_timeout_12>:
 80022e0:	2500      	movs	r5, #0
 80022e2:	e7c5      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e4 <??zcl_cluster_report_check_timeout_6>:
 80022e4:	2000      	movs	r0, #0

080022e6 <??zcl_cluster_report_check_timeout_3>:
 80022e6:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

080022ec <zcl_cluster_reports_timer>:
 80022ec:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022f0:	b081      	sub	sp, #4
 80022f2:	ed2d 8b04 	vpush	{d8-d9}
 80022f6:	b0b0      	sub	sp, #192	@ 0xc0
 80022f8:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 80022fa:	9003      	str	r0, [sp, #12]
 80022fc:	2000      	movs	r0, #0
 80022fe:	9005      	str	r0, [sp, #20]
 8002300:	2000      	movs	r0, #0
 8002302:	9007      	str	r0, [sp, #28]
 8002304:	f8df 08f8 	ldr.w	r0, [pc, #2296]	@ 8002c00 <??DataTable9_4>
 8002308:	9006      	str	r0, [sp, #24]
 800230a:	2000      	movs	r0, #0
 800230c:	f88d 0010 	strb.w	r0, [sp, #16]
 8002310:	f05f 0b00 	movs.w	fp, #0
 8002314:	9803      	ldr	r0, [sp, #12]
 8002316:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800231a:	f88d 000b 	strb.w	r0, [sp, #11]
 800231e:	2000      	movs	r0, #0
 8002320:	f88d 000a 	strb.w	r0, [sp, #10]
 8002324:	2000      	movs	r0, #0
 8002326:	9903      	ldr	r1, [sp, #12]
 8002328:	f881 003d 	strb.w	r0, [r1, #61]	@ 0x3d
 800232c:	2000      	movs	r0, #0
 800232e:	9903      	ldr	r1, [sp, #12]
 8002330:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 8002334:	9803      	ldr	r0, [sp, #12]
 8002336:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002338:	9903      	ldr	r1, [sp, #12]
 800233a:	3130      	adds	r1, #48	@ 0x30
 800233c:	4288      	cmp	r0, r1
 800233e:	d002      	beq.n	8002346 <??zcl_cluster_reports_timer_1>
 8002340:	9803      	ldr	r0, [sp, #12]
 8002342:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002344:	e000      	b.n	8002348 <??zcl_cluster_reports_timer_2>

08002346 <??zcl_cluster_reports_timer_1>:
 8002346:	2000      	movs	r0, #0

08002348 <??zcl_cluster_reports_timer_2>:
 8002348:	2800      	cmp	r0, #0
 800234a:	f000 81f7 	beq.w	800273c <??zcl_cluster_reports_timer_3>

0800234e <??zcl_cluster_reports_timer_4>:
 800234e:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002350:	f00c fabf 	bl	800e8d2 <ZbZclUptime>
 8002354:	9009      	str	r0, [sp, #36]	@ 0x24
 8002356:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002358:	9803      	ldr	r0, [sp, #12]
 800235a:	f7ff ff71 	bl	8002240 <zcl_cluster_report_check_timeout>
 800235e:	2800      	cmp	r0, #0
 8002360:	d004      	beq.n	800236c <??zcl_cluster_reports_timer_5>
 8002362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002364:	f510 707a 	adds.w	r0, r0, #1000	@ 0x3e8
 8002368:	900b      	str	r0, [sp, #44]	@ 0x2c
 800236a:	e001      	b.n	8002370 <??zcl_cluster_reports_timer_6>

0800236c <??zcl_cluster_reports_timer_5>:
 800236c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800236e:	900b      	str	r0, [sp, #44]	@ 0x2c

08002370 <??zcl_cluster_reports_timer_6>:
 8002370:	2490      	movs	r4, #144	@ 0x90
 8002372:	2500      	movs	r5, #0
 8002374:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 8002378:	002a      	movs	r2, r5
 800237a:	0021      	movs	r1, r4
 800237c:	4640      	mov	r0, r8
 800237e:	f002 fa98 	bl	80048b2 <__aeabi_memset>
 8002382:	2000      	movs	r0, #0
 8002384:	4682      	mov	sl, r0
 8002386:	2000      	movs	r0, #0
 8002388:	f88d 0008 	strb.w	r0, [sp, #8]
 800238c:	9803      	ldr	r0, [sp, #12]
 800238e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002390:	9903      	ldr	r1, [sp, #12]
 8002392:	3130      	adds	r1, #48	@ 0x30
 8002394:	4288      	cmp	r0, r1
 8002396:	d002      	beq.n	800239e <??zcl_cluster_reports_timer_7>
 8002398:	9803      	ldr	r0, [sp, #12]
 800239a:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 800239c:	e000      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800239e <??zcl_cluster_reports_timer_7>:
 800239e:	2600      	movs	r6, #0

080023a0 <??zcl_cluster_reports_timer_8>:
 80023a0:	2e00      	cmp	r6, #0
 80023a2:	f000 817b 	beq.w	800269c <??zcl_cluster_reports_timer_9>
 80023a6:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023aa:	f88d 0009 	strb.w	r0, [sp, #9]
 80023ae:	f8df 0850 	ldr.w	r0, [pc, #2128]	@ 8002c00 <??DataTable9_4>
 80023b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80023b4:	0037      	movs	r7, r6
 80023b6:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 80023b8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023bc:	4288      	cmp	r0, r1
 80023be:	f000 8164 	beq.w	800268a <??zcl_cluster_reports_timer_10>

080023c2 <??zcl_cluster_reports_timer_11>:
 80023c2:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d116      	bne.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ca:	8c38      	ldrh	r0, [r7, #32]
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d013      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023d0:	6939      	ldr	r1, [r7, #16]
 80023d2:	8c3c      	ldrh	r4, [r7, #32]
 80023d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023d8:	fb00 1404 	mla	r4, r0, r4, r1
 80023dc:	0021      	movs	r1, r4
 80023de:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80023e0:	f00c f9f2 	bl	800e7c8 <ZbTimeoutRemaining>
 80023e4:	9008      	str	r0, [sp, #32]
 80023e6:	9808      	ldr	r0, [sp, #32]
 80023e8:	2800      	cmp	r0, #0
 80023ea:	d005      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ec:	9908      	ldr	r1, [sp, #32]
 80023ee:	9806      	ldr	r0, [sp, #24]
 80023f0:	f7ff febe 	bl	8002170 <zcl_report_check_time>
 80023f4:	9006      	str	r0, [sp, #24]
 80023f6:	e148      	b.n	800268a <??zcl_cluster_reports_timer_10>

080023f8 <??zcl_cluster_reports_timer_12>:
 80023f8:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023fc:	2800      	cmp	r0, #0
 80023fe:	d115      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002400:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002402:	2800      	cmp	r0, #0
 8002404:	d012      	beq.n	800242c <??zcl_cluster_reports_timer_13>
 8002406:	6939      	ldr	r1, [r7, #16]
 8002408:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 800240a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800240e:	fb00 1404 	mla	r4, r0, r4, r1
 8002412:	0021      	movs	r1, r4
 8002414:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002416:	f00c f9d7 	bl	800e7c8 <ZbTimeoutRemaining>
 800241a:	900a      	str	r0, [sp, #40]	@ 0x28
 800241c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800241e:	2800      	cmp	r0, #0
 8002420:	d104      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002422:	2001      	movs	r0, #1
 8002424:	f88d 0009 	strb.w	r0, [sp, #9]
 8002428:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800242a:	6138      	str	r0, [r7, #16]

0800242c <??zcl_cluster_reports_timer_13>:
 800242c:	9803      	ldr	r0, [sp, #12]
 800242e:	8982      	ldrh	r2, [r0, #12]
 8002430:	9803      	ldr	r0, [sp, #12]
 8002432:	7b81      	ldrb	r1, [r0, #14]
 8002434:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002436:	f00c f8ca 	bl	800e5ce <ZbApsBindSrcExists>
 800243a:	2800      	cmp	r0, #0
 800243c:	d105      	bne.n	800244a <??zcl_cluster_reports_timer_14>
 800243e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002440:	9806      	ldr	r0, [sp, #24]
 8002442:	f7ff fe95 	bl	8002170 <zcl_report_check_time>
 8002446:	9006      	str	r0, [sp, #24]
 8002448:	e11f      	b.n	800268a <??zcl_cluster_reports_timer_10>

0800244a <??zcl_cluster_reports_timer_14>:
 800244a:	9805      	ldr	r0, [sp, #20]
 800244c:	2800      	cmp	r0, #0
 800244e:	d10b      	bne.n	8002468 <??zcl_cluster_reports_timer_15>
 8002450:	2300      	movs	r3, #0
 8002452:	a28a      	add	r2, pc, #552	@ (adr r2, 800267c <??zcl_cluster_reports_timer_0>)
 8002454:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002458:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800245a:	f00c fb78 	bl	800eb4e <zb_heap_alloc>
 800245e:	9005      	str	r0, [sp, #20]
 8002460:	9805      	ldr	r0, [sp, #20]
 8002462:	2800      	cmp	r0, #0
 8002464:	f000 816a 	beq.w	800273c <??zcl_cluster_reports_timer_3>

08002468 <??zcl_cluster_reports_timer_15>:
 8002468:	2000      	movs	r0, #0
 800246a:	9001      	str	r0, [sp, #4]
 800246c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002470:	9000      	str	r0, [sp, #0]
 8002472:	9b05      	ldr	r3, [sp, #20]
 8002474:	f10d 0211 	add.w	r2, sp, #17
 8002478:	89b9      	ldrh	r1, [r7, #12]
 800247a:	9803      	ldr	r0, [sp, #12]
 800247c:	f7fd ffb3 	bl	80003e6 <ZbZclAttrRead>
 8002480:	2800      	cmp	r0, #0
 8002482:	d003      	beq.n	800248c <??zcl_cluster_reports_timer_16>
 8002484:	0038      	movs	r0, r7
 8002486:	f000 fb0a 	bl	8002a9e <zcl_reporting_disable>
 800248a:	e094      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

0800248c <??zcl_cluster_reports_timer_16>:
 800248c:	2300      	movs	r3, #0
 800248e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002492:	9905      	ldr	r1, [sp, #20]
 8002494:	f89d 0011 	ldrb.w	r0, [sp, #17]
 8002498:	f7fe fdcd 	bl	8001036 <ZbZclAttrParseLength>
 800249c:	9007      	str	r0, [sp, #28]
 800249e:	9807      	ldr	r0, [sp, #28]
 80024a0:	2800      	cmp	r0, #0
 80024a2:	d503      	bpl.n	80024ac <??zcl_cluster_reports_timer_18>
 80024a4:	0038      	movs	r0, r7
 80024a6:	f000 fafa 	bl	8002a9e <zcl_reporting_disable>
 80024aa:	e084      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024ac <??zcl_cluster_reports_timer_18>:
 80024ac:	9807      	ldr	r0, [sp, #28]
 80024ae:	2800      	cmp	r0, #0
 80024b0:	f000 8081 	beq.w	80025b6 <??zcl_cluster_reports_timer_17>

080024b4 <??zcl_cluster_reports_timer_19>:
 80024b4:	7bb8      	ldrb	r0, [r7, #14]
 80024b6:	2838      	cmp	r0, #56	@ 0x38
 80024b8:	db37      	blt.n	800252a <??zcl_cluster_reports_timer_20>
 80024ba:	7bb8      	ldrb	r0, [r7, #14]
 80024bc:	283b      	cmp	r0, #59	@ 0x3b
 80024be:	da34      	bge.n	800252a <??zcl_cluster_reports_timer_20>
 80024c0:	f10d 0201 	add.w	r2, sp, #1
 80024c4:	9905      	ldr	r1, [sp, #20]
 80024c6:	7bb8      	ldrb	r0, [r7, #14]
 80024c8:	f001 fec1 	bl	800424e <ZbZclParseFloat>
 80024cc:	eeb0 8a40 	vmov.f32	s16, s0
 80024d0:	eef0 8a60 	vmov.f32	s17, s1
 80024d4:	f89d 0001 	ldrb.w	r0, [sp, #1]
 80024d8:	2800      	cmp	r0, #0
 80024da:	d003      	beq.n	80024e4 <??zcl_cluster_reports_timer_21>
 80024dc:	0038      	movs	r0, r7
 80024de:	f000 fade 	bl	8002a9e <zcl_reporting_disable>
 80024e2:	e068      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024e4 <??zcl_cluster_reports_timer_21>:
 80024e4:	ec51 0b18 	vmov	r0, r1, d8
 80024e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ec:	f002 fa90 	bl	8004a10 <__aeabi_dsub>
 80024f0:	ec41 0b19 	vmov	d9, r0, r1
 80024f4:	ec51 0b19 	vmov	r0, r1, d9
 80024f8:	2200      	movs	r2, #0
 80024fa:	2300      	movs	r3, #0
 80024fc:	f002 fea0 	bl	8005240 <__aeabi_cdcmpeq>
 8002500:	d205      	bcs.n	800250e <??zcl_cluster_reports_timer_22>
 8002502:	ec51 0b19 	vmov	r0, r1, d9
 8002506:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800250a:	ec41 0b19 	vmov	d9, r0, r1

0800250e <??zcl_cluster_reports_timer_22>:
 800250e:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002512:	2800      	cmp	r0, #0
 8002514:	d106      	bne.n	8002524 <??zcl_cluster_reports_timer_23>
 8002516:	ec51 0b19 	vmov	r0, r1, d9
 800251a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800251e:	f002 fe8f 	bl	8005240 <__aeabi_cdcmpeq>
 8002522:	d348      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002524 <??zcl_cluster_reports_timer_23>:
 8002524:	ed87 8b06 	vstr	d8, [r7, #24]
 8002528:	e040      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800252a <??zcl_cluster_reports_timer_20>:
 800252a:	7bb8      	ldrb	r0, [r7, #14]
 800252c:	f7fe fe34 	bl	8001198 <ZbZclAttrIsAnalog>
 8002530:	2800      	cmp	r0, #0
 8002532:	d02b      	beq.n	800258c <??zcl_cluster_reports_timer_25>
 8002534:	466a      	mov	r2, sp
 8002536:	9905      	ldr	r1, [sp, #20]
 8002538:	7bb8      	ldrb	r0, [r7, #14]
 800253a:	f7fe ff2b 	bl	8001394 <ZbZclParseInteger>
 800253e:	0004      	movs	r4, r0
 8002540:	000d      	movs	r5, r1
 8002542:	f89d 0000 	ldrb.w	r0, [sp]
 8002546:	2800      	cmp	r0, #0
 8002548:	d003      	beq.n	8002552 <??zcl_cluster_reports_timer_26>
 800254a:	0038      	movs	r0, r7
 800254c:	f000 faa7 	bl	8002a9e <zcl_reporting_disable>
 8002550:	e031      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

08002552 <??zcl_cluster_reports_timer_26>:
 8002552:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002556:	ebb4 0800 	subs.w	r8, r4, r0
 800255a:	eb75 0901 	sbcs.w	r9, r5, r1
 800255e:	f1b9 0f00 	cmp.w	r9, #0
 8002562:	d503      	bpl.n	800256c <??zcl_cluster_reports_timer_27>
 8002564:	f1d8 0800 	rsbs	r8, r8, #0
 8002568:	eb79 0949 	sbcs.w	r9, r9, r9, lsl #1

0800256c <??zcl_cluster_reports_timer_27>:
 800256c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002570:	2800      	cmp	r0, #0
 8002572:	d108      	bne.n	8002586 <??zcl_cluster_reports_timer_28>
 8002574:	4640      	mov	r0, r8
 8002576:	4649      	mov	r1, r9
 8002578:	f002 fbd4 	bl	8004d24 <__aeabi_l2d>
 800257c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002580:	f002 fe5e 	bl	8005240 <__aeabi_cdcmpeq>
 8002584:	d317      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002586 <??zcl_cluster_reports_timer_28>:
 8002586:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800258a:	e00f      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800258c <??zcl_cluster_reports_timer_25>:
 800258c:	9a07      	ldr	r2, [sp, #28]
 800258e:	9905      	ldr	r1, [sp, #20]
 8002590:	2000      	movs	r0, #0
 8002592:	f00c faf9 	bl	800eb88 <WpanCrc>
 8002596:	0001      	movs	r1, r0
 8002598:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800259c:	2800      	cmp	r0, #0
 800259e:	d104      	bne.n	80025aa <??zcl_cluster_reports_timer_29>
 80025a0:	8b38      	ldrh	r0, [r7, #24]
 80025a2:	000a      	movs	r2, r1
 80025a4:	b292      	uxth	r2, r2
 80025a6:	4290      	cmp	r0, r2
 80025a8:	d005      	beq.n	80025b6 <??zcl_cluster_reports_timer_17>

080025aa <??zcl_cluster_reports_timer_29>:
 80025aa:	8339      	strh	r1, [r7, #24]

080025ac <??zcl_cluster_reports_timer_24>:
 80025ac:	2001      	movs	r0, #1
 80025ae:	f88d 0009 	strb.w	r0, [sp, #9]
 80025b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80025b4:	6138      	str	r0, [r7, #16]

080025b6 <??zcl_cluster_reports_timer_17>:
 80025b6:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80025ba:	2800      	cmp	r0, #0
 80025bc:	d060      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025be:	9807      	ldr	r0, [sp, #28]
 80025c0:	2800      	cmp	r0, #0
 80025c2:	d05d      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025c4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80025c8:	1c40      	adds	r0, r0, #1
 80025ca:	f88d 0010 	strb.w	r0, [sp, #16]
 80025ce:	4650      	mov	r0, sl
 80025d0:	b2c0      	uxtb	r0, r0
 80025d2:	280c      	cmp	r0, #12
 80025d4:	d007      	beq.n	80025e6 <??zcl_cluster_reports_timer_31>
 80025d6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80025da:	9907      	ldr	r1, [sp, #28]
 80025dc:	fa51 f080 	uxtab	r0, r1, r0
 80025e0:	1cc0      	adds	r0, r0, #3
 80025e2:	2837      	cmp	r0, #55	@ 0x37
 80025e4:	d314      	bcc.n	8002610 <??zcl_cluster_reports_timer_32>

080025e6 <??zcl_cluster_reports_timer_31>:
 80025e6:	465a      	mov	r2, fp
 80025e8:	a90c      	add	r1, sp, #48	@ 0x30
 80025ea:	9803      	ldr	r0, [sp, #12]
 80025ec:	f7ff fc8e 	bl	8001f0c <zcl_reporting_queue_report>
 80025f0:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80025f4:	2490      	movs	r4, #144	@ 0x90
 80025f6:	2500      	movs	r5, #0
 80025f8:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80025fc:	002a      	movs	r2, r5
 80025fe:	0021      	movs	r1, r4
 8002600:	4640      	mov	r0, r8
 8002602:	f002 f956 	bl	80048b2 <__aeabi_memset>
 8002606:	2000      	movs	r0, #0
 8002608:	4682      	mov	sl, r0
 800260a:	2000      	movs	r0, #0
 800260c:	f88d 0008 	strb.w	r0, [sp, #8]

08002610 <??zcl_cluster_reports_timer_32>:
 8002610:	9807      	ldr	r0, [sp, #28]
 8002612:	9001      	str	r0, [sp, #4]
 8002614:	9805      	ldr	r0, [sp, #20]
 8002616:	9000      	str	r0, [sp, #0]
 8002618:	7bbb      	ldrb	r3, [r7, #14]
 800261a:	89ba      	ldrh	r2, [r7, #12]
 800261c:	a90c      	add	r1, sp, #48	@ 0x30
 800261e:	4654      	mov	r4, sl
 8002620:	b2e4      	uxtb	r4, r4
 8002622:	200c      	movs	r0, #12
 8002624:	4344      	muls	r4, r0
 8002626:	4421      	add	r1, r4
 8002628:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800262a:	f7ff fdd9 	bl	80021e0 <zcl_report_append_attr>
 800262e:	2800      	cmp	r0, #0
 8002630:	d02b      	beq.n	800268a <??zcl_cluster_reports_timer_10>

08002632 <??zcl_cluster_reports_timer_33>:
 8002632:	f11a 0a01 	adds.w	sl, sl, #1
 8002636:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800263a:	9807      	ldr	r0, [sp, #28]
 800263c:	1841      	adds	r1, r0, r1
 800263e:	1cc9      	adds	r1, r1, #3
 8002640:	f88d 1008 	strb.w	r1, [sp, #8]
 8002644:	8c38      	ldrh	r0, [r7, #32]
 8002646:	2800      	cmp	r0, #0
 8002648:	d005      	beq.n	8002656 <??zcl_cluster_reports_timer_34>
 800264a:	8c39      	ldrh	r1, [r7, #32]
 800264c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002650:	4341      	muls	r1, r0
 8002652:	9108      	str	r1, [sp, #32]
 8002654:	e00b      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002656 <??zcl_cluster_reports_timer_34>:
 8002656:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002658:	2800      	cmp	r0, #0
 800265a:	d005      	beq.n	8002668 <??zcl_cluster_reports_timer_36>
 800265c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800265e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002662:	4341      	muls	r1, r0
 8002664:	9108      	str	r1, [sp, #32]
 8002666:	e002      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002668 <??zcl_cluster_reports_timer_36>:
 8002668:	f8df 0594 	ldr.w	r0, [pc, #1428]	@ 8002c00 <??DataTable9_4>
 800266c:	9008      	str	r0, [sp, #32]

0800266e <??zcl_cluster_reports_timer_35>:
 800266e:	9908      	ldr	r1, [sp, #32]
 8002670:	9806      	ldr	r0, [sp, #24]
 8002672:	f7ff fd7d 	bl	8002170 <zcl_report_check_time>
 8002676:	9006      	str	r0, [sp, #24]
 8002678:	e007      	b.n	800268a <??zcl_cluster_reports_timer_10>
 800267a:	bf00      	nop

0800267c <??zcl_cluster_reports_timer_0>:
 800267c:	0000 0000                                   ....

08002680 <??zcl_cluster_reports_timer_30>:
 8002680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002682:	9806      	ldr	r0, [sp, #24]
 8002684:	f7ff fd74 	bl	8002170 <zcl_report_check_time>
 8002688:	9006      	str	r0, [sp, #24]

0800268a <??zcl_cluster_reports_timer_10>:
 800268a:	6830      	ldr	r0, [r6, #0]
 800268c:	9903      	ldr	r1, [sp, #12]
 800268e:	3130      	adds	r1, #48	@ 0x30
 8002690:	4288      	cmp	r0, r1
 8002692:	d001      	beq.n	8002698 <??zcl_cluster_reports_timer_37>
 8002694:	6836      	ldr	r6, [r6, #0]
 8002696:	e683      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

08002698 <??zcl_cluster_reports_timer_37>:
 8002698:	2600      	movs	r6, #0
 800269a:	e681      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800269c <??zcl_cluster_reports_timer_9>:
 800269c:	9805      	ldr	r0, [sp, #20]
 800269e:	2800      	cmp	r0, #0
 80026a0:	d04c      	beq.n	800273c <??zcl_cluster_reports_timer_3>
 80026a2:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80026a6:	2800      	cmp	r0, #0
 80026a8:	d042      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 80026aa:	2001      	movs	r0, #1
 80026ac:	9007      	str	r0, [sp, #28]
 80026ae:	2001      	movs	r0, #1
 80026b0:	9905      	ldr	r1, [sp, #20]
 80026b2:	7008      	strb	r0, [r1, #0]
 80026b4:	4650      	mov	r0, sl
 80026b6:	b2c0      	uxtb	r0, r0
 80026b8:	280c      	cmp	r0, #12
 80026ba:	d007      	beq.n	80026cc <??zcl_cluster_reports_timer_39>
 80026bc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80026c0:	9907      	ldr	r1, [sp, #28]
 80026c2:	fa51 f080 	uxtab	r0, r1, r0
 80026c6:	1cc0      	adds	r0, r0, #3
 80026c8:	2837      	cmp	r0, #55	@ 0x37
 80026ca:	d314      	bcc.n	80026f6 <??zcl_cluster_reports_timer_40>

080026cc <??zcl_cluster_reports_timer_39>:
 80026cc:	465a      	mov	r2, fp
 80026ce:	a90c      	add	r1, sp, #48	@ 0x30
 80026d0:	9803      	ldr	r0, [sp, #12]
 80026d2:	f7ff fc1b 	bl	8001f0c <zcl_reporting_queue_report>
 80026d6:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80026da:	2490      	movs	r4, #144	@ 0x90
 80026dc:	2500      	movs	r5, #0
 80026de:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80026e2:	002a      	movs	r2, r5
 80026e4:	0021      	movs	r1, r4
 80026e6:	4640      	mov	r0, r8
 80026e8:	f002 f8e3 	bl	80048b2 <__aeabi_memset>
 80026ec:	2000      	movs	r0, #0
 80026ee:	4682      	mov	sl, r0
 80026f0:	2000      	movs	r0, #0
 80026f2:	f88d 0008 	strb.w	r0, [sp, #8]

080026f6 <??zcl_cluster_reports_timer_40>:
 80026f6:	9807      	ldr	r0, [sp, #28]
 80026f8:	9001      	str	r0, [sp, #4]
 80026fa:	9805      	ldr	r0, [sp, #20]
 80026fc:	9000      	str	r0, [sp, #0]
 80026fe:	2330      	movs	r3, #48	@ 0x30
 8002700:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002704:	a90c      	add	r1, sp, #48	@ 0x30
 8002706:	4654      	mov	r4, sl
 8002708:	b2e4      	uxtb	r4, r4
 800270a:	200c      	movs	r0, #12
 800270c:	4344      	muls	r4, r0
 800270e:	4421      	add	r1, r4
 8002710:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002712:	f7ff fd65 	bl	80021e0 <zcl_report_append_attr>
 8002716:	2800      	cmp	r0, #0
 8002718:	d001      	beq.n	800271e <??zcl_cluster_reports_timer_41>
 800271a:	f11a 0a01 	adds.w	sl, sl, #1

0800271e <??zcl_cluster_reports_timer_41>:
 800271e:	4650      	mov	r0, sl
 8002720:	b2c0      	uxtb	r0, r0
 8002722:	2800      	cmp	r0, #0
 8002724:	d004      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 8002726:	465a      	mov	r2, fp
 8002728:	a90c      	add	r1, sp, #48	@ 0x30
 800272a:	9803      	ldr	r0, [sp, #12]
 800272c:	f7ff fbee 	bl	8001f0c <zcl_reporting_queue_report>

08002730 <??zcl_cluster_reports_timer_38>:
 8002730:	2300      	movs	r3, #0
 8002732:	a2ba      	add	r2, pc, #744	@ (adr r2, 8002a1c <??DataTable7>)
 8002734:	9905      	ldr	r1, [sp, #20]
 8002736:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002738:	f00c fa18 	bl	800eb6c <zb_heap_free>

0800273c <??zcl_cluster_reports_timer_3>:
 800273c:	9806      	ldr	r0, [sp, #24]
 800273e:	28c8      	cmp	r0, #200	@ 0xc8
 8002740:	d201      	bcs.n	8002746 <??zcl_cluster_reports_timer_42>
 8002742:	20c8      	movs	r0, #200	@ 0xc8
 8002744:	9006      	str	r0, [sp, #24]

08002746 <??zcl_cluster_reports_timer_42>:
 8002746:	9803      	ldr	r0, [sp, #12]
 8002748:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 800274a:	2800      	cmp	r0, #0
 800274c:	d00c      	beq.n	8002768 <??zcl_cluster_reports_timer_43>
 800274e:	9803      	ldr	r0, [sp, #12]
 8002750:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002752:	9906      	ldr	r1, [sp, #24]
 8002754:	9803      	ldr	r0, [sp, #12]
 8002756:	9b03      	ldr	r3, [sp, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4798      	blx	r3
 800275c:	2000      	movs	r0, #0
 800275e:	9903      	ldr	r1, [sp, #12]
 8002760:	6408      	str	r0, [r1, #64]	@ 0x40
 8002762:	2000      	movs	r0, #0
 8002764:	9903      	ldr	r1, [sp, #12]
 8002766:	6448      	str	r0, [r1, #68]	@ 0x44

08002768 <??zcl_cluster_reports_timer_43>:
 8002768:	2301      	movs	r3, #1
 800276a:	f10d 020a 	add.w	r2, sp, #10
 800276e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002772:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002774:	f00c f898 	bl	800e8a8 <ZbNwkGet>
 8002778:	2800      	cmp	r0, #0
 800277a:	d002      	beq.n	8002782 <??zcl_cluster_reports_timer_44>
 800277c:	2000      	movs	r0, #0
 800277e:	f88d 000a 	strb.w	r0, [sp, #10]

08002782 <??zcl_cluster_reports_timer_44>:
 8002782:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8002786:	2800      	cmp	r0, #0
 8002788:	d110      	bne.n	80027ac <??zcl_cluster_reports_timer_45>
 800278a:	9803      	ldr	r0, [sp, #12]
 800278c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800278e:	9903      	ldr	r1, [sp, #12]
 8002790:	3130      	adds	r1, #48	@ 0x30
 8002792:	4288      	cmp	r0, r1
 8002794:	d002      	beq.n	800279c <??zcl_cluster_reports_timer_46>
 8002796:	9803      	ldr	r0, [sp, #12]
 8002798:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800279a:	e000      	b.n	800279e <??zcl_cluster_reports_timer_47>

0800279c <??zcl_cluster_reports_timer_46>:
 800279c:	2000      	movs	r0, #0

0800279e <??zcl_cluster_reports_timer_47>:
 800279e:	2800      	cmp	r0, #0
 80027a0:	d004      	beq.n	80027ac <??zcl_cluster_reports_timer_45>
 80027a2:	9906      	ldr	r1, [sp, #24]
 80027a4:	9803      	ldr	r0, [sp, #12]
 80027a6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80027a8:	f00b ffde 	bl	800e768 <ZbTimerReset>

080027ac <??zcl_cluster_reports_timer_45>:
 80027ac:	b030      	add	sp, #192	@ 0xc0
 80027ae:	ecbd 8b04 	vpop	{d8-d9}
 80027b2:	e8bd 8ff7 	ldmia.w	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080027b6 <zcl_attr_reporting_check>:
 80027b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b8:	0005      	movs	r5, r0
 80027ba:	000e      	movs	r6, r1
 80027bc:	0017      	movs	r7, r2
 80027be:	2000      	movs	r0, #0
 80027c0:	f88d 0000 	strb.w	r0, [sp]
 80027c4:	2301      	movs	r3, #1
 80027c6:	466a      	mov	r2, sp
 80027c8:	f240 410c 	movw	r1, #1036	@ 0x40c
 80027cc:	68a8      	ldr	r0, [r5, #8]
 80027ce:	f00c f86b 	bl	800e8a8 <ZbNwkGet>
 80027d2:	2800      	cmp	r0, #0
 80027d4:	d002      	beq.n	80027dc <??zcl_attr_reporting_check_0>
 80027d6:	2000      	movs	r0, #0
 80027d8:	f88d 0000 	strb.w	r0, [sp]

080027dc <??zcl_attr_reporting_check_0>:
 80027dc:	f89d 0000 	ldrb.w	r0, [sp]
 80027e0:	2800      	cmp	r0, #0
 80027e2:	d10d      	bne.n	8002800 <??zcl_attr_reporting_check_1>
 80027e4:	003a      	movs	r2, r7
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	0031      	movs	r1, r6
 80027ea:	b289      	uxth	r1, r1
 80027ec:	0028      	movs	r0, r5
 80027ee:	f000 f81a 	bl	8002826 <zcl_reporting_find>
 80027f2:	0004      	movs	r4, r0
 80027f4:	2c00      	cmp	r4, #0
 80027f6:	d003      	beq.n	8002800 <??zcl_attr_reporting_check_1>
 80027f8:	21c8      	movs	r1, #200	@ 0xc8
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7ff fcbd 	bl	800217a <zcl_report_kick>

08002800 <??zcl_attr_reporting_check_1>:
 8002800:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08002802 <ZbZclReportCleanup>:
 8002802:	b570      	push	{r4, r5, r6, lr}
 8002804:	0005      	movs	r5, r0

08002806 <??ZbZclReportCleanup_0>:
 8002806:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002808:	f115 0130 	adds.w	r1, r5, #48	@ 0x30
 800280c:	4288      	cmp	r0, r1
 800280e:	d001      	beq.n	8002814 <??ZbZclReportCleanup_1>
 8002810:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8002812:	e000      	b.n	8002816 <??ZbZclReportCleanup_2>

08002814 <??ZbZclReportCleanup_1>:
 8002814:	2400      	movs	r4, #0

08002816 <??ZbZclReportCleanup_2>:
 8002816:	2c00      	cmp	r4, #0
 8002818:	d004      	beq.n	8002824 <??ZbZclReportCleanup_3>

0800281a <??ZbZclReportCleanup_4>:
 800281a:	0026      	movs	r6, r4
 800281c:	0030      	movs	r0, r6
 800281e:	f000 f8ff 	bl	8002a20 <zcl_reporting_delete>
 8002822:	e7f0      	b.n	8002806 <??ZbZclReportCleanup_0>

08002824 <??ZbZclReportCleanup_3>:
 8002824:	bd70      	pop	{r4, r5, r6, pc}

08002826 <zcl_reporting_find>:
 8002826:	b470      	push	{r4, r5, r6}
 8002828:	0004      	movs	r4, r0
 800282a:	000b      	movs	r3, r1
 800282c:	0010      	movs	r0, r2
 800282e:	b2c0      	uxtb	r0, r0
 8002830:	2801      	cmp	r0, #1
 8002832:	d101      	bne.n	8002838 <??zcl_reporting_find_0>
 8002834:	2000      	movs	r0, #0
 8002836:	e01c      	b.n	8002872 <??zcl_reporting_find_1>

08002838 <??zcl_reporting_find_0>:
 8002838:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800283a:	f114 0130 	adds.w	r1, r4, #48	@ 0x30
 800283e:	4288      	cmp	r0, r1
 8002840:	d001      	beq.n	8002846 <??zcl_reporting_find_2>
 8002842:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002844:	e000      	b.n	8002848 <??zcl_reporting_find_3>

08002846 <??zcl_reporting_find_2>:
 8002846:	2100      	movs	r1, #0

08002848 <??zcl_reporting_find_3>:
 8002848:	2900      	cmp	r1, #0
 800284a:	d011      	beq.n	8002870 <??zcl_reporting_find_4>
 800284c:	000d      	movs	r5, r1
 800284e:	89a8      	ldrh	r0, [r5, #12]
 8002850:	001e      	movs	r6, r3
 8002852:	b2b6      	uxth	r6, r6
 8002854:	42b0      	cmp	r0, r6
 8002856:	d005      	beq.n	8002864 <??zcl_reporting_find_5>
 8002858:	6808      	ldr	r0, [r1, #0]
 800285a:	f114 0630 	adds.w	r6, r4, #48	@ 0x30
 800285e:	42b0      	cmp	r0, r6
 8002860:	d004      	beq.n	800286c <??zcl_reporting_find_6>
 8002862:	e001      	b.n	8002868 <??zcl_reporting_find_7>

08002864 <??zcl_reporting_find_5>:
 8002864:	0028      	movs	r0, r5
 8002866:	e004      	b.n	8002872 <??zcl_reporting_find_1>

08002868 <??zcl_reporting_find_7>:
 8002868:	6809      	ldr	r1, [r1, #0]
 800286a:	e7ed      	b.n	8002848 <??zcl_reporting_find_3>

0800286c <??zcl_reporting_find_6>:
 800286c:	2100      	movs	r1, #0
 800286e:	e7eb      	b.n	8002848 <??zcl_reporting_find_3>

08002870 <??zcl_reporting_find_4>:
 8002870:	2000      	movs	r0, #0

08002872 <??zcl_reporting_find_1>:
 8002872:	bc70      	pop	{r4, r5, r6}
 8002874:	4770      	bx	lr

08002876 <zcl_reporting_stack_event>:
 8002876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287a:	0006      	movs	r6, r0
 800287c:	000f      	movs	r7, r1
 800287e:	4690      	mov	r8, r2
 8002880:	4699      	mov	r9, r3
 8002882:	46ca      	mov	sl, r9
 8002884:	f5b7 4f00 	cmp.w	r7, #32768	@ 0x8000
 8002888:	d001      	beq.n	800288e <??zcl_reporting_stack_event_0>
 800288a:	2000      	movs	r0, #0
 800288c:	e01b      	b.n	80028c6 <??zcl_reporting_stack_event_1>

0800288e <??zcl_reporting_stack_event_0>:
 800288e:	f8da 0030 	ldr.w	r0, [sl, #48]	@ 0x30
 8002892:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 8002896:	4288      	cmp	r0, r1
 8002898:	d002      	beq.n	80028a0 <??zcl_reporting_stack_event_2>
 800289a:	f8da 4030 	ldr.w	r4, [sl, #48]	@ 0x30
 800289e:	e000      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028a0 <??zcl_reporting_stack_event_2>:
 80028a0:	2400      	movs	r4, #0

080028a2 <??zcl_reporting_stack_event_3>:
 80028a2:	2c00      	cmp	r4, #0
 80028a4:	d00e      	beq.n	80028c4 <??zcl_reporting_stack_event_4>
 80028a6:	0025      	movs	r5, r4
 80028a8:	2201      	movs	r2, #1
 80028aa:	0029      	movs	r1, r5
 80028ac:	0030      	movs	r0, r6
 80028ae:	f000 f947 	bl	8002b40 <zcl_reporting_reset_defaults>
 80028b2:	6820      	ldr	r0, [r4, #0]
 80028b4:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 80028b8:	4288      	cmp	r0, r1
 80028ba:	d001      	beq.n	80028c0 <??zcl_reporting_stack_event_5>
 80028bc:	6824      	ldr	r4, [r4, #0]
 80028be:	e7f0      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c0 <??zcl_reporting_stack_event_5>:
 80028c0:	2400      	movs	r4, #0
 80028c2:	e7ee      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c4 <??zcl_reporting_stack_event_4>:
 80028c4:	2000      	movs	r0, #0

080028c6 <??zcl_reporting_stack_event_1>:
 80028c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080028ca <zcl_reporting_save_curr_val>:
 80028ca:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 80028ce:	0005      	movs	r5, r0
 80028d0:	000e      	movs	r6, r1
 80028d2:	68af      	ldr	r7, [r5, #8]
 80028d4:	f20f 1944 	addw	r9, pc, #324	@ 0x144
 80028d8:	2300      	movs	r3, #0
 80028da:	464a      	mov	r2, r9
 80028dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028e0:	0038      	movs	r0, r7
 80028e2:	f00c f934 	bl	800eb4e <zb_heap_alloc>
 80028e6:	0004      	movs	r4, r0
 80028e8:	2c00      	cmp	r4, #0
 80028ea:	d101      	bne.n	80028f0 <??zcl_reporting_save_curr_val_0>
 80028ec:	2089      	movs	r0, #137	@ 0x89
 80028ee:	e05d      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

080028f0 <??zcl_reporting_save_curr_val_0>:
 80028f0:	2001      	movs	r0, #1
 80028f2:	9001      	str	r0, [sp, #4]
 80028f4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	0023      	movs	r3, r4
 80028fc:	f10d 0209 	add.w	r2, sp, #9
 8002900:	89b1      	ldrh	r1, [r6, #12]
 8002902:	0028      	movs	r0, r5
 8002904:	f7fd fd6f 	bl	80003e6 <ZbZclAttrRead>
 8002908:	f88d 0008 	strb.w	r0, [sp, #8]
 800290c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002910:	2800      	cmp	r0, #0
 8002912:	d002      	beq.n	800291a <??zcl_reporting_save_curr_val_2>
 8002914:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002918:	e048      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800291a <??zcl_reporting_save_curr_val_2>:
 800291a:	7bb0      	ldrb	r0, [r6, #14]
 800291c:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8002920:	4288      	cmp	r0, r1
 8002922:	d001      	beq.n	8002928 <??zcl_reporting_save_curr_val_3>
 8002924:	208d      	movs	r0, #141	@ 0x8d
 8002926:	e041      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002928 <??zcl_reporting_save_curr_val_3>:
 8002928:	2300      	movs	r3, #0
 800292a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800292e:	0021      	movs	r1, r4
 8002930:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002934:	f7fe fb7f 	bl	8001036 <ZbZclAttrParseLength>
 8002938:	4680      	mov	r8, r0
 800293a:	f1b8 0f00 	cmp.w	r8, #0
 800293e:	d501      	bpl.n	8002944 <??zcl_reporting_save_curr_val_4>
 8002940:	2089      	movs	r0, #137	@ 0x89
 8002942:	e033      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002944 <??zcl_reporting_save_curr_val_4>:
 8002944:	7bb0      	ldrb	r0, [r6, #14]
 8002946:	f7fe fc27 	bl	8001198 <ZbZclAttrIsAnalog>
 800294a:	2800      	cmp	r0, #0
 800294c:	d106      	bne.n	800295c <??zcl_reporting_save_curr_val_5>
 800294e:	4642      	mov	r2, r8
 8002950:	0021      	movs	r1, r4
 8002952:	2000      	movs	r0, #0
 8002954:	f00c f918 	bl	800eb88 <WpanCrc>
 8002958:	8330      	strh	r0, [r6, #24]
 800295a:	e020      	b.n	800299e <??zcl_reporting_save_curr_val_6>

0800295c <??zcl_reporting_save_curr_val_5>:
 800295c:	7bb0      	ldrb	r0, [r6, #14]
 800295e:	f001 ff9b 	bl	8004898 <ZbZclAttrIsFloat>
 8002962:	2800      	cmp	r0, #0
 8002964:	d00d      	beq.n	8002982 <??zcl_reporting_save_curr_val_7>
 8002966:	aa02      	add	r2, sp, #8
 8002968:	0021      	movs	r1, r4
 800296a:	7bb0      	ldrb	r0, [r6, #14]
 800296c:	f001 fc6f 	bl	800424e <ZbZclParseFloat>
 8002970:	ed86 0b06 	vstr	d0, [r6, #24]
 8002974:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002978:	2800      	cmp	r0, #0
 800297a:	d010      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 800297c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002980:	e014      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002982 <??zcl_reporting_save_curr_val_7>:
 8002982:	aa02      	add	r2, sp, #8
 8002984:	0021      	movs	r1, r4
 8002986:	7bb0      	ldrb	r0, [r6, #14]
 8002988:	f7fe fd04 	bl	8001394 <ZbZclParseInteger>
 800298c:	e9c6 0106 	strd	r0, r1, [r6, #24]
 8002990:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002994:	2800      	cmp	r0, #0
 8002996:	d002      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 8002998:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800299c:	e006      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800299e <??zcl_reporting_save_curr_val_6>:
 800299e:	2300      	movs	r3, #0
 80029a0:	464a      	mov	r2, r9
 80029a2:	0021      	movs	r1, r4
 80029a4:	0038      	movs	r0, r7
 80029a6:	f00c f8e1 	bl	800eb6c <zb_heap_free>
 80029aa:	2000      	movs	r0, #0

080029ac <??zcl_reporting_save_curr_val_1>:
 80029ac:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

080029b0 <zcl_reporting_create_new>:
 80029b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029b4:	0006      	movs	r6, r0
 80029b6:	000f      	movs	r7, r1
 80029b8:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80029bc:	2200      	movs	r2, #0
 80029be:	89b9      	ldrh	r1, [r7, #12]
 80029c0:	0030      	movs	r0, r6
 80029c2:	f7ff ff30 	bl	8002826 <zcl_reporting_find>
 80029c6:	0005      	movs	r5, r0
 80029c8:	2d00      	cmp	r5, #0
 80029ca:	d001      	beq.n	80029d0 <??zcl_reporting_create_new_0>
 80029cc:	0028      	movs	r0, r5
 80029ce:	e023      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029d0 <??zcl_reporting_create_new_0>:
 80029d0:	2300      	movs	r3, #0
 80029d2:	a212      	add	r2, pc, #72	@ (adr r2, 8002a1c <??DataTable7>)
 80029d4:	2138      	movs	r1, #56	@ 0x38
 80029d6:	4640      	mov	r0, r8
 80029d8:	f00c f8b9 	bl	800eb4e <zb_heap_alloc>
 80029dc:	0004      	movs	r4, r0
 80029de:	2c00      	cmp	r4, #0
 80029e0:	d101      	bne.n	80029e6 <??zcl_reporting_create_new_2>
 80029e2:	2000      	movs	r0, #0
 80029e4:	e018      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029e6 <??zcl_reporting_create_new_2>:
 80029e6:	2538      	movs	r5, #56	@ 0x38
 80029e8:	46b9      	mov	r9, r7
 80029ea:	46a2      	mov	sl, r4
 80029ec:	002a      	movs	r2, r5
 80029ee:	4649      	mov	r1, r9
 80029f0:	4650      	mov	r0, sl
 80029f2:	f00d f98a 	bl	800fd0a <__aeabi_memcpy>
 80029f6:	6024      	str	r4, [r4, #0]
 80029f8:	6064      	str	r4, [r4, #4]
 80029fa:	f116 0030 	adds.w	r0, r6, #48	@ 0x30
 80029fe:	6020      	str	r0, [r4, #0]
 8002a00:	6b70      	ldr	r0, [r6, #52]	@ 0x34
 8002a02:	6060      	str	r0, [r4, #4]
 8002a04:	6820      	ldr	r0, [r4, #0]
 8002a06:	6044      	str	r4, [r0, #4]
 8002a08:	6860      	ldr	r0, [r4, #4]
 8002a0a:	6004      	str	r4, [r0, #0]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	0021      	movs	r1, r4
 8002a10:	4640      	mov	r0, r8
 8002a12:	f000 f895 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002a16:	0020      	movs	r0, r4

08002a18 <??zcl_reporting_create_new_1>:
 8002a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002a1c <??DataTable7>:
 8002a1c:	0000 0000                                   ....

08002a20 <zcl_reporting_delete>:
 8002a20:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002a22:	0004      	movs	r4, r0
 8002a24:	68a5      	ldr	r5, [r4, #8]
 8002a26:	68ae      	ldr	r6, [r5, #8]
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f88d 0000 	strb.w	r0, [sp]
 8002a2e:	6860      	ldr	r0, [r4, #4]
 8002a30:	6821      	ldr	r1, [r4, #0]
 8002a32:	6048      	str	r0, [r1, #4]
 8002a34:	6820      	ldr	r0, [r4, #0]
 8002a36:	6861      	ldr	r1, [r4, #4]
 8002a38:	6008      	str	r0, [r1, #0]
 8002a3a:	6024      	str	r4, [r4, #0]
 8002a3c:	6064      	str	r4, [r4, #4]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	a26c      	add	r2, pc, #432	@ (adr r2, 8002bf4 <??DataTable9_1>)
 8002a42:	0021      	movs	r1, r4
 8002a44:	0030      	movs	r0, r6
 8002a46:	f00c f891 	bl	800eb6c <zb_heap_free>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	466a      	mov	r2, sp
 8002a4e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002a52:	0030      	movs	r0, r6
 8002a54:	f00b ff28 	bl	800e8a8 <ZbNwkGet>
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	d002      	beq.n	8002a62 <??zcl_reporting_delete_0>
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	f88d 0000 	strb.w	r0, [sp]

08002a62 <??zcl_reporting_delete_0>:
 8002a62:	f89d 0000 	ldrb.w	r0, [sp]
 8002a66:	2800      	cmp	r0, #0
 8002a68:	d103      	bne.n	8002a72 <??zcl_reporting_delete_1>
 8002a6a:	21c8      	movs	r1, #200	@ 0xc8
 8002a6c:	0028      	movs	r0, r5
 8002a6e:	f7ff fb84 	bl	800217a <zcl_report_kick>

08002a72 <??zcl_reporting_delete_1>:
 8002a72:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002a74 <zcl_cluster_attr_report_delete>:
 8002a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a76:	0005      	movs	r5, r0
 8002a78:	000e      	movs	r6, r1
 8002a7a:	0017      	movs	r7, r2
 8002a7c:	003a      	movs	r2, r7
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	0031      	movs	r1, r6
 8002a82:	b289      	uxth	r1, r1
 8002a84:	0028      	movs	r0, r5
 8002a86:	f7ff fece 	bl	8002826 <zcl_reporting_find>
 8002a8a:	0004      	movs	r4, r0
 8002a8c:	2c00      	cmp	r4, #0
 8002a8e:	d101      	bne.n	8002a94 <??zcl_cluster_attr_report_delete_0>
 8002a90:	2000      	movs	r0, #0
 8002a92:	e003      	b.n	8002a9c <??zcl_cluster_attr_report_delete_1>

08002a94 <??zcl_cluster_attr_report_delete_0>:
 8002a94:	0020      	movs	r0, r4
 8002a96:	f7ff ffc3 	bl	8002a20 <zcl_reporting_delete>
 8002a9a:	2001      	movs	r0, #1

08002a9c <??zcl_cluster_attr_report_delete_1>:
 8002a9c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08002a9e <zcl_reporting_disable>:
 8002a9e:	b538      	push	{r3, r4, r5, lr}
 8002aa0:	0004      	movs	r4, r0
 8002aa2:	68a0      	ldr	r0, [r4, #8]
 8002aa4:	6885      	ldr	r5, [r0, #8]
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f88d 0000 	strb.w	r0, [sp]
 8002aac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002ab0:	8460      	strh	r0, [r4, #34]	@ 0x22
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	8420      	strh	r0, [r4, #32]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	466a      	mov	r2, sp
 8002aba:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002abe:	0028      	movs	r0, r5
 8002ac0:	f00b fef2 	bl	800e8a8 <ZbNwkGet>
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	d002      	beq.n	8002ace <??zcl_reporting_disable_0>
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f88d 0000 	strb.w	r0, [sp]

08002ace <??zcl_reporting_disable_0>:
 8002ace:	f89d 0000 	ldrb.w	r0, [sp]
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d103      	bne.n	8002ade <??zcl_reporting_disable_1>
 8002ad6:	21c8      	movs	r1, #200	@ 0xc8
 8002ad8:	68a0      	ldr	r0, [r4, #8]
 8002ada:	f7ff fb4e 	bl	800217a <zcl_report_kick>

08002ade <??zcl_reporting_disable_1>:
 8002ade:	bd31      	pop	{r0, r4, r5, pc}

08002ae0 <zcl_reporting_check_default_intvl>:
 8002ae0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ae4:	880a      	ldrh	r2, [r1, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d00e      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002aea:	880a      	ldrh	r2, [r1, #0]
 8002aec:	2a00      	cmp	r2, #0
 8002aee:	d00b      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002af0:	880a      	ldrh	r2, [r1, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d102      	bne.n	8002afc <??zcl_reporting_check_default_intvl_1>
 8002af6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002afa:	800a      	strh	r2, [r1, #0]

08002afc <??zcl_reporting_check_default_intvl_1>:
 8002afc:	880a      	ldrh	r2, [r1, #0]
 8002afe:	8803      	ldrh	r3, [r0, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d201      	bcs.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002b04:	2200      	movs	r2, #0
 8002b06:	8002      	strh	r2, [r0, #0]

08002b08 <??zcl_reporting_check_default_intvl_0>:
 8002b08:	4770      	bx	lr

08002b0a <zcl_reporting_config_attr_defaults>:
 8002b0a:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b0c:	0004      	movs	r4, r0
 8002b0e:	000d      	movs	r5, r1
 8002b10:	0016      	movs	r6, r2
 8002b12:	8aa8      	ldrh	r0, [r5, #20]
 8002b14:	f8ad 0002 	strh.w	r0, [sp, #2]
 8002b18:	8ae8      	ldrh	r0, [r5, #22]
 8002b1a:	f8ad 0000 	strh.w	r0, [sp]
 8002b1e:	4669      	mov	r1, sp
 8002b20:	f10d 0002 	add.w	r0, sp, #2
 8002b24:	f7ff ffdc 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 8002b28:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8002b2c:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8002b2e:	f8bd 0000 	ldrh.w	r0, [sp]
 8002b32:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8002b34:	2200      	movs	r2, #0
 8002b36:	0031      	movs	r1, r6
 8002b38:	0020      	movs	r0, r4
 8002b3a:	f000 f801 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002b3e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002b40 <zcl_reporting_reset_defaults>:
 8002b40:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b42:	0004      	movs	r4, r0
 8002b44:	000d      	movs	r5, r1
 8002b46:	0016      	movs	r6, r2
 8002b48:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 8002b4a:	8428      	strh	r0, [r5, #32]
 8002b4c:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 8002b4e:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b50:	8c28      	ldrh	r0, [r5, #32]
 8002b52:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002b56:	4288      	cmp	r0, r1
 8002b58:	d106      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b5a:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	d103      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b60:	203d      	movs	r0, #61	@ 0x3d
 8002b62:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b64:	2000      	movs	r0, #0
 8002b66:	8428      	strh	r0, [r5, #32]

08002b68 <??zcl_reporting_reset_defaults_0>:
 8002b68:	ed95 0b0c 	vldr	d0, [r5, #48]	@ 0x30
 8002b6c:	ed85 0b0a 	vstr	d0, [r5, #40]	@ 0x28
 8002b70:	0020      	movs	r0, r4
 8002b72:	f00b feae 	bl	800e8d2 <ZbZclUptime>
 8002b76:	6128      	str	r0, [r5, #16]
 8002b78:	0030      	movs	r0, r6
 8002b7a:	b2c0      	uxtb	r0, r0
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d013      	beq.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002b80:	2301      	movs	r3, #1
 8002b82:	466a      	mov	r2, sp
 8002b84:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002b88:	0020      	movs	r0, r4
 8002b8a:	f00b fe8d 	bl	800e8a8 <ZbNwkGet>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d002      	beq.n	8002b98 <??zcl_reporting_reset_defaults_2>
 8002b92:	2000      	movs	r0, #0
 8002b94:	f88d 0000 	strb.w	r0, [sp]

08002b98 <??zcl_reporting_reset_defaults_2>:
 8002b98:	f89d 0000 	ldrb.w	r0, [sp]
 8002b9c:	2800      	cmp	r0, #0
 8002b9e:	d103      	bne.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002ba0:	21c8      	movs	r1, #200	@ 0xc8
 8002ba2:	68a8      	ldr	r0, [r5, #8]
 8002ba4:	f7ff fae9 	bl	800217a <zcl_report_kick>

08002ba8 <??zcl_reporting_reset_defaults_1>:
 8002ba8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002baa <zcl_reporting_epsilon_default>:
 8002baa:	b538      	push	{r3, r4, r5, lr}
 8002bac:	0004      	movs	r4, r0
 8002bae:	000d      	movs	r5, r1
 8002bb0:	0028      	movs	r0, r5
 8002bb2:	b2c0      	uxtb	r0, r0
 8002bb4:	2838      	cmp	r0, #56	@ 0x38
 8002bb6:	db09      	blt.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bb8:	0028      	movs	r0, r5
 8002bba:	b2c0      	uxtb	r0, r0
 8002bbc:	283b      	cmp	r0, #59	@ 0x3b
 8002bbe:	da05      	bge.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f8df 1bd0 	ldr.w	r1, [pc, #3024]	@ 8003794 <??DataTable11>
 8002bc6:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002bca:	e00f      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002bcc <??zcl_reporting_epsilon_default_0>:
 8002bcc:	0028      	movs	r0, r5
 8002bce:	b2c0      	uxtb	r0, r0
 8002bd0:	f7fe fae2 	bl	8001198 <ZbZclAttrIsAnalog>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d005      	beq.n	8002be4 <??zcl_reporting_epsilon_default_2>
 8002bd8:	2000      	movs	r0, #0
 8002bda:	f8df 1bb8 	ldr.w	r1, [pc, #3000]	@ 8003794 <??DataTable11>
 8002bde:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002be2:	e003      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002be4 <??zcl_reporting_epsilon_default_2>:
 8002be4:	2000      	movs	r0, #0
 8002be6:	2100      	movs	r1, #0
 8002be8:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002bec <??zcl_reporting_epsilon_default_1>:
 8002bec:	bd31      	pop	{r0, r4, r5, pc}
	...

08002bf0 <??DataTable9>:
 8002bf0:	1ee5 0800                                   ....

08002bf4 <??DataTable9_1>:
 8002bf4:	0000 0000                                   ....

08002bf8 <??DataTable9_2>:
 8002bf8:	0014 2000                                   ... 

08002bfc <??DataTable9_3>:
 8002bfc:	1ed1 0800                                   ....

08002c00 <??DataTable9_4>:
 8002c00:	ee80 0036                                   ..6.

08002c04 <zcl_reporting_epsilon_check>:
 8002c04:	b510      	push	{r4, lr}
 8002c06:	0004      	movs	r4, r0
 8002c08:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002c0c:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8002c0e:	4281      	cmp	r1, r0
 8002c10:	d101      	bne.n	8002c16 <??zcl_reporting_epsilon_check_0>
 8002c12:	2001      	movs	r0, #1
 8002c14:	e049      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c16 <??zcl_reporting_epsilon_check_0>:
 8002c16:	8c21      	ldrh	r1, [r4, #32]
 8002c18:	4281      	cmp	r1, r0
 8002c1a:	d104      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c1c:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d101      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c22:	2001      	movs	r0, #1
 8002c24:	e041      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c26 <??zcl_reporting_epsilon_check_2>:
 8002c26:	7ba0      	ldrb	r0, [r4, #14]
 8002c28:	2838      	cmp	r0, #56	@ 0x38
 8002c2a:	db1d      	blt.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c2c:	7ba0      	ldrb	r0, [r4, #14]
 8002c2e:	283b      	cmp	r0, #59	@ 0x3b
 8002c30:	da1a      	bge.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c32:	8c20      	ldrh	r0, [r4, #32]
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d108      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c38:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f002 fafe 	bl	8005240 <__aeabi_cdcmpeq>
 8002c44:	d101      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c46:	2000      	movs	r0, #0
 8002c48:	e02f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c4a <??zcl_reporting_epsilon_check_4>:
 8002c4a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2300      	movs	r3, #0
 8002c52:	f002 faf5 	bl	8005240 <__aeabi_cdcmpeq>
 8002c56:	d205      	bcs.n	8002c64 <??zcl_reporting_epsilon_check_5>
 8002c58:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c5c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002c60:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002c64 <??zcl_reporting_epsilon_check_5>:
 8002c64:	2001      	movs	r0, #1
 8002c66:	e020      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c68 <??zcl_reporting_epsilon_check_3>:
 8002c68:	7ba0      	ldrb	r0, [r4, #14]
 8002c6a:	f7fe fa95 	bl	8001198 <ZbZclAttrIsAnalog>
 8002c6e:	2800      	cmp	r0, #0
 8002c70:	d01a      	beq.n	8002ca8 <??zcl_reporting_epsilon_check_6>
 8002c72:	8c20      	ldrh	r0, [r4, #32]
 8002c74:	2800      	cmp	r0, #0
 8002c76:	d108      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c78:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	f002 fade 	bl	8005240 <__aeabi_cdcmpeq>
 8002c84:	d101      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c86:	2000      	movs	r0, #0
 8002c88:	e00f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c8a <??zcl_reporting_epsilon_check_7>:
 8002c8a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2300      	movs	r3, #0
 8002c92:	f002 fad5 	bl	8005240 <__aeabi_cdcmpeq>
 8002c96:	d205      	bcs.n	8002ca4 <??zcl_reporting_epsilon_check_8>
 8002c98:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c9c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002ca0:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002ca4 <??zcl_reporting_epsilon_check_8>:
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	e000      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002ca8 <??zcl_reporting_epsilon_check_6>:
 8002ca8:	2001      	movs	r0, #1

08002caa <??zcl_reporting_epsilon_check_1>:
 8002caa:	bd10      	pop	{r4, pc}

08002cac <zcl_reporting_create_default_reports>:
 8002cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cb0:	b090      	sub	sp, #64	@ 0x40
 8002cb2:	0005      	movs	r5, r0
 8002cb4:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002cb6:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002cba:	4288      	cmp	r0, r1
 8002cbc:	d001      	beq.n	8002cc2 <??zcl_reporting_create_default_reports_0>
 8002cbe:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8002cc0:	e000      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002cc2 <??zcl_reporting_create_default_reports_0>:
 8002cc2:	2400      	movs	r4, #0

08002cc4 <??zcl_reporting_create_default_reports_1>:
 8002cc4:	2c00      	cmp	r4, #0
 8002cc6:	d054      	beq.n	8002d72 <??zcl_reporting_create_default_reports_2>
 8002cc8:	0026      	movs	r6, r4
 8002cca:	68b0      	ldr	r0, [r6, #8]
 8002ccc:	7900      	ldrb	r0, [r0, #4]
 8002cce:	0780      	lsls	r0, r0, #30
 8002cd0:	d546      	bpl.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002cd2 <??zcl_reporting_create_default_reports_4>:
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	68b0      	ldr	r0, [r6, #8]
 8002cd6:	8801      	ldrh	r1, [r0, #0]
 8002cd8:	0028      	movs	r0, r5
 8002cda:	f7ff fda4 	bl	8002826 <zcl_reporting_find>
 8002cde:	9001      	str	r0, [sp, #4]
 8002ce0:	9801      	ldr	r0, [sp, #4]
 8002ce2:	2800      	cmp	r0, #0
 8002ce4:	d13c      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002ce6 <??zcl_reporting_create_default_reports_5>:
 8002ce6:	2738      	movs	r7, #56	@ 0x38
 8002ce8:	f05f 0800 	movs.w	r8, #0
 8002cec:	f10d 0908 	add.w	r9, sp, #8
 8002cf0:	4642      	mov	r2, r8
 8002cf2:	0039      	movs	r1, r7
 8002cf4:	4648      	mov	r0, r9
 8002cf6:	f001 fddc 	bl	80048b2 <__aeabi_memset>
 8002cfa:	68b0      	ldr	r0, [r6, #8]
 8002cfc:	8800      	ldrh	r0, [r0, #0]
 8002cfe:	f8ad 0014 	strh.w	r0, [sp, #20]
 8002d02:	9504      	str	r5, [sp, #16]
 8002d04:	68b0      	ldr	r0, [r6, #8]
 8002d06:	7880      	ldrb	r0, [r0, #2]
 8002d08:	f88d 0016 	strb.w	r0, [sp, #22]
 8002d0c:	68b0      	ldr	r0, [r6, #8]
 8002d0e:	7881      	ldrb	r1, [r0, #2]
 8002d10:	a802      	add	r0, sp, #8
 8002d12:	f7ff ff4a 	bl	8002baa <zcl_reporting_epsilon_default>
 8002d16:	f05f 0908 	movs.w	r9, #8
 8002d1a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8002d1e:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8002d22:	464a      	mov	r2, r9
 8002d24:	4651      	mov	r1, sl
 8002d26:	4658      	mov	r0, fp
 8002d28:	f00c ffef 	bl	800fd0a <__aeabi_memcpy>
 8002d2c:	aa02      	add	r2, sp, #8
 8002d2e:	0031      	movs	r1, r6
 8002d30:	68a8      	ldr	r0, [r5, #8]
 8002d32:	f7ff feea 	bl	8002b0a <zcl_reporting_config_attr_defaults>
 8002d36:	a902      	add	r1, sp, #8
 8002d38:	0028      	movs	r0, r5
 8002d3a:	f7ff fdc6 	bl	80028ca <zcl_reporting_save_curr_val>
 8002d3e:	f88d 0000 	strb.w	r0, [sp]
 8002d42:	f89d 0000 	ldrb.w	r0, [sp]
 8002d46:	2800      	cmp	r0, #0
 8002d48:	d002      	beq.n	8002d50 <??zcl_reporting_create_default_reports_6>
 8002d4a:	f89d 0000 	ldrb.w	r0, [sp]
 8002d4e:	e011      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d50 <??zcl_reporting_create_default_reports_6>:
 8002d50:	a902      	add	r1, sp, #8
 8002d52:	0028      	movs	r0, r5
 8002d54:	f7ff fe2c 	bl	80029b0 <zcl_reporting_create_new>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d101      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>
 8002d5c:	2089      	movs	r0, #137	@ 0x89
 8002d5e:	e009      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d60 <??zcl_reporting_create_default_reports_3>:
 8002d60:	6820      	ldr	r0, [r4, #0]
 8002d62:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002d66:	4288      	cmp	r0, r1
 8002d68:	d001      	beq.n	8002d6e <??zcl_reporting_create_default_reports_8>
 8002d6a:	6824      	ldr	r4, [r4, #0]
 8002d6c:	e7aa      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d6e <??zcl_reporting_create_default_reports_8>:
 8002d6e:	2400      	movs	r4, #0
 8002d70:	e7a8      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d72 <??zcl_reporting_create_default_reports_2>:
 8002d72:	2000      	movs	r0, #0

08002d74 <??zcl_reporting_create_default_reports_7>:
 8002d74:	b011      	add	sp, #68	@ 0x44
 8002d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002d7a <ZbZclHandleConfigReport>:
 8002d7a:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d7e:	b0c8      	sub	sp, #288	@ 0x120
 8002d80:	0004      	movs	r4, r0
 8002d82:	0015      	movs	r5, r2
 8002d84:	68a0      	ldr	r0, [r4, #8]
 8002d86:	9001      	str	r0, [sp, #4]
 8002d88:	2700      	movs	r7, #0
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f88d 0003 	strb.w	r0, [sp, #3]
 8002d90:	2600      	movs	r6, #0
 8002d92:	2000      	movs	r0, #0
 8002d94:	f88d 0002 	strb.w	r0, [sp, #2]
 8002d98:	f05f 0808 	movs.w	r8, #8
 8002d9c:	f05f 0900 	movs.w	r9, #0
 8002da0:	f10d 0a0c 	add.w	sl, sp, #12
 8002da4:	464a      	mov	r2, r9
 8002da6:	4641      	mov	r1, r8
 8002da8:	4650      	mov	r0, sl
 8002daa:	f001 fd82 	bl	80048b2 <__aeabi_memset>
 8002dae:	2000      	movs	r0, #0
 8002db0:	f88d 000c 	strb.w	r0, [sp, #12]
 8002db4:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002db6:	7840      	ldrb	r0, [r0, #1]
 8002db8:	f88d 000d 	strb.w	r0, [sp, #13]
 8002dbc:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dbe:	7880      	ldrb	r0, [r0, #2]
 8002dc0:	2800      	cmp	r0, #0
 8002dc2:	d003      	beq.n	8002dcc <??ZbZclHandleConfigReport_0>
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f88d 000e 	strb.w	r0, [sp, #14]
 8002dca:	e002      	b.n	8002dd2 <??ZbZclHandleConfigReport_1>

08002dcc <??ZbZclHandleConfigReport_0>:
 8002dcc:	2001      	movs	r0, #1
 8002dce:	f88d 000e 	strb.w	r0, [sp, #14]

08002dd2 <??ZbZclHandleConfigReport_1>:
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	f88d 000f 	strb.w	r0, [sp, #15]
 8002dd8:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dda:	8880      	ldrh	r0, [r0, #4]
 8002ddc:	f8ad 0010 	strh.w	r0, [sp, #16]
 8002de0:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002de2:	7980      	ldrb	r0, [r0, #6]
 8002de4:	f88d 0012 	strb.w	r0, [sp, #18]
 8002de8:	2007      	movs	r0, #7
 8002dea:	f88d 0013 	strb.w	r0, [sp, #19]
 8002dee:	2205      	movs	r2, #5
 8002df0:	a916      	add	r1, sp, #88	@ 0x58
 8002df2:	a803      	add	r0, sp, #12
 8002df4:	f001 f804 	bl	8003e00 <ZbZclAppendHeader>
 8002df8:	9005      	str	r0, [sp, #20]
 8002dfa:	9805      	ldr	r0, [sp, #20]
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	d506      	bpl.n	8002e0e <??ZbZclHandleConfigReport_2>
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e04:	0029      	movs	r1, r5
 8002e06:	0020      	movs	r0, r4
 8002e08:	f00b fdfa 	bl	800ea00 <ZbZclSendDefaultResponse>
 8002e0c:	e236      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e0e <??ZbZclHandleConfigReport_2>:
 8002e0e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e10:	4286      	cmp	r6, r0
 8002e12:	f080 81b4 	bcs.w	800317e <??ZbZclHandleConfigReport_4>
 8002e16:	f05f 0900 	movs.w	r9, #0
 8002e1a:	f05f 0838 	movs.w	r8, #56	@ 0x38
 8002e1e:	f05f 0a00 	movs.w	sl, #0
 8002e22:	f10d 0b18 	add.w	fp, sp, #24
 8002e26:	4652      	mov	r2, sl
 8002e28:	4641      	mov	r1, r8
 8002e2a:	4658      	mov	r0, fp
 8002e2c:	f001 fd41 	bl	80048b2 <__aeabi_memset>
 8002e30:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e32:	1cf1      	adds	r1, r6, #3
 8002e34:	4288      	cmp	r0, r1
 8002e36:	d206      	bcs.n	8002e46 <??ZbZclHandleConfigReport_5>
 8002e38:	2380      	movs	r3, #128	@ 0x80
 8002e3a:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e3c:	0029      	movs	r1, r5
 8002e3e:	0020      	movs	r0, r4
 8002e40:	f00b fdde 	bl	800ea00 <ZbZclSendDefaultResponse>
 8002e44:	e21a      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e46 <??ZbZclHandleConfigReport_5>:
 8002e46:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e48:	5d80      	ldrb	r0, [r0, r6]
 8002e4a:	f88d 0001 	strb.w	r0, [sp, #1]
 8002e4e:	1c76      	adds	r6, r6, #1
 8002e50:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e52:	4430      	add	r0, r6
 8002e54:	f001 f81c 	bl	8003e90 <pletoh16>
 8002e58:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8002e5c:	1cb6      	adds	r6, r6, #2
 8002e5e:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8002e62:	2800      	cmp	r0, #0
 8002e64:	f040 8159 	bne.w	800311a <??ZbZclHandleConfigReport_6>
 8002e68:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e6a:	1cb1      	adds	r1, r6, #2
 8002e6c:	4288      	cmp	r0, r1
 8002e6e:	d206      	bcs.n	8002e7e <??ZbZclHandleConfigReport_7>
 8002e70:	2380      	movs	r3, #128	@ 0x80
 8002e72:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e74:	0029      	movs	r1, r5
 8002e76:	0020      	movs	r0, r4
 8002e78:	f00b fdc2 	bl	800ea00 <ZbZclSendDefaultResponse>
 8002e7c:	e1fe      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e7e <??ZbZclHandleConfigReport_7>:
 8002e7e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e80:	1c71      	adds	r1, r6, #1
 8002e82:	4288      	cmp	r0, r1
 8002e84:	f0c0 808f 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e88 <??ZbZclHandleConfigReport_9>:
 8002e88:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e8a:	5d80      	ldrb	r0, [r0, r6]
 8002e8c:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8002e90:	1c76      	adds	r6, r6, #1
 8002e92:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e94:	1cb1      	adds	r1, r6, #2
 8002e96:	4288      	cmp	r0, r1
 8002e98:	f0c0 8085 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e9c <??ZbZclHandleConfigReport_10>:
 8002e9c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e9e:	4430      	add	r0, r6
 8002ea0:	f000 fff6 	bl	8003e90 <pletoh16>
 8002ea4:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 8002ea8:	1cb6      	adds	r6, r6, #2
 8002eaa:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002eac:	1cb1      	adds	r1, r6, #2
 8002eae:	4288      	cmp	r0, r1
 8002eb0:	d379      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002eb2 <??ZbZclHandleConfigReport_11>:
 8002eb2:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002eb4:	4430      	add	r0, r6
 8002eb6:	f000 ffeb 	bl	8003e90 <pletoh16>
 8002eba:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 8002ebe:	1cb6      	adds	r6, r6, #2
 8002ec0:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002ec2:	1c71      	adds	r1, r6, #1
 8002ec4:	4288      	cmp	r0, r1
 8002ec6:	d36e      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002ec8 <??ZbZclHandleConfigReport_12>:
 8002ec8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ecc:	2848      	cmp	r0, #72	@ 0x48
 8002ece:	d00b      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ed4:	284c      	cmp	r0, #76	@ 0x4c
 8002ed6:	d007      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002edc:	2850      	cmp	r0, #80	@ 0x50
 8002ede:	d003      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ee0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ee4:	2851      	cmp	r0, #81	@ 0x51
 8002ee6:	d103      	bne.n	8002ef0 <??ZbZclHandleConfigReport_14>

08002ee8 <??ZbZclHandleConfigReport_13>:
 8002ee8:	208c      	movs	r0, #140	@ 0x8c
 8002eea:	f88d 0000 	strb.w	r0, [sp]
 8002eee:	e12e      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002ef0 <??ZbZclHandleConfigReport_14>:
 8002ef0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ef4:	2838      	cmp	r0, #56	@ 0x38
 8002ef6:	db29      	blt.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002ef8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002efc:	283b      	cmp	r0, #59	@ 0x3b
 8002efe:	da25      	bge.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002f00:	2300      	movs	r3, #0
 8002f02:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f04:	1b92      	subs	r2, r2, r6
 8002f06:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f08:	eb00 0106 	add.w	r1, r0, r6
 8002f0c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f10:	f7fe f891 	bl	8001036 <ZbZclAttrParseLength>
 8002f14:	9002      	str	r0, [sp, #8]
 8002f16:	9802      	ldr	r0, [sp, #8]
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d503      	bpl.n	8002f24 <??ZbZclHandleConfigReport_17>
 8002f1c:	2085      	movs	r0, #133	@ 0x85
 8002f1e:	f88d 0000 	strb.w	r0, [sp]
 8002f22:	e114      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f24 <??ZbZclHandleConfigReport_17>:
 8002f24:	466a      	mov	r2, sp
 8002f26:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f28:	eb00 0106 	add.w	r1, r0, r6
 8002f2c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f30:	f001 f98d 	bl	800424e <ZbZclParseFloat>
 8002f34:	ed8d 0b10 	vstr	d0, [sp, #64]	@ 0x40
 8002f38:	f89d 0000 	ldrb.w	r0, [sp]
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	f040 8106 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f42 <??ZbZclHandleConfigReport_18>:
 8002f42:	9802      	ldr	r0, [sp, #8]
 8002f44:	1986      	adds	r6, r0, r6
 8002f46:	2001      	movs	r0, #1
 8002f48:	4681      	mov	r9, r0
 8002f4a:	e02c      	b.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002f4c <??ZbZclHandleConfigReport_16>:
 8002f4c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f50:	f7fe f922 	bl	8001198 <ZbZclAttrIsAnalog>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d026      	beq.n	8002fa6 <??ZbZclHandleConfigReport_19>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f5c:	1b92      	subs	r2, r2, r6
 8002f5e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f60:	eb00 0106 	add.w	r1, r0, r6
 8002f64:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f68:	f7fe f865 	bl	8001036 <ZbZclAttrParseLength>
 8002f6c:	9002      	str	r0, [sp, #8]
 8002f6e:	9802      	ldr	r0, [sp, #8]
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d503      	bpl.n	8002f7c <??ZbZclHandleConfigReport_20>
 8002f74:	2085      	movs	r0, #133	@ 0x85
 8002f76:	f88d 0000 	strb.w	r0, [sp]
 8002f7a:	e0e8      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f7c <??ZbZclHandleConfigReport_20>:
 8002f7c:	466a      	mov	r2, sp
 8002f7e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f80:	eb00 0106 	add.w	r1, r0, r6
 8002f84:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f88:	f7fe fa04 	bl	8001394 <ZbZclParseInteger>
 8002f8c:	f001 feca 	bl	8004d24 <__aeabi_l2d>
 8002f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002f94:	f89d 0000 	ldrb.w	r0, [sp]
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	f040 80d8 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f9e <??ZbZclHandleConfigReport_21>:
 8002f9e:	9802      	ldr	r0, [sp, #8]
 8002fa0:	1986      	adds	r6, r0, r6
 8002fa2:	2001      	movs	r0, #1
 8002fa4:	4681      	mov	r9, r0

08002fa6 <??ZbZclHandleConfigReport_19>:
 8002fa6:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002faa:	0020      	movs	r0, r4
 8002fac:	f7fd f917 	bl	80001de <ZbZclAttrFind>
 8002fb0:	4682      	mov	sl, r0
 8002fb2:	f1ba 0f00 	cmp.w	sl, #0
 8002fb6:	d103      	bne.n	8002fc0 <??ZbZclHandleConfigReport_22>
 8002fb8:	2086      	movs	r0, #134	@ 0x86
 8002fba:	f88d 0000 	strb.w	r0, [sp]
 8002fbe:	e0c6      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fc0 <??ZbZclHandleConfigReport_22>:
 8002fc0:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fc4:	8880      	ldrh	r0, [r0, #4]
 8002fc6:	0400      	lsls	r0, r0, #16
 8002fc8:	d503      	bpl.n	8002fd2 <??ZbZclHandleConfigReport_23>
 8002fca:	2086      	movs	r0, #134	@ 0x86
 8002fcc:	f88d 0000 	strb.w	r0, [sp]
 8002fd0:	e0bd      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fd2 <??ZbZclHandleConfigReport_23>:
 8002fd2:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fd6:	7900      	ldrb	r0, [r0, #4]
 8002fd8:	0780      	lsls	r0, r0, #30
 8002fda:	d403      	bmi.n	8002fe4 <??ZbZclHandleConfigReport_24>
 8002fdc:	208c      	movs	r0, #140	@ 0x8c
 8002fde:	f88d 0000 	strb.w	r0, [sp]
 8002fe2:	e0b4      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fe4 <??ZbZclHandleConfigReport_24>:
 8002fe4:	f64f 7bff 	movw	fp, #65535	@ 0xffff
 8002fe8:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8002fec:	4558      	cmp	r0, fp
 8002fee:	d101      	bne.n	8002ff4 <??ZbZclHandleConfigReport_25>
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	4681      	mov	r9, r0

08002ff4 <??ZbZclHandleConfigReport_25>:
 8002ff4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8002ff8:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	f7ff fc12 	bl	8002826 <zcl_reporting_find>
 8003002:	4680      	mov	r8, r0
 8003004:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003008:	4558      	cmp	r0, fp
 800300a:	d11b      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 800300c:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8003010:	2800      	cmp	r0, #0
 8003012:	d117      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 8003014:	2000      	movs	r0, #0
 8003016:	4681      	mov	r9, r0
 8003018:	f1b8 0f00 	cmp.w	r8, #0
 800301c:	d00d      	beq.n	800303a <??ZbZclHandleConfigReport_27>
 800301e:	f8b8 0024 	ldrh.w	r0, [r8, #36]	@ 0x24
 8003022:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8003026:	f8b8 0026 	ldrh.w	r0, [r8, #38]	@ 0x26
 800302a:	f8ad 003e 	strh.w	r0, [sp, #62]	@ 0x3e
 800302e:	2200      	movs	r2, #0
 8003030:	a906      	add	r1, sp, #24
 8003032:	9801      	ldr	r0, [sp, #4]
 8003034:	f7ff fd84 	bl	8002b40 <zcl_reporting_reset_defaults>
 8003038:	e004      	b.n	8003044 <??ZbZclHandleConfigReport_26>

0800303a <??ZbZclHandleConfigReport_27>:
 800303a:	aa06      	add	r2, sp, #24
 800303c:	4651      	mov	r1, sl
 800303e:	9801      	ldr	r0, [sp, #4]
 8003040:	f7ff fd63 	bl	8002b0a <zcl_reporting_config_attr_defaults>

08003044 <??ZbZclHandleConfigReport_26>:
 8003044:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8003048:	f8da 1008 	ldr.w	r1, [sl, #8]
 800304c:	7889      	ldrb	r1, [r1, #2]
 800304e:	4288      	cmp	r0, r1
 8003050:	d003      	beq.n	800305a <??ZbZclHandleConfigReport_28>
 8003052:	208d      	movs	r0, #141	@ 0x8d
 8003054:	f88d 0000 	strb.w	r0, [sp]
 8003058:	e079      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800305a <??ZbZclHandleConfigReport_28>:
 800305a:	f1b8 0f00 	cmp.w	r8, #0
 800305e:	d021      	beq.n	80030a4 <??ZbZclHandleConfigReport_29>
 8003060:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003064:	f8a8 0020 	strh.w	r0, [r8, #32]
 8003068:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 800306c:	f8a8 0022 	strh.w	r0, [r8, #34]	@ 0x22
 8003070:	4648      	mov	r0, r9
 8003072:	b2c0      	uxtb	r0, r0
 8003074:	2800      	cmp	r0, #0
 8003076:	d00c      	beq.n	8003092 <??ZbZclHandleConfigReport_30>
 8003078:	a806      	add	r0, sp, #24
 800307a:	f7ff fdc3 	bl	8002c04 <zcl_reporting_epsilon_check>
 800307e:	2800      	cmp	r0, #0
 8003080:	d103      	bne.n	800308a <??ZbZclHandleConfigReport_31>
 8003082:	2085      	movs	r0, #133	@ 0x85
 8003084:	f88d 0000 	strb.w	r0, [sp]
 8003088:	e061      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800308a <??ZbZclHandleConfigReport_31>:
 800308a:	ed9d 0b10 	vldr	d0, [sp, #64]	@ 0x40
 800308e:	ed88 0b0a 	vstr	d0, [r8, #40]	@ 0x28

08003092 <??ZbZclHandleConfigReport_30>:
 8003092:	9801      	ldr	r0, [sp, #4]
 8003094:	f00b fc1d 	bl	800e8d2 <ZbZclUptime>
 8003098:	f8c8 0010 	str.w	r0, [r8, #16]
 800309c:	2001      	movs	r0, #1
 800309e:	f88d 0002 	strb.w	r0, [sp, #2]
 80030a2:	e6b4      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

080030a4 <??ZbZclHandleConfigReport_29>:
 80030a4:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80030a8:	4558      	cmp	r0, fp
 80030aa:	f43f aeb0 	beq.w	8002e0e <??ZbZclHandleConfigReport_2>

080030ae <??ZbZclHandleConfigReport_32>:
 80030ae:	9408      	str	r4, [sp, #32]
 80030b0:	4648      	mov	r0, r9
 80030b2:	b2c0      	uxtb	r0, r0
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d008      	beq.n	80030ca <??ZbZclHandleConfigReport_33>
 80030b8:	a806      	add	r0, sp, #24
 80030ba:	f7ff fda3 	bl	8002c04 <zcl_reporting_epsilon_check>
 80030be:	2800      	cmp	r0, #0
 80030c0:	d108      	bne.n	80030d4 <??ZbZclHandleConfigReport_34>
 80030c2:	2085      	movs	r0, #133	@ 0x85
 80030c4:	f88d 0000 	strb.w	r0, [sp]
 80030c8:	e041      	b.n	800314e <??ZbZclHandleConfigReport_15>

080030ca <??ZbZclHandleConfigReport_33>:
 80030ca:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 80030ce:	a806      	add	r0, sp, #24
 80030d0:	f7ff fd6b 	bl	8002baa <zcl_reporting_epsilon_default>

080030d4 <??ZbZclHandleConfigReport_34>:
 80030d4:	2008      	movs	r0, #8
 80030d6:	9015      	str	r0, [sp, #84]	@ 0x54
 80030d8:	a810      	add	r0, sp, #64	@ 0x40
 80030da:	9014      	str	r0, [sp, #80]	@ 0x50
 80030dc:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 80030e0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80030e2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80030e4:	4658      	mov	r0, fp
 80030e6:	f00c fe10 	bl	800fd0a <__aeabi_memcpy>
 80030ea:	a906      	add	r1, sp, #24
 80030ec:	0020      	movs	r0, r4
 80030ee:	f7ff fbec 	bl	80028ca <zcl_reporting_save_curr_val>
 80030f2:	f88d 0000 	strb.w	r0, [sp]
 80030f6:	f89d 0000 	ldrb.w	r0, [sp]
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d127      	bne.n	800314e <??ZbZclHandleConfigReport_15>

080030fe <??ZbZclHandleConfigReport_35>:
 80030fe:	a906      	add	r1, sp, #24
 8003100:	0020      	movs	r0, r4
 8003102:	f7ff fc55 	bl	80029b0 <zcl_reporting_create_new>
 8003106:	2800      	cmp	r0, #0
 8003108:	d103      	bne.n	8003112 <??ZbZclHandleConfigReport_36>
 800310a:	2189      	movs	r1, #137	@ 0x89
 800310c:	f88d 1000 	strb.w	r1, [sp]
 8003110:	e01d      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003112 <??ZbZclHandleConfigReport_36>:
 8003112:	2101      	movs	r1, #1
 8003114:	f88d 1002 	strb.w	r1, [sp, #2]
 8003118:	e679      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800311a <??ZbZclHandleConfigReport_6>:
 800311a:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800311e:	2801      	cmp	r0, #1
 8003120:	d10e      	bne.n	8003140 <??ZbZclHandleConfigReport_37>
 8003122:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003124:	1cb1      	adds	r1, r6, #2
 8003126:	4288      	cmp	r0, r1
 8003128:	d206      	bcs.n	8003138 <??ZbZclHandleConfigReport_38>
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 800312e:	0029      	movs	r1, r5
 8003130:	0020      	movs	r0, r4
 8003132:	f00b fc65 	bl	800ea00 <ZbZclSendDefaultResponse>
 8003136:	e0a1      	b.n	800327c <??ZbZclHandleConfigReport_3>

08003138 <??ZbZclHandleConfigReport_38>:
 8003138:	208c      	movs	r0, #140	@ 0x8c
 800313a:	f88d 0000 	strb.w	r0, [sp]
 800313e:	e006      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003140 <??ZbZclHandleConfigReport_37>:
 8003140:	2380      	movs	r3, #128	@ 0x80
 8003142:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003144:	0029      	movs	r1, r5
 8003146:	0020      	movs	r0, r4
 8003148:	f00b fc5a 	bl	800ea00 <ZbZclSendDefaultResponse>
 800314c:	e096      	b.n	800327c <??ZbZclHandleConfigReport_3>

0800314e <??ZbZclHandleConfigReport_15>:
 800314e:	f89d 0000 	ldrb.w	r0, [sp]
 8003152:	f88d 0003 	strb.w	r0, [sp, #3]
 8003156:	1d38      	adds	r0, r7, #4
 8003158:	2837      	cmp	r0, #55	@ 0x37
 800315a:	d210      	bcs.n	800317e <??ZbZclHandleConfigReport_4>

0800315c <??ZbZclHandleConfigReport_39>:
 800315c:	a83a      	add	r0, sp, #232	@ 0xe8
 800315e:	f89d 1000 	ldrb.w	r1, [sp]
 8003162:	55c1      	strb	r1, [r0, r7]
 8003164:	1c7f      	adds	r7, r7, #1
 8003166:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800316a:	55c1      	strb	r1, [r0, r7]
 800316c:	1c7f      	adds	r7, r7, #1
 800316e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8003172:	a83a      	add	r0, sp, #232	@ 0xe8
 8003174:	4438      	add	r0, r7
 8003176:	f000 fed7 	bl	8003f28 <putle16>
 800317a:	1cbf      	adds	r7, r7, #2
 800317c:	e647      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800317e <??ZbZclHandleConfigReport_4>:
 800317e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003182:	2800      	cmp	r0, #0
 8003184:	d105      	bne.n	8003192 <??ZbZclHandleConfigReport_40>
 8003186:	2000      	movs	r0, #0
 8003188:	2100      	movs	r1, #0
 800318a:	aa3a      	add	r2, sp, #232	@ 0xe8
 800318c:	5411      	strb	r1, [r2, r0]
 800318e:	1c40      	adds	r0, r0, #1
 8003190:	0007      	movs	r7, r0

08003192 <??ZbZclHandleConfigReport_40>:
 8003192:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003196:	2800      	cmp	r0, #0
 8003198:	d127      	bne.n	80031ea <??ZbZclHandleConfigReport_41>
 800319a:	f05f 0920 	movs.w	r9, #32
 800319e:	f05f 0800 	movs.w	r8, #0
 80031a2:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 80031a6:	4642      	mov	r2, r8
 80031a8:	4649      	mov	r1, r9
 80031aa:	4650      	mov	r0, sl
 80031ac:	f001 fb81 	bl	80048b2 <__aeabi_memset>
 80031b0:	9801      	ldr	r0, [sp, #4]
 80031b2:	f00b f875 	bl	800e2a0 <ZbExtendedAddress>
 80031b6:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 80031ba:	8868      	ldrh	r0, [r5, #2]
 80031bc:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 80031c0:	89a0      	ldrh	r0, [r4, #12]
 80031c2:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 80031c6:	2003      	movs	r0, #3
 80031c8:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 80031cc:	8a68      	ldrh	r0, [r5, #18]
 80031ce:	f8ad 0072 	strh.w	r0, [sp, #114]	@ 0x72
 80031d2:	8ae8      	ldrh	r0, [r5, #22]
 80031d4:	f8ad 0076 	strh.w	r0, [sp, #118]	@ 0x76
 80031d8:	e9d5 0106 	ldrd	r0, r1, [r5, #24]
 80031dc:	e9cd 011e 	strd	r0, r1, [sp, #120]	@ 0x78
 80031e0:	aa30      	add	r2, sp, #192	@ 0xc0
 80031e2:	a918      	add	r1, sp, #96	@ 0x60
 80031e4:	9801      	ldr	r0, [sp, #4]
 80031e6:	f00b f9c2 	bl	800e56e <ZbApsmeBindReq>

080031ea <??ZbZclHandleConfigReport_41>:
 80031ea:	2200      	movs	r2, #0
 80031ec:	a924      	add	r1, sp, #144	@ 0x90
 80031ee:	0020      	movs	r0, r4
 80031f0:	f000 fd57 	bl	8003ca2 <ZbZclClusterInitApsdeReq>
 80031f4:	a824      	add	r0, sp, #144	@ 0x90
 80031f6:	f115 0110 	adds.w	r1, r5, #16
 80031fa:	2210      	movs	r2, #16
 80031fc:	f00c fd85 	bl	800fd0a <__aeabi_memcpy>
 8003200:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003204:	f000 fce5 	bl	8003bd2 <ZbZclTxOptsFromSecurityStatus>
 8003208:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 800320c:	f8bd 00b4 	ldrh.w	r0, [sp, #180]	@ 0xb4
 8003210:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8003214:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 8003218:	2001      	movs	r0, #1
 800321a:	f88d 00b6 	strb.w	r0, [sp, #182]	@ 0xb6
 800321e:	2000      	movs	r0, #0
 8003220:	f88d 00b7 	strb.w	r0, [sp, #183]	@ 0xb7
 8003224:	a816      	add	r0, sp, #88	@ 0x58
 8003226:	9020      	str	r0, [sp, #128]	@ 0x80
 8003228:	a820      	add	r0, sp, #128	@ 0x80
 800322a:	9905      	ldr	r1, [sp, #20]
 800322c:	6041      	str	r1, [r0, #4]
 800322e:	a93a      	add	r1, sp, #232	@ 0xe8
 8003230:	6081      	str	r1, [r0, #8]
 8003232:	60c7      	str	r7, [r0, #12]
 8003234:	a820      	add	r0, sp, #128	@ 0x80
 8003236:	902a      	str	r0, [sp, #168]	@ 0xa8
 8003238:	2002      	movs	r0, #2
 800323a:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 800323e:	2300      	movs	r3, #0
 8003240:	2200      	movs	r2, #0
 8003242:	a924      	add	r1, sp, #144	@ 0x90
 8003244:	9801      	ldr	r0, [sp, #4]
 8003246:	f00b f8b7 	bl	800e3b8 <ZbApsdeDataReqCallback>
 800324a:	f89d 0002 	ldrb.w	r0, [sp, #2]
 800324e:	2800      	cmp	r0, #0
 8003250:	d014      	beq.n	800327c <??ZbZclHandleConfigReport_3>
 8003252:	2301      	movs	r3, #1
 8003254:	f10d 0201 	add.w	r2, sp, #1
 8003258:	f240 410c 	movw	r1, #1036	@ 0x40c
 800325c:	9801      	ldr	r0, [sp, #4]
 800325e:	f00b fb23 	bl	800e8a8 <ZbNwkGet>
 8003262:	2800      	cmp	r0, #0
 8003264:	d002      	beq.n	800326c <??ZbZclHandleConfigReport_43>
 8003266:	2000      	movs	r0, #0
 8003268:	f88d 0001 	strb.w	r0, [sp, #1]

0800326c <??ZbZclHandleConfigReport_43>:
 800326c:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8003270:	2800      	cmp	r0, #0
 8003272:	d103      	bne.n	800327c <??ZbZclHandleConfigReport_3>
 8003274:	21c8      	movs	r1, #200	@ 0xc8
 8003276:	0020      	movs	r0, r4
 8003278:	f7fe ff7f 	bl	800217a <zcl_report_kick>

0800327c <??ZbZclHandleConfigReport_3>:
 800327c:	b049      	add	sp, #292	@ 0x124
 800327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003282 <ZbZclHandleReadReport>:
 8003282:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003286:	b09a      	sub	sp, #104	@ 0x68
 8003288:	4680      	mov	r8, r0
 800328a:	4691      	mov	r9, r2
 800328c:	f05f 0a00 	movs.w	sl, #0
 8003290:	2300      	movs	r3, #0
 8003292:	a28d      	add	r2, pc, #564	@ (adr r2, 80034c8 <??DataTable10>)
 8003294:	f8b8 101a 	ldrh.w	r1, [r8, #26]
 8003298:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800329c:	f00b fc57 	bl	800eb4e <zb_heap_alloc>
 80032a0:	0007      	movs	r7, r0
 80032a2:	2f00      	cmp	r7, #0
 80032a4:	d106      	bne.n	80032b4 <??ZbZclHandleReadReport_0>
 80032a6:	2389      	movs	r3, #137	@ 0x89
 80032a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80032aa:	4649      	mov	r1, r9
 80032ac:	4640      	mov	r0, r8
 80032ae:	f00b fba7 	bl	800ea00 <ZbZclSendDefaultResponse>
 80032b2:	e105      	b.n	80034c0 <??ZbZclHandleReadReport_1>

080032b4 <??ZbZclHandleReadReport_0>:
 80032b4:	2408      	movs	r4, #8
 80032b6:	2500      	movs	r5, #0
 80032b8:	ae01      	add	r6, sp, #4
 80032ba:	002a      	movs	r2, r5
 80032bc:	0021      	movs	r1, r4
 80032be:	0030      	movs	r0, r6
 80032c0:	f001 faf7 	bl	80048b2 <__aeabi_memset>
 80032c4:	2000      	movs	r0, #0
 80032c6:	f88d 0004 	strb.w	r0, [sp, #4]
 80032ca:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032cc:	7840      	ldrb	r0, [r0, #1]
 80032ce:	f88d 0005 	strb.w	r0, [sp, #5]
 80032d2:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032d4:	7880      	ldrb	r0, [r0, #2]
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d103      	bne.n	80032e2 <??ZbZclHandleReadReport_2>
 80032da:	2001      	movs	r0, #1
 80032dc:	f88d 0006 	strb.w	r0, [sp, #6]
 80032e0:	e002      	b.n	80032e8 <??ZbZclHandleReadReport_3>

080032e2 <??ZbZclHandleReadReport_2>:
 80032e2:	2000      	movs	r0, #0
 80032e4:	f88d 0006 	strb.w	r0, [sp, #6]

080032e8 <??ZbZclHandleReadReport_3>:
 80032e8:	2001      	movs	r0, #1
 80032ea:	f88d 0007 	strb.w	r0, [sp, #7]
 80032ee:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f0:	8880      	ldrh	r0, [r0, #4]
 80032f2:	f8ad 0008 	strh.w	r0, [sp, #8]
 80032f6:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f8:	7980      	ldrb	r0, [r0, #6]
 80032fa:	f88d 000a 	strb.w	r0, [sp, #10]
 80032fe:	2009      	movs	r0, #9
 8003300:	f88d 000b 	strb.w	r0, [sp, #11]
 8003304:	2205      	movs	r2, #5
 8003306:	0039      	movs	r1, r7
 8003308:	a801      	add	r0, sp, #4
 800330a:	f000 fd79 	bl	8003e00 <ZbZclAppendHeader>
 800330e:	0004      	movs	r4, r0
 8003310:	2c00      	cmp	r4, #0
 8003312:	d506      	bpl.n	8003322 <??ZbZclHandleReadReport_4>
 8003314:	2380      	movs	r3, #128	@ 0x80
 8003316:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003318:	4649      	mov	r1, r9
 800331a:	4640      	mov	r0, r8
 800331c:	f00b fb70 	bl	800ea00 <ZbZclSendDefaultResponse>
 8003320:	e0ce      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003322 <??ZbZclHandleReadReport_4>:
 8003322:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003326:	4582      	cmp	sl, r0
 8003328:	f080 80a1 	bcs.w	800346e <??ZbZclHandleReadReport_5>
 800332c:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003330:	f11a 0103 	adds.w	r1, sl, #3
 8003334:	4288      	cmp	r0, r1
 8003336:	d206      	bcs.n	8003346 <??ZbZclHandleReadReport_6>
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800333c:	4649      	mov	r1, r9
 800333e:	4640      	mov	r0, r8
 8003340:	f00b fb5e 	bl	800ea00 <ZbZclSendDefaultResponse>
 8003344:	e0bc      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003346 <??ZbZclHandleReadReport_6>:
 8003346:	4650      	mov	r0, sl
 8003348:	f110 0a01 	adds.w	sl, r0, #1
 800334c:	f8d9 1024 	ldr.w	r1, [r9, #36]	@ 0x24
 8003350:	5c08      	ldrb	r0, [r1, r0]
 8003352:	2800      	cmp	r0, #0
 8003354:	d003      	beq.n	800335e <??ZbZclHandleReadReport_7>
 8003356:	2001      	movs	r0, #1
 8003358:	f88d 0000 	strb.w	r0, [sp]
 800335c:	e002      	b.n	8003364 <??ZbZclHandleReadReport_8>

0800335e <??ZbZclHandleReadReport_7>:
 800335e:	2000      	movs	r0, #0
 8003360:	f88d 0000 	strb.w	r0, [sp]

08003364 <??ZbZclHandleReadReport_8>:
 8003364:	f8d9 0024 	ldr.w	r0, [r9, #36]	@ 0x24
 8003368:	4450      	add	r0, sl
 800336a:	f000 fd91 	bl	8003e90 <pletoh16>
 800336e:	f8ad 0002 	strh.w	r0, [sp, #2]
 8003372:	f11a 0a02 	adds.w	sl, sl, #2
 8003376:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800337a:	4640      	mov	r0, r8
 800337c:	f7fc ff2f 	bl	80001de <ZbZclAttrFind>
 8003380:	0006      	movs	r6, r0
 8003382:	2e00      	cmp	r6, #0
 8003384:	d102      	bne.n	800338c <??ZbZclHandleReadReport_9>
 8003386:	f05f 0b86 	movs.w	fp, #134	@ 0x86
 800338a:	e05c      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800338c <??ZbZclHandleReadReport_9>:
 800338c:	68b0      	ldr	r0, [r6, #8]
 800338e:	7900      	ldrb	r0, [r0, #4]
 8003390:	0780      	lsls	r0, r0, #30
 8003392:	d402      	bmi.n	800339a <??ZbZclHandleReadReport_11>
 8003394:	f05f 0b8c 	movs.w	fp, #140	@ 0x8c
 8003398:	e055      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800339a <??ZbZclHandleReadReport_11>:
 800339a:	f89d 2000 	ldrb.w	r2, [sp]
 800339e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80033a2:	4640      	mov	r0, r8
 80033a4:	f7ff fa3f 	bl	8002826 <zcl_reporting_find>
 80033a8:	0005      	movs	r5, r0
 80033aa:	2d00      	cmp	r5, #0
 80033ac:	d102      	bne.n	80033b4 <??ZbZclHandleReadReport_12>
 80033ae:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033b2:	e048      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033b4 <??ZbZclHandleReadReport_12>:
 80033b4:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80033b6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80033ba:	4288      	cmp	r0, r1
 80033bc:	d102      	bne.n	80033c4 <??ZbZclHandleReadReport_13>
 80033be:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033c2:	e040      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033c4 <??ZbZclHandleReadReport_13>:
 80033c4:	2020      	movs	r0, #32
 80033c6:	9005      	str	r0, [sp, #20]
 80033c8:	2000      	movs	r0, #0
 80033ca:	9004      	str	r0, [sp, #16]
 80033cc:	f10d 0b18 	add.w	fp, sp, #24
 80033d0:	9a04      	ldr	r2, [sp, #16]
 80033d2:	9905      	ldr	r1, [sp, #20]
 80033d4:	4658      	mov	r0, fp
 80033d6:	f001 fa6c 	bl	80048b2 <__aeabi_memset>
 80033da:	f89d 0000 	ldrb.w	r0, [sp]
 80033de:	2800      	cmp	r0, #0
 80033e0:	d003      	beq.n	80033ea <??ZbZclHandleReadReport_14>
 80033e2:	2001      	movs	r0, #1
 80033e4:	f88d 0018 	strb.w	r0, [sp, #24]
 80033e8:	e002      	b.n	80033f0 <??ZbZclHandleReadReport_15>

080033ea <??ZbZclHandleReadReport_14>:
 80033ea:	2000      	movs	r0, #0
 80033ec:	f88d 0018 	strb.w	r0, [sp, #24]

080033f0 <??ZbZclHandleReadReport_15>:
 80033f0:	89a8      	ldrh	r0, [r5, #12]
 80033f2:	f8ad 001a 	strh.w	r0, [sp, #26]
 80033f6:	7ba8      	ldrb	r0, [r5, #14]
 80033f8:	f88d 001c 	strb.w	r0, [sp, #28]
 80033fc:	8c28      	ldrh	r0, [r5, #32]
 80033fe:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003402:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8003404:	f8ad 0020 	strh.w	r0, [sp, #32]
 8003408:	ed95 0b0a 	vldr	d0, [r5, #40]	@ 0x28
 800340c:	ed8d 0b0a 	vstr	d0, [sp, #40]	@ 0x28
 8003410:	2000      	movs	r0, #0
 8003412:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8003416:	2000      	movs	r0, #0
 8003418:	5538      	strb	r0, [r7, r4]
 800341a:	1c64      	adds	r4, r4, #1
 800341c:	f8b8 201a 	ldrh.w	r2, [r8, #26]
 8003420:	0020      	movs	r0, r4
 8003422:	b280      	uxth	r0, r0
 8003424:	1a12      	subs	r2, r2, r0
 8003426:	eb07 0104 	add.w	r1, r7, r4
 800342a:	a806      	add	r0, sp, #24
 800342c:	f000 f896 	bl	800355c <zcl_append_report_config_record>
 8003430:	9003      	str	r0, [sp, #12]
 8003432:	9803      	ldr	r0, [sp, #12]
 8003434:	2800      	cmp	r0, #0
 8003436:	d503      	bpl.n	8003440 <??ZbZclHandleReadReport_16>
 8003438:	1e64      	subs	r4, r4, #1
 800343a:	f05f 0b01 	movs.w	fp, #1
 800343e:	e002      	b.n	8003446 <??ZbZclHandleReadReport_10>

08003440 <??ZbZclHandleReadReport_16>:
 8003440:	9803      	ldr	r0, [sp, #12]
 8003442:	1904      	adds	r4, r0, r4
 8003444:	e76d      	b.n	8003322 <??ZbZclHandleReadReport_4>

08003446 <??ZbZclHandleReadReport_10>:
 8003446:	f8b8 001a 	ldrh.w	r0, [r8, #26]
 800344a:	1ce1      	adds	r1, r4, #3
 800344c:	4288      	cmp	r0, r1
 800344e:	d30e      	bcc.n	800346e <??ZbZclHandleReadReport_5>

08003450 <??ZbZclHandleReadReport_17>:
 8003450:	f807 b004 	strb.w	fp, [r7, r4]
 8003454:	1c64      	adds	r4, r4, #1
 8003456:	f89d 0000 	ldrb.w	r0, [sp]
 800345a:	5538      	strb	r0, [r7, r4]
 800345c:	1c64      	adds	r4, r4, #1
 800345e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8003462:	eb07 0004 	add.w	r0, r7, r4
 8003466:	f000 fd5f 	bl	8003f28 <putle16>
 800346a:	1ca4      	adds	r4, r4, #2
 800346c:	e759      	b.n	8003322 <??ZbZclHandleReadReport_4>

0800346e <??ZbZclHandleReadReport_5>:
 800346e:	464a      	mov	r2, r9
 8003470:	a90e      	add	r1, sp, #56	@ 0x38
 8003472:	4640      	mov	r0, r8
 8003474:	f000 fc15 	bl	8003ca2 <ZbZclClusterInitApsdeReq>
 8003478:	a80e      	add	r0, sp, #56	@ 0x38
 800347a:	f119 0110 	adds.w	r1, r9, #16
 800347e:	2210      	movs	r2, #16
 8003480:	f00c fc43 	bl	800fd0a <__aeabi_memcpy>
 8003484:	f899 002a 	ldrb.w	r0, [r9, #42]	@ 0x2a
 8003488:	f000 fba3 	bl	8003bd2 <ZbZclTxOptsFromSecurityStatus>
 800348c:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 8003490:	2001      	movs	r0, #1
 8003492:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8003496:	2000      	movs	r0, #0
 8003498:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f
 800349c:	9714      	str	r7, [sp, #80]	@ 0x50
 800349e:	0020      	movs	r0, r4
 80034a0:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 80034a4:	2300      	movs	r3, #0
 80034a6:	2200      	movs	r2, #0
 80034a8:	a90e      	add	r1, sp, #56	@ 0x38
 80034aa:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034ae:	f00a ff83 	bl	800e3b8 <ZbApsdeDataReqCallback>
 80034b2:	2300      	movs	r3, #0
 80034b4:	a204      	add	r2, pc, #16	@ (adr r2, 80034c8 <??DataTable10>)
 80034b6:	0039      	movs	r1, r7
 80034b8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034bc:	f00b fb56 	bl	800eb6c <zb_heap_free>

080034c0 <??ZbZclHandleReadReport_1>:
 80034c0:	b01b      	add	sp, #108	@ 0x6c
 80034c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080034c8 <??DataTable10>:
 80034c8:	0000 0000                                   ....

080034cc <ZbZclHandleReportAttr>:
 80034cc:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	0004      	movs	r4, r0
 80034d2:	000d      	movs	r5, r1
 80034d4:	0016      	movs	r6, r2
 80034d6:	f05f 0a00 	movs.w	sl, #0
 80034da:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80034dc:	2800      	cmp	r0, #0
 80034de:	d03b      	beq.n	8003558 <??ZbZclHandleReportAttr_0>

080034e0 <??ZbZclHandleReportAttr_1>:
 80034e0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80034e2:	4651      	mov	r1, sl
 80034e4:	b289      	uxth	r1, r1
 80034e6:	1cc9      	adds	r1, r1, #3
 80034e8:	4288      	cmp	r0, r1
 80034ea:	d335      	bcc.n	8003558 <??ZbZclHandleReportAttr_0>

080034ec <??ZbZclHandleReportAttr_3>:
 80034ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034ee:	4651      	mov	r1, sl
 80034f0:	b289      	uxth	r1, r1
 80034f2:	4408      	add	r0, r1
 80034f4:	f000 fccc 	bl	8003e90 <pletoh16>
 80034f8:	0007      	movs	r7, r0
 80034fa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034fc:	4651      	mov	r1, sl
 80034fe:	b289      	uxth	r1, r1
 8003500:	4408      	add	r0, r1
 8003502:	7880      	ldrb	r0, [r0, #2]
 8003504:	4680      	mov	r8, r0
 8003506:	f11a 0a03 	adds.w	sl, sl, #3
 800350a:	2300      	movs	r3, #0
 800350c:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 800350e:	4650      	mov	r0, sl
 8003510:	b280      	uxth	r0, r0
 8003512:	1a12      	subs	r2, r2, r0
 8003514:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003516:	4651      	mov	r1, sl
 8003518:	b289      	uxth	r1, r1
 800351a:	4401      	add	r1, r0
 800351c:	4640      	mov	r0, r8
 800351e:	b2c0      	uxtb	r0, r0
 8003520:	f7fd fd89 	bl	8001036 <ZbZclAttrParseLength>
 8003524:	4681      	mov	r9, r0
 8003526:	f1b9 0f00 	cmp.w	r9, #0
 800352a:	d415      	bmi.n	8003558 <??ZbZclHandleReportAttr_0>

0800352c <??ZbZclHandleReportAttr_4>:
 800352c:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800352e:	ebb0 000a 	subs.w	r0, r0, sl
 8003532:	b280      	uxth	r0, r0
 8003534:	9001      	str	r0, [sp, #4]
 8003536:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003538:	4651      	mov	r1, sl
 800353a:	b289      	uxth	r1, r1
 800353c:	4408      	add	r0, r1
 800353e:	9000      	str	r0, [sp, #0]
 8003540:	4643      	mov	r3, r8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	003a      	movs	r2, r7
 8003546:	b292      	uxth	r2, r2
 8003548:	0031      	movs	r1, r6
 800354a:	0020      	movs	r0, r4
 800354c:	f8d4 c05c 	ldr.w	ip, [r4, #92]	@ 0x5c
 8003550:	47e0      	blx	ip
 8003552:	eb19 0a0a 	adds.w	sl, r9, sl
 8003556:	e7c3      	b.n	80034e0 <??ZbZclHandleReportAttr_1>

08003558 <??ZbZclHandleReportAttr_0>:
 8003558:	e8bd 87f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, pc}

0800355c <zcl_append_report_config_record>:
 800355c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003560:	0005      	movs	r5, r0
 8003562:	000e      	movs	r6, r1
 8003564:	4690      	mov	r8, r2
 8003566:	2700      	movs	r7, #0
 8003568:	7828      	ldrb	r0, [r5, #0]
 800356a:	2800      	cmp	r0, #0
 800356c:	d003      	beq.n	8003576 <??zcl_append_report_config_record_0>
 800356e:	2801      	cmp	r0, #1
 8003570:	f000 80f4 	beq.w	800375c <??zcl_append_report_config_record_1>
 8003574:	e108      	b.n	8003788 <??zcl_append_report_config_record_2>

08003576 <??zcl_append_report_config_record_0>:
 8003576:	7928      	ldrb	r0, [r5, #4]
 8003578:	f001 f98e 	bl	8004898 <ZbZclAttrIsFloat>
 800357c:	2800      	cmp	r0, #0
 800357e:	d002      	beq.n	8003586 <??zcl_append_report_config_record_3>
 8003580:	2001      	movs	r0, #1
 8003582:	4681      	mov	r9, r0
 8003584:	e009      	b.n	800359a <??zcl_append_report_config_record_4>

08003586 <??zcl_append_report_config_record_3>:
 8003586:	7928      	ldrb	r0, [r5, #4]
 8003588:	f7fd fe06 	bl	8001198 <ZbZclAttrIsAnalog>
 800358c:	2800      	cmp	r0, #0
 800358e:	d002      	beq.n	8003596 <??zcl_append_report_config_record_5>
 8003590:	2001      	movs	r0, #1
 8003592:	4681      	mov	r9, r0
 8003594:	e001      	b.n	800359a <??zcl_append_report_config_record_4>

08003596 <??zcl_append_report_config_record_5>:
 8003596:	2000      	movs	r0, #0
 8003598:	4681      	mov	r9, r0

0800359a <??zcl_append_report_config_record_4>:
 800359a:	f1b8 0f08 	cmp.w	r8, #8
 800359e:	d202      	bcs.n	80035a6 <??zcl_append_report_config_record_6>
 80035a0:	f05f 30ff 	movs.w	r0, #4294967295
 80035a4:	e0f3      	b.n	800378e <??zcl_append_report_config_record_7>

080035a6 <??zcl_append_report_config_record_6>:
 80035a6:	7828      	ldrb	r0, [r5, #0]
 80035a8:	55f0      	strb	r0, [r6, r7]
 80035aa:	1c7f      	adds	r7, r7, #1
 80035ac:	8869      	ldrh	r1, [r5, #2]
 80035ae:	eb06 0007 	add.w	r0, r6, r7
 80035b2:	f000 fcb9 	bl	8003f28 <putle16>
 80035b6:	1cbf      	adds	r7, r7, #2
 80035b8:	7928      	ldrb	r0, [r5, #4]
 80035ba:	55f0      	strb	r0, [r6, r7]
 80035bc:	1c7f      	adds	r7, r7, #1
 80035be:	88e9      	ldrh	r1, [r5, #6]
 80035c0:	eb06 0007 	add.w	r0, r6, r7
 80035c4:	f000 fcb0 	bl	8003f28 <putle16>
 80035c8:	1cbf      	adds	r7, r7, #2
 80035ca:	8929      	ldrh	r1, [r5, #8]
 80035cc:	eb06 0007 	add.w	r0, r6, r7
 80035d0:	f000 fcaa 	bl	8003f28 <putle16>
 80035d4:	1cbf      	adds	r7, r7, #2
 80035d6:	4648      	mov	r0, r9
 80035d8:	b2c0      	uxtb	r0, r0
 80035da:	2800      	cmp	r0, #0
 80035dc:	f000 80bd 	beq.w	800375a <??zcl_append_report_config_record_8>
 80035e0:	7928      	ldrb	r0, [r5, #4]
 80035e2:	f7fd fc9d 	bl	8000f20 <ZbZclAttrTypeLength>
 80035e6:	0004      	movs	r4, r0
 80035e8:	2c00      	cmp	r4, #0
 80035ea:	d101      	bne.n	80035f0 <??zcl_append_report_config_record_9>
 80035ec:	2001      	movs	r0, #1
 80035ee:	e0ce      	b.n	800378e <??zcl_append_report_config_record_7>

080035f0 <??zcl_append_report_config_record_9>:
 80035f0:	2c01      	cmp	r4, #1
 80035f2:	d00e      	beq.n	8003612 <??zcl_append_report_config_record_10>
 80035f4:	f0c0 80af 	bcc.w	8003756 <??zcl_append_report_config_record_11>
 80035f8:	2c03      	cmp	r4, #3
 80035fa:	d02f      	beq.n	800365c <??zcl_append_report_config_record_12>
 80035fc:	d319      	bcc.n	8003632 <??zcl_append_report_config_record_13>
 80035fe:	2c05      	cmp	r4, #5
 8003600:	d054      	beq.n	80036ac <??zcl_append_report_config_record_14>
 8003602:	d33f      	bcc.n	8003684 <??zcl_append_report_config_record_15>
 8003604:	2c07      	cmp	r4, #7
 8003606:	d07c      	beq.n	8003702 <??zcl_append_report_config_record_16>
 8003608:	d365      	bcc.n	80036d6 <??zcl_append_report_config_record_17>
 800360a:	2c08      	cmp	r4, #8
 800360c:	f000 808e 	beq.w	800372c <??zcl_append_report_config_record_18>
 8003610:	e0a1      	b.n	8003756 <??zcl_append_report_config_record_11>

08003612 <??zcl_append_report_config_record_10>:
 8003612:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003616:	2201      	movs	r2, #1
 8003618:	4b5f      	ldr	r3, [pc, #380]	@ (8003798 <??DataTable11_1>)
 800361a:	f001 fe09 	bl	8005230 <__aeabi_cdrcmple>
 800361e:	d801      	bhi.n	8003624 <??zcl_append_report_config_record_19>
 8003620:	2001      	movs	r0, #1
 8003622:	e0b4      	b.n	800378e <??zcl_append_report_config_record_7>

08003624 <??zcl_append_report_config_record_19>:
 8003624:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003628:	f001 fe44 	bl	80052b4 <__aeabi_d2iz>
 800362c:	55f0      	strb	r0, [r6, r7]
 800362e:	1c7f      	adds	r7, r7, #1
 8003630:	e093      	b.n	800375a <??zcl_append_report_config_record_8>

08003632 <??zcl_append_report_config_record_13>:
 8003632:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003636:	2201      	movs	r2, #1
 8003638:	4b58      	ldr	r3, [pc, #352]	@ (800379c <??DataTable11_2>)
 800363a:	f001 fdf9 	bl	8005230 <__aeabi_cdrcmple>
 800363e:	d801      	bhi.n	8003644 <??zcl_append_report_config_record_20>
 8003640:	2001      	movs	r0, #1
 8003642:	e0a4      	b.n	800378e <??zcl_append_report_config_record_7>

08003644 <??zcl_append_report_config_record_20>:
 8003644:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003648:	f001 fe34 	bl	80052b4 <__aeabi_d2iz>
 800364c:	0001      	movs	r1, r0
 800364e:	b289      	uxth	r1, r1
 8003650:	eb06 0007 	add.w	r0, r6, r7
 8003654:	f000 fc68 	bl	8003f28 <putle16>
 8003658:	1cbf      	adds	r7, r7, #2
 800365a:	e07e      	b.n	800375a <??zcl_append_report_config_record_8>

0800365c <??zcl_append_report_config_record_12>:
 800365c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003660:	4a4f      	ldr	r2, [pc, #316]	@ (80037a0 <??DataTable11_3>)
 8003662:	4b50      	ldr	r3, [pc, #320]	@ (80037a4 <??DataTable11_4>)
 8003664:	f001 fde4 	bl	8005230 <__aeabi_cdrcmple>
 8003668:	d801      	bhi.n	800366e <??zcl_append_report_config_record_21>
 800366a:	2001      	movs	r0, #1
 800366c:	e08f      	b.n	800378e <??zcl_append_report_config_record_7>

0800366e <??zcl_append_report_config_record_21>:
 800366e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003672:	f001 fe47 	bl	8005304 <__aeabi_d2uiz>
 8003676:	0001      	movs	r1, r0
 8003678:	eb06 0007 	add.w	r0, r6, r7
 800367c:	f000 fc5a 	bl	8003f34 <putle24>
 8003680:	1cff      	adds	r7, r7, #3
 8003682:	e06a      	b.n	800375a <??zcl_append_report_config_record_8>

08003684 <??zcl_append_report_config_record_15>:
 8003684:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003688:	4a47      	ldr	r2, [pc, #284]	@ (80037a8 <??DataTable11_5>)
 800368a:	4b48      	ldr	r3, [pc, #288]	@ (80037ac <??DataTable11_6>)
 800368c:	f001 fdd0 	bl	8005230 <__aeabi_cdrcmple>
 8003690:	d801      	bhi.n	8003696 <??zcl_append_report_config_record_22>
 8003692:	2001      	movs	r0, #1
 8003694:	e07b      	b.n	800378e <??zcl_append_report_config_record_7>

08003696 <??zcl_append_report_config_record_22>:
 8003696:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800369a:	f001 fe33 	bl	8005304 <__aeabi_d2uiz>
 800369e:	0001      	movs	r1, r0
 80036a0:	eb06 0007 	add.w	r0, r6, r7
 80036a4:	f000 fc52 	bl	8003f4c <putle32>
 80036a8:	1d3f      	adds	r7, r7, #4
 80036aa:	e056      	b.n	800375a <??zcl_append_report_config_record_8>

080036ac <??zcl_append_report_config_record_14>:
 80036ac:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036b0:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <??DataTable11_7>)
 80036b2:	4b40      	ldr	r3, [pc, #256]	@ (80037b4 <??DataTable11_8>)
 80036b4:	f001 fdbc 	bl	8005230 <__aeabi_cdrcmple>
 80036b8:	d801      	bhi.n	80036be <??zcl_append_report_config_record_23>
 80036ba:	2001      	movs	r0, #1
 80036bc:	e067      	b.n	800378e <??zcl_append_report_config_record_7>

080036be <??zcl_append_report_config_record_23>:
 80036be:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036c2:	f001 fea3 	bl	800540c <__aeabi_d2ulz>
 80036c6:	0002      	movs	r2, r0
 80036c8:	000b      	movs	r3, r1
 80036ca:	eb06 0007 	add.w	r0, r6, r7
 80036ce:	f000 fc48 	bl	8003f62 <putle40>
 80036d2:	1d7f      	adds	r7, r7, #5
 80036d4:	e041      	b.n	800375a <??zcl_append_report_config_record_8>

080036d6 <??zcl_append_report_config_record_17>:
 80036d6:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036da:	f07f 021e 	mvns.w	r2, #30
 80036de:	4b36      	ldr	r3, [pc, #216]	@ (80037b8 <??DataTable11_9>)
 80036e0:	f001 fda6 	bl	8005230 <__aeabi_cdrcmple>
 80036e4:	d801      	bhi.n	80036ea <??zcl_append_report_config_record_24>
 80036e6:	2001      	movs	r0, #1
 80036e8:	e051      	b.n	800378e <??zcl_append_report_config_record_7>

080036ea <??zcl_append_report_config_record_24>:
 80036ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036ee:	f001 fe8d 	bl	800540c <__aeabi_d2ulz>
 80036f2:	0002      	movs	r2, r0
 80036f4:	000b      	movs	r3, r1
 80036f6:	eb06 0007 	add.w	r0, r6, r7
 80036fa:	f000 fc3c 	bl	8003f76 <putle48>
 80036fe:	1dbf      	adds	r7, r7, #6
 8003700:	e02b      	b.n	800375a <??zcl_append_report_config_record_8>

08003702 <??zcl_append_report_config_record_16>:
 8003702:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003706:	2201      	movs	r2, #1
 8003708:	4b2c      	ldr	r3, [pc, #176]	@ (80037bc <??DataTable11_10>)
 800370a:	f001 fd91 	bl	8005230 <__aeabi_cdrcmple>
 800370e:	d801      	bhi.n	8003714 <??zcl_append_report_config_record_25>
 8003710:	2001      	movs	r0, #1
 8003712:	e03c      	b.n	800378e <??zcl_append_report_config_record_7>

08003714 <??zcl_append_report_config_record_25>:
 8003714:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003718:	f001 fe78 	bl	800540c <__aeabi_d2ulz>
 800371c:	0002      	movs	r2, r0
 800371e:	000b      	movs	r3, r1
 8003720:	eb06 0007 	add.w	r0, r6, r7
 8003724:	f000 fc36 	bl	8003f94 <putle56>
 8003728:	1dff      	adds	r7, r7, #7
 800372a:	e016      	b.n	800375a <??zcl_append_report_config_record_8>

0800372c <??zcl_append_report_config_record_18>:
 800372c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003730:	2201      	movs	r2, #1
 8003732:	4b23      	ldr	r3, [pc, #140]	@ (80037c0 <??DataTable11_11>)
 8003734:	f001 fd7c 	bl	8005230 <__aeabi_cdrcmple>
 8003738:	d801      	bhi.n	800373e <??zcl_append_report_config_record_26>
 800373a:	2001      	movs	r0, #1
 800373c:	e027      	b.n	800378e <??zcl_append_report_config_record_7>

0800373e <??zcl_append_report_config_record_26>:
 800373e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003742:	f001 fe63 	bl	800540c <__aeabi_d2ulz>
 8003746:	0002      	movs	r2, r0
 8003748:	000b      	movs	r3, r1
 800374a:	eb06 0007 	add.w	r0, r6, r7
 800374e:	f000 fc30 	bl	8003fb2 <putle64>
 8003752:	3708      	adds	r7, #8
 8003754:	e001      	b.n	800375a <??zcl_append_report_config_record_8>

08003756 <??zcl_append_report_config_record_11>:
 8003756:	2001      	movs	r0, #1
 8003758:	e019      	b.n	800378e <??zcl_append_report_config_record_7>

0800375a <??zcl_append_report_config_record_8>:
 800375a:	e017      	b.n	800378c <??zcl_append_report_config_record_27>

0800375c <??zcl_append_report_config_record_1>:
 800375c:	f1b8 0f08 	cmp.w	r8, #8
 8003760:	d202      	bcs.n	8003768 <??zcl_append_report_config_record_28>
 8003762:	f05f 30ff 	movs.w	r0, #4294967295
 8003766:	e012      	b.n	800378e <??zcl_append_report_config_record_7>

08003768 <??zcl_append_report_config_record_28>:
 8003768:	7828      	ldrb	r0, [r5, #0]
 800376a:	55f0      	strb	r0, [r6, r7]
 800376c:	1c7f      	adds	r7, r7, #1
 800376e:	8869      	ldrh	r1, [r5, #2]
 8003770:	eb06 0007 	add.w	r0, r6, r7
 8003774:	f000 fbd8 	bl	8003f28 <putle16>
 8003778:	1cbf      	adds	r7, r7, #2
 800377a:	8b29      	ldrh	r1, [r5, #24]
 800377c:	eb06 0007 	add.w	r0, r6, r7
 8003780:	f000 fbd2 	bl	8003f28 <putle16>
 8003784:	1cbf      	adds	r7, r7, #2
 8003786:	e001      	b.n	800378c <??zcl_append_report_config_record_27>

08003788 <??zcl_append_report_config_record_2>:
 8003788:	2001      	movs	r0, #1
 800378a:	e000      	b.n	800378e <??zcl_append_report_config_record_7>

0800378c <??zcl_append_report_config_record_27>:
 800378c:	0038      	movs	r0, r7

0800378e <??zcl_append_report_config_record_7>:
 800378e:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08003794 <??DataTable11>:
 8003794:	0000 3ff0                                   ...?

08003798 <??DataTable11_1>:
 8003798:	e000 406f                                   ..o@

0800379c <??DataTable11_2>:
 800379c:	ffe0 40ef                                   ...@

080037a0 <??DataTable11_3>:
 80037a0:	0001 e000                                   ....

080037a4 <??DataTable11_4>:
 80037a4:	ffff 416f                                   ..oA

080037a8 <??DataTable11_5>:
 80037a8:	0001 ffe0                                   ....

080037ac <??DataTable11_6>:
 80037ac:	ffff 41ef                                   ...A

080037b0 <??DataTable11_7>:
 80037b0:	e001 ffff                                   ....

080037b4 <??DataTable11_8>:
 80037b4:	ffff 426f                                   ..oB

080037b8 <??DataTable11_9>:
 80037b8:	ffff 42ef                                   ...B

080037bc <??DataTable11_10>:
 80037bc:	0000 4370                                   ..pC

080037c0 <??DataTable11_11>:
 80037c0:	0000 43f0                                   ...C

080037c4 <ZbZclAttrReportConfigReq>:
 80037c4:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b09b      	sub	sp, #108	@ 0x6c
 80037ca:	0004      	movs	r4, r0
 80037cc:	000d      	movs	r5, r1
 80037ce:	001e      	movs	r6, r3
 80037d0:	2700      	movs	r7, #0
 80037d2:	7c28      	ldrb	r0, [r5, #16]
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d002      	beq.n	80037de <??ZbZclAttrReportConfigReq_0>
 80037d8:	7c28      	ldrb	r0, [r5, #16]
 80037da:	2807      	cmp	r0, #7
 80037dc:	d301      	bcc.n	80037e2 <??ZbZclAttrReportConfigReq_1>

080037de <??ZbZclAttrReportConfigReq_0>:
 80037de:	2001      	movs	r0, #1
 80037e0:	e059      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

080037e2 <??ZbZclAttrReportConfigReq_1>:
 80037e2:	f05f 0800 	movs.w	r8, #0

080037e6 <??ZbZclAttrReportConfigReq_3>:
 80037e6:	7c28      	ldrb	r0, [r5, #16]
 80037e8:	4580      	cmp	r8, r0
 80037ea:	d215      	bcs.n	8003818 <??ZbZclAttrReportConfigReq_4>
 80037ec:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80037f0:	4428      	add	r0, r5
 80037f2:	f110 0918 	adds.w	r9, r0, #24
 80037f6:	f1d7 0239 	rsbs	r2, r7, #57	@ 0x39
 80037fa:	a80c      	add	r0, sp, #48	@ 0x30
 80037fc:	eb00 0107 	add.w	r1, r0, r7
 8003800:	4648      	mov	r0, r9
 8003802:	f7ff feab 	bl	800355c <zcl_append_report_config_record>
 8003806:	0001      	movs	r1, r0
 8003808:	2901      	cmp	r1, #1
 800380a:	da01      	bge.n	8003810 <??ZbZclAttrReportConfigReq_5>
 800380c:	2001      	movs	r0, #1
 800380e:	e042      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

08003810 <??ZbZclAttrReportConfigReq_5>:
 8003810:	19cf      	adds	r7, r1, r7
 8003812:	f118 0801 	adds.w	r8, r8, #1
 8003816:	e7e6      	b.n	80037e6 <??ZbZclAttrReportConfigReq_3>

08003818 <??ZbZclAttrReportConfigReq_4>:
 8003818:	f05f 0930 	movs.w	r9, #48	@ 0x30
 800381c:	f05f 0a00 	movs.w	sl, #0
 8003820:	46eb      	mov	fp, sp
 8003822:	4652      	mov	r2, sl
 8003824:	4649      	mov	r1, r9
 8003826:	4658      	mov	r0, fp
 8003828:	f001 f843 	bl	80048b2 <__aeabi_memset>
 800382c:	2000      	movs	r0, #0
 800382e:	f88d 001a 	strb.w	r0, [sp, #26]
 8003832:	8a20      	ldrh	r0, [r4, #16]
 8003834:	2800      	cmp	r0, #0
 8003836:	d001      	beq.n	800383c <??ZbZclAttrReportConfigReq_6>
 8003838:	2001      	movs	r0, #1
 800383a:	e000      	b.n	800383e <??ZbZclAttrReportConfigReq_7>

0800383c <??ZbZclAttrReportConfigReq_6>:
 800383c:	2000      	movs	r0, #0

0800383e <??ZbZclAttrReportConfigReq_7>:
 800383e:	f88d 001b 	strb.w	r0, [sp, #27]
 8003842:	8a20      	ldrh	r0, [r4, #16]
 8003844:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003848:	2006      	movs	r0, #6
 800384a:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 800384e:	f00b f853 	bl	800e8f8 <ZbZclGetNextSeqnum>
 8003852:	f88d 0020 	strb.w	r0, [sp, #32]
 8003856:	4668      	mov	r0, sp
 8003858:	0029      	movs	r1, r5
 800385a:	2210      	movs	r2, #16
 800385c:	f00c fa55 	bl	800fd0a <__aeabi_memcpy>
 8003860:	8aa0      	ldrh	r0, [r4, #20]
 8003862:	f8ad 0010 	strh.w	r0, [sp, #16]
 8003866:	89a0      	ldrh	r0, [r4, #12]
 8003868:	f8ad 0012 	strh.w	r0, [sp, #18]
 800386c:	7ba0      	ldrb	r0, [r4, #14]
 800386e:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003872:	8ae0      	ldrh	r0, [r4, #22]
 8003874:	f8ad 0016 	strh.w	r0, [sp, #22]
 8003878:	7e20      	ldrb	r0, [r4, #24]
 800387a:	f88d 0018 	strb.w	r0, [sp, #24]
 800387e:	7e60      	ldrb	r0, [r4, #25]
 8003880:	f88d 0019 	strb.w	r0, [sp, #25]
 8003884:	a80c      	add	r0, sp, #48	@ 0x30
 8003886:	9009      	str	r0, [sp, #36]	@ 0x24
 8003888:	970a      	str	r7, [sp, #40]	@ 0x28
 800388a:	0033      	movs	r3, r6
 800388c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800388e:	4669      	mov	r1, sp
 8003890:	68a0      	ldr	r0, [r4, #8]
 8003892:	f00b f85c 	bl	800e94e <ZbZclCommandReq>

08003896 <??ZbZclAttrReportConfigReq_2>:
 8003896:	b01d      	add	sp, #116	@ 0x74
 8003898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800389c <ZbZclAttrReportReadReq>:
 800389c:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a0:	b09b      	sub	sp, #108	@ 0x6c
 80038a2:	0005      	movs	r5, r0
 80038a4:	000e      	movs	r6, r1
 80038a6:	001f      	movs	r7, r3
 80038a8:	2400      	movs	r4, #0
 80038aa:	7c30      	ldrb	r0, [r6, #16]
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d002      	beq.n	80038b6 <??ZbZclAttrReportReadReq_0>
 80038b0:	7c30      	ldrb	r0, [r6, #16]
 80038b2:	2807      	cmp	r0, #7
 80038b4:	d301      	bcc.n	80038ba <??ZbZclAttrReportReadReq_1>

080038b6 <??ZbZclAttrReportReadReq_0>:
 80038b6:	2001      	movs	r0, #1
 80038b8:	e050      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ba <??ZbZclAttrReportReadReq_1>:
 80038ba:	f05f 0800 	movs.w	r8, #0

080038be <??ZbZclAttrReportReadReq_3>:
 80038be:	7c30      	ldrb	r0, [r6, #16]
 80038c0:	4580      	cmp	r8, r0
 80038c2:	d217      	bcs.n	80038f4 <??ZbZclAttrReportReadReq_4>
 80038c4:	1ce0      	adds	r0, r4, #3
 80038c6:	283a      	cmp	r0, #58	@ 0x3a
 80038c8:	d301      	bcc.n	80038ce <??ZbZclAttrReportReadReq_5>
 80038ca:	2001      	movs	r0, #1
 80038cc:	e046      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ce <??ZbZclAttrReportReadReq_5>:
 80038ce:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038d2:	4430      	add	r0, r6
 80038d4:	7e00      	ldrb	r0, [r0, #24]
 80038d6:	a90c      	add	r1, sp, #48	@ 0x30
 80038d8:	5508      	strb	r0, [r1, r4]
 80038da:	1c64      	adds	r4, r4, #1
 80038dc:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038e0:	4430      	add	r0, r6
 80038e2:	8b41      	ldrh	r1, [r0, #26]
 80038e4:	a80c      	add	r0, sp, #48	@ 0x30
 80038e6:	4420      	add	r0, r4
 80038e8:	f000 fb1e 	bl	8003f28 <putle16>
 80038ec:	1ca4      	adds	r4, r4, #2
 80038ee:	f118 0801 	adds.w	r8, r8, #1
 80038f2:	e7e4      	b.n	80038be <??ZbZclAttrReportReadReq_3>

080038f4 <??ZbZclAttrReportReadReq_4>:
 80038f4:	f05f 0930 	movs.w	r9, #48	@ 0x30
 80038f8:	f05f 0a00 	movs.w	sl, #0
 80038fc:	46eb      	mov	fp, sp
 80038fe:	4652      	mov	r2, sl
 8003900:	4649      	mov	r1, r9
 8003902:	4658      	mov	r0, fp
 8003904:	f000 ffd5 	bl	80048b2 <__aeabi_memset>
 8003908:	2000      	movs	r0, #0
 800390a:	f88d 001a 	strb.w	r0, [sp, #26]
 800390e:	2008      	movs	r0, #8
 8003910:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8003914:	f00a fff0 	bl	800e8f8 <ZbZclGetNextSeqnum>
 8003918:	f88d 0020 	strb.w	r0, [sp, #32]
 800391c:	4668      	mov	r0, sp
 800391e:	0031      	movs	r1, r6
 8003920:	2210      	movs	r2, #16
 8003922:	f00c f9f2 	bl	800fd0a <__aeabi_memcpy>
 8003926:	8aa8      	ldrh	r0, [r5, #20]
 8003928:	f8ad 0010 	strh.w	r0, [sp, #16]
 800392c:	89a8      	ldrh	r0, [r5, #12]
 800392e:	f8ad 0012 	strh.w	r0, [sp, #18]
 8003932:	7ba8      	ldrb	r0, [r5, #14]
 8003934:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003938:	8ae8      	ldrh	r0, [r5, #22]
 800393a:	f8ad 0016 	strh.w	r0, [sp, #22]
 800393e:	7e28      	ldrb	r0, [r5, #24]
 8003940:	f88d 0018 	strb.w	r0, [sp, #24]
 8003944:	7e68      	ldrb	r0, [r5, #25]
 8003946:	f88d 0019 	strb.w	r0, [sp, #25]
 800394a:	a80c      	add	r0, sp, #48	@ 0x30
 800394c:	9009      	str	r0, [sp, #36]	@ 0x24
 800394e:	940a      	str	r4, [sp, #40]	@ 0x28
 8003950:	003b      	movs	r3, r7
 8003952:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8003954:	4669      	mov	r1, sp
 8003956:	68a8      	ldr	r0, [r5, #8]
 8003958:	f00a fff9 	bl	800e94e <ZbZclCommandReq>

0800395c <??ZbZclAttrReportReadReq_2>:
 800395c:	b01d      	add	sp, #116	@ 0x74
 800395e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003962 <ZbZclAttrReportConfigDefault>:
 8003962:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003966:	0007      	movs	r7, r0
 8003968:	4688      	mov	r8, r1
 800396a:	4691      	mov	r9, r2
 800396c:	469a      	mov	sl, r3
 800396e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003970:	4641      	mov	r1, r8
 8003972:	b289      	uxth	r1, r1
 8003974:	0038      	movs	r0, r7
 8003976:	f7fc fc32 	bl	80001de <ZbZclAttrFind>
 800397a:	0005      	movs	r5, r0
 800397c:	2d00      	cmp	r5, #0
 800397e:	d101      	bne.n	8003984 <??ZbZclAttrReportConfigDefault_0>
 8003980:	2086      	movs	r0, #134	@ 0x86
 8003982:	e02b      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003984 <??ZbZclAttrReportConfigDefault_0>:
 8003984:	68a8      	ldr	r0, [r5, #8]
 8003986:	7900      	ldrb	r0, [r0, #4]
 8003988:	0780      	lsls	r0, r0, #30
 800398a:	d401      	bmi.n	8003990 <??ZbZclAttrReportConfigDefault_2>
 800398c:	208c      	movs	r0, #140	@ 0x8c
 800398e:	e025      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003990 <??ZbZclAttrReportConfigDefault_2>:
 8003990:	2200      	movs	r2, #0
 8003992:	4641      	mov	r1, r8
 8003994:	b289      	uxth	r1, r1
 8003996:	0038      	movs	r0, r7
 8003998:	f7fe ff45 	bl	8002826 <zcl_reporting_find>
 800399c:	0006      	movs	r6, r0
 800399e:	2e00      	cmp	r6, #0
 80039a0:	d101      	bne.n	80039a6 <??ZbZclAttrReportConfigDefault_3>
 80039a2:	208b      	movs	r0, #139	@ 0x8b
 80039a4:	e01a      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

080039a6 <??ZbZclAttrReportConfigDefault_3>:
 80039a6:	f8ad 9002 	strh.w	r9, [sp, #2]
 80039aa:	f8ad a000 	strh.w	sl, [sp]
 80039ae:	4669      	mov	r1, sp
 80039b0:	f10d 0002 	add.w	r0, sp, #2
 80039b4:	f7ff f894 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 80039b8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 80039bc:	84b0      	strh	r0, [r6, #36]	@ 0x24
 80039be:	f8bd 0000 	ldrh.w	r0, [sp]
 80039c2:	84f0      	strh	r0, [r6, #38]	@ 0x26
 80039c4:	2c00      	cmp	r4, #0
 80039c6:	d003      	beq.n	80039d0 <??ZbZclAttrReportConfigDefault_4>
 80039c8:	ed94 0b00 	vldr	d0, [r4]
 80039cc:	ed86 0b0c 	vstr	d0, [r6, #48]	@ 0x30

080039d0 <??ZbZclAttrReportConfigDefault_4>:
 80039d0:	2201      	movs	r2, #1
 80039d2:	0031      	movs	r1, r6
 80039d4:	68b8      	ldr	r0, [r7, #8]
 80039d6:	f7ff f8b3 	bl	8002b40 <zcl_reporting_reset_defaults>
 80039da:	2000      	movs	r0, #0

080039dc <??ZbZclAttrReportConfigDefault_1>:
 80039dc:	e8bd 87f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}

080039e0 <ZbZclClusterReportCallbackAttach>:
 80039e0:	65c1      	str	r1, [r0, #92]	@ 0x5c
 80039e2:	4770      	bx	lr

080039e4 <ZbZclClusterGetEndpoint>:
 80039e4:	7b80      	ldrb	r0, [r0, #14]
 80039e6:	4770      	bx	lr

080039e8 <ZbZclClusterSetCallbackArg>:
 80039e8:	6541      	str	r1, [r0, #84]	@ 0x54
 80039ea:	4770      	bx	lr

080039ec <ZbZclClusterSetMfrCode>:
 80039ec:	8201      	strh	r1, [r0, #16]
 80039ee:	4770      	bx	lr

080039f0 <ZbZclClusterGetClusterId>:
 80039f0:	8980      	ldrh	r0, [r0, #12]
 80039f2:	4770      	bx	lr

080039f4 <ZbZclClusterSetProfileId>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	0004      	movs	r4, r0
 80039f8:	000d      	movs	r5, r1
 80039fa:	82a5      	strh	r5, [r4, #20]
 80039fc:	7ba0      	ldrb	r0, [r4, #14]
 80039fe:	28ff      	cmp	r0, #255	@ 0xff
 8003a00:	d008      	beq.n	8003a14 <??ZbZclClusterSetProfileId_0>
 8003a02:	0020      	movs	r0, r4
 8003a04:	f00b f877 	bl	800eaf6 <ZbZclClusterUnbind>
 8003a08:	7f23      	ldrb	r3, [r4, #28]
 8003a0a:	8aa2      	ldrh	r2, [r4, #20]
 8003a0c:	7ba1      	ldrb	r1, [r4, #14]
 8003a0e:	0020      	movs	r0, r4
 8003a10:	f00b f82e 	bl	800ea70 <ZbZclClusterBind>

08003a14 <??ZbZclClusterSetProfileId_0>:
 8003a14:	bd31      	pop	{r0, r4, r5, pc}

08003a16 <ZbZclClusterGetProfileId>:
 8003a16:	b510      	push	{r4, lr}
 8003a18:	0004      	movs	r4, r0
 8003a1a:	7ba1      	ldrb	r1, [r4, #14]
 8003a1c:	68a0      	ldr	r0, [r4, #8]
 8003a1e:	f00a fd12 	bl	800e446 <ZbApsEndpointProfile>
 8003a22:	0001      	movs	r1, r0
 8003a24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a28:	b289      	uxth	r1, r1
 8003a2a:	4291      	cmp	r1, r2
 8003a2c:	d101      	bne.n	8003a32 <??ZbZclClusterGetProfileId_0>
 8003a2e:	8aa1      	ldrh	r1, [r4, #20]
 8003a30:	0008      	movs	r0, r1

08003a32 <??ZbZclClusterGetProfileId_0>:
 8003a32:	b280      	uxth	r0, r0
 8003a34:	bd10      	pop	{r4, pc}

08003a36 <ZbZclClusterSetMinSecurity>:
 8003a36:	b430      	push	{r4, r5}
 8003a38:	0003      	movs	r3, r0
 8003a3a:	2001      	movs	r0, #1
 8003a3c:	7d9a      	ldrb	r2, [r3, #22]
 8003a3e:	f012 0203 	ands.w	r2, r2, #3
 8003a42:	2a01      	cmp	r2, #1
 8003a44:	d101      	bne.n	8003a4a <??ZbZclClusterSetMinSecurity_0>
 8003a46:	2401      	movs	r4, #1
 8003a48:	e000      	b.n	8003a4c <??ZbZclClusterSetMinSecurity_1>

08003a4a <??ZbZclClusterSetMinSecurity_0>:
 8003a4a:	2400      	movs	r4, #0

08003a4c <??ZbZclClusterSetMinSecurity_1>:
 8003a4c:	000a      	movs	r2, r1
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	2aab      	cmp	r2, #171	@ 0xab
 8003a52:	d01d      	beq.n	8003a90 <??ZbZclClusterSetMinSecurity_2>
 8003a54:	2aac      	cmp	r2, #172	@ 0xac
 8003a56:	d00f      	beq.n	8003a78 <??ZbZclClusterSetMinSecurity_3>
 8003a58:	2aaf      	cmp	r2, #175	@ 0xaf
 8003a5a:	d123      	bne.n	8003aa4 <??ZbZclClusterSetMinSecurity_4>

08003a5c <??ZbZclClusterSetMinSecurity_5>:
 8003a5c:	8add      	ldrh	r5, [r3, #22]
 8003a5e:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003a62:	4015      	ands	r5, r2
 8003a64:	82dd      	strh	r5, [r3, #22]
 8003a66:	8add      	ldrh	r5, [r3, #22]
 8003a68:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003a6c:	4015      	ands	r5, r2
 8003a6e:	82dd      	strh	r5, [r3, #22]
 8003a70:	0022      	movs	r2, r4
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	2a00      	cmp	r2, #0

08003a76 <??ZbZclClusterSetMinSecurity_6>:
 8003a76:	e017      	b.n	8003aa8 <??ZbZclClusterSetMinSecurity_7>

08003a78 <??ZbZclClusterSetMinSecurity_3>:
 8003a78:	8ada      	ldrh	r2, [r3, #22]
 8003a7a:	f052 0202 	orrs.w	r2, r2, #2
 8003a7e:	82da      	strh	r2, [r3, #22]
 8003a80:	8ada      	ldrh	r2, [r3, #22]
 8003a82:	f052 0201 	orrs.w	r2, r2, #1
 8003a86:	82da      	strh	r2, [r3, #22]
 8003a88:	0022      	movs	r2, r4
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	2a00      	cmp	r2, #0

08003a8e <??ZbZclClusterSetMinSecurity_8>:
 8003a8e:	e00b      	b.n	8003aa8 <??ZbZclClusterSetMinSecurity_7>

08003a90 <??ZbZclClusterSetMinSecurity_2>:
 8003a90:	8add      	ldrh	r5, [r3, #22]
 8003a92:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003a96:	4015      	ands	r5, r2
 8003a98:	82dd      	strh	r5, [r3, #22]
 8003a9a:	8ada      	ldrh	r2, [r3, #22]
 8003a9c:	f052 0201 	orrs.w	r2, r2, #1
 8003aa0:	82da      	strh	r2, [r3, #22]
 8003aa2:	e001      	b.n	8003aa8 <??ZbZclClusterSetMinSecurity_7>

08003aa4 <??ZbZclClusterSetMinSecurity_4>:
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	0010      	movs	r0, r2

08003aa8 <??ZbZclClusterSetMinSecurity_7>:
 8003aa8:	0002      	movs	r2, r0
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	2a00      	cmp	r2, #0
 8003aae:	d000      	beq.n	8003ab2 <??ZbZclClusterSetMinSecurity_9>
 8003ab0:	7499      	strb	r1, [r3, #18]

08003ab2 <??ZbZclClusterSetMinSecurity_9>:
 8003ab2:	b2c0      	uxtb	r0, r0
 8003ab4:	bc30      	pop	{r4, r5}
 8003ab6:	4770      	bx	lr

08003ab8 <ZbZclClusterCheckMinSecurity>:
 8003ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003abc:	0004      	movs	r4, r0
 8003abe:	000d      	movs	r5, r1
 8003ac0:	0016      	movs	r6, r2
 8003ac2:	2700      	movs	r7, #0
 8003ac4:	7ca0      	ldrb	r0, [r4, #18]
 8003ac6:	28af      	cmp	r0, #175	@ 0xaf
 8003ac8:	d102      	bne.n	8003ad0 <??ZbZclClusterCheckMinSecurity_0>
 8003aca:	2001      	movs	r0, #1
 8003acc:	0007      	movs	r7, r0
 8003ace:	e073      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003ad0 <??ZbZclClusterCheckMinSecurity_0>:
 8003ad0:	7ca0      	ldrb	r0, [r4, #18]
 8003ad2:	28ac      	cmp	r0, #172	@ 0xac
 8003ad4:	d10a      	bne.n	8003aec <??ZbZclClusterCheckMinSecurity_2>
 8003ad6:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003ada:	28ac      	cmp	r0, #172	@ 0xac
 8003adc:	d003      	beq.n	8003ae6 <??ZbZclClusterCheckMinSecurity_3>
 8003ade:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003ae2:	28ab      	cmp	r0, #171	@ 0xab
 8003ae4:	d101      	bne.n	8003aea <??ZbZclClusterCheckMinSecurity_4>

08003ae6 <??ZbZclClusterCheckMinSecurity_3>:
 8003ae6:	2001      	movs	r0, #1
 8003ae8:	0007      	movs	r7, r0

08003aea <??ZbZclClusterCheckMinSecurity_4>:
 8003aea:	e065      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003aec <??ZbZclClusterCheckMinSecurity_2>:
 8003aec:	7ca0      	ldrb	r0, [r4, #18]
 8003aee:	28ab      	cmp	r0, #171	@ 0xab
 8003af0:	d162      	bne.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>
 8003af2:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003af6:	28ab      	cmp	r0, #171	@ 0xab
 8003af8:	d102      	bne.n	8003b00 <??ZbZclClusterCheckMinSecurity_6>
 8003afa:	2001      	movs	r0, #1
 8003afc:	0007      	movs	r7, r0
 8003afe:	e05b      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003b00 <??ZbZclClusterCheckMinSecurity_6>:
 8003b00:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b04:	28ac      	cmp	r0, #172	@ 0xac
 8003b06:	d157      	bne.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003b08 <??ZbZclClusterCheckMinSecurity_7>:
 8003b08:	89a0      	ldrh	r0, [r4, #12]
 8003b0a:	2819      	cmp	r0, #25
 8003b0c:	d114      	bne.n	8003b38 <??ZbZclClusterCheckMinSecurity_8>
 8003b0e:	7f20      	ldrb	r0, [r4, #28]
 8003b10:	2801      	cmp	r0, #1
 8003b12:	d111      	bne.n	8003b38 <??ZbZclClusterCheckMinSecurity_8>
 8003b14:	0028      	movs	r0, r5
 8003b16:	f00a fcc9 	bl	800e4ac <ZbApsAddrIsBcast>
 8003b1a:	2800      	cmp	r0, #0
 8003b1c:	d00b      	beq.n	8003b36 <??ZbZclClusterCheckMinSecurity_9>
 8003b1e:	7830      	ldrb	r0, [r6, #0]
 8003b20:	2801      	cmp	r0, #1
 8003b22:	d108      	bne.n	8003b36 <??ZbZclClusterCheckMinSecurity_9>
 8003b24:	78b0      	ldrb	r0, [r6, #2]
 8003b26:	2801      	cmp	r0, #1
 8003b28:	d105      	bne.n	8003b36 <??ZbZclClusterCheckMinSecurity_9>
 8003b2a:	79f0      	ldrb	r0, [r6, #7]
 8003b2c:	2800      	cmp	r0, #0
 8003b2e:	d102      	bne.n	8003b36 <??ZbZclClusterCheckMinSecurity_9>
 8003b30:	2001      	movs	r0, #1
 8003b32:	0007      	movs	r7, r0
 8003b34:	e040      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003b36 <??ZbZclClusterCheckMinSecurity_9>:
 8003b36:	e03f      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003b38 <??ZbZclClusterCheckMinSecurity_8>:
 8003b38:	f240 7802 	movw	r8, #1794	@ 0x702
 8003b3c:	89a0      	ldrh	r0, [r4, #12]
 8003b3e:	4540      	cmp	r0, r8
 8003b40:	d11a      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b42:	7f20      	ldrb	r0, [r4, #28]
 8003b44:	2800      	cmp	r0, #0
 8003b46:	d117      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b48:	7830      	ldrb	r0, [r6, #0]
 8003b4a:	2800      	cmp	r0, #0
 8003b4c:	d114      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b4e:	79f0      	ldrb	r0, [r6, #7]
 8003b50:	2800      	cmp	r0, #0
 8003b52:	d111      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b54:	78b0      	ldrb	r0, [r6, #2]
 8003b56:	2800      	cmp	r0, #0
 8003b58:	d10e      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b5a:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003b5c:	2802      	cmp	r0, #2
 8003b5e:	d30b      	bcc.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b60:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003b62:	f000 f995 	bl	8003e90 <pletoh16>
 8003b66:	0001      	movs	r1, r0
 8003b68:	f240 3206 	movw	r2, #774	@ 0x306
 8003b6c:	b289      	uxth	r1, r1
 8003b6e:	4291      	cmp	r1, r2
 8003b70:	d102      	bne.n	8003b78 <??ZbZclClusterCheckMinSecurity_10>
 8003b72:	2101      	movs	r1, #1
 8003b74:	000f      	movs	r7, r1
 8003b76:	e01f      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003b78 <??ZbZclClusterCheckMinSecurity_10>:
 8003b78:	89a0      	ldrh	r0, [r4, #12]
 8003b7a:	4540      	cmp	r0, r8
 8003b7c:	d11b      	bne.n	8003bb6 <??ZbZclClusterCheckMinSecurity_11>
 8003b7e:	7f20      	ldrb	r0, [r4, #28]
 8003b80:	2801      	cmp	r0, #1
 8003b82:	d118      	bne.n	8003bb6 <??ZbZclClusterCheckMinSecurity_11>
 8003b84:	7830      	ldrb	r0, [r6, #0]
 8003b86:	2800      	cmp	r0, #0
 8003b88:	d114      	bne.n	8003bb4 <??ZbZclClusterCheckMinSecurity_12>
 8003b8a:	79f0      	ldrb	r0, [r6, #7]
 8003b8c:	2801      	cmp	r0, #1
 8003b8e:	d111      	bne.n	8003bb4 <??ZbZclClusterCheckMinSecurity_12>
 8003b90:	78b0      	ldrb	r0, [r6, #2]
 8003b92:	2801      	cmp	r0, #1
 8003b94:	d10e      	bne.n	8003bb4 <??ZbZclClusterCheckMinSecurity_12>
 8003b96:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003b98:	2802      	cmp	r0, #2
 8003b9a:	d30b      	bcc.n	8003bb4 <??ZbZclClusterCheckMinSecurity_12>
 8003b9c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003b9e:	f000 f977 	bl	8003e90 <pletoh16>
 8003ba2:	0001      	movs	r1, r0
 8003ba4:	f240 3206 	movw	r2, #774	@ 0x306
 8003ba8:	b289      	uxth	r1, r1
 8003baa:	4291      	cmp	r1, r2
 8003bac:	d102      	bne.n	8003bb4 <??ZbZclClusterCheckMinSecurity_12>
 8003bae:	2101      	movs	r1, #1
 8003bb0:	000f      	movs	r7, r1
 8003bb2:	e001      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003bb4 <??ZbZclClusterCheckMinSecurity_12>:
 8003bb4:	e000      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003bb6 <??ZbZclClusterCheckMinSecurity_11>:
 8003bb6:	e7ff      	b.n	8003bb8 <??ZbZclClusterCheckMinSecurity_1>

08003bb8 <??ZbZclClusterCheckMinSecurity_1>:
 8003bb8:	0038      	movs	r0, r7
 8003bba:	b2c0      	uxtb	r0, r0
 8003bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003bc0 <ZbZclClusterSetTxOptions>:
 8003bc0:	05ca      	lsls	r2, r1, #23
 8003bc2:	d400      	bmi.n	8003bc6 <??ZbZclClusterSetTxOptions_0>

08003bc4 <??ZbZclClusterSetTxOptions_1>:
 8003bc4:	82c1      	strh	r1, [r0, #22]

08003bc6 <??ZbZclClusterSetTxOptions_0>:
 8003bc6:	4770      	bx	lr

08003bc8 <ZbZclClusterGetTxOptions>:
 8003bc8:	8ac0      	ldrh	r0, [r0, #22]
 8003bca:	f64f 61ff 	movw	r1, #65279	@ 0xfeff
 8003bce:	4008      	ands	r0, r1
 8003bd0:	4770      	bx	lr

08003bd2 <ZbZclTxOptsFromSecurityStatus>:
 8003bd2:	0001      	movs	r1, r0
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	f050 0004 	orrs.w	r0, r0, #4
 8003bda:	f050 0008 	orrs.w	r0, r0, #8
 8003bde:	000a      	movs	r2, r1
 8003be0:	b2d2      	uxtb	r2, r2
 8003be2:	2aab      	cmp	r2, #171	@ 0xab
 8003be4:	d102      	bne.n	8003bec <??ZbZclTxOptsFromSecurityStatus_0>
 8003be6:	f050 0001 	orrs.w	r0, r0, #1
 8003bea:	e007      	b.n	8003bfc <??ZbZclTxOptsFromSecurityStatus_1>

08003bec <??ZbZclTxOptsFromSecurityStatus_0>:
 8003bec:	000a      	movs	r2, r1
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	2aac      	cmp	r2, #172	@ 0xac
 8003bf2:	d103      	bne.n	8003bfc <??ZbZclTxOptsFromSecurityStatus_1>
 8003bf4:	f050 0001 	orrs.w	r0, r0, #1
 8003bf8:	f050 0002 	orrs.w	r0, r0, #2

08003bfc <??ZbZclTxOptsFromSecurityStatus_1>:
 8003bfc:	b280      	uxth	r0, r0
 8003bfe:	4770      	bx	lr

08003c00 <ZbZclClusterGetDirection>:
 8003c00:	7f00      	ldrb	r0, [r0, #28]
 8003c02:	4770      	bx	lr

08003c04 <ZbZclClusterGetDirectionStr>:
 8003c04:	0001      	movs	r1, r0
 8003c06:	7f08      	ldrb	r0, [r1, #28]
 8003c08:	2800      	cmp	r0, #0
 8003c0a:	d003      	beq.n	8003c14 <??ZbZclClusterGetDirectionStr_0>
 8003c0c:	2802      	cmp	r0, #2
 8003c0e:	d005      	beq.n	8003c1c <??ZbZclClusterGetDirectionStr_1>
 8003c10:	d302      	bcc.n	8003c18 <??ZbZclClusterGetDirectionStr_2>
 8003c12:	e005      	b.n	8003c20 <??ZbZclClusterGetDirectionStr_3>

08003c14 <??ZbZclClusterGetDirectionStr_0>:
 8003c14:	4803      	ldr	r0, [pc, #12]	@ (8003c24 <??DataTable1>)
 8003c16:	e004      	b.n	8003c22 <??ZbZclClusterGetDirectionStr_4>

08003c18 <??ZbZclClusterGetDirectionStr_2>:
 8003c18:	4803      	ldr	r0, [pc, #12]	@ (8003c28 <??DataTable1_1>)
 8003c1a:	e002      	b.n	8003c22 <??ZbZclClusterGetDirectionStr_4>

08003c1c <??ZbZclClusterGetDirectionStr_1>:
 8003c1c:	4803      	ldr	r0, [pc, #12]	@ (8003c2c <??DataTable1_2>)
 8003c1e:	e000      	b.n	8003c22 <??ZbZclClusterGetDirectionStr_4>

08003c20 <??ZbZclClusterGetDirectionStr_3>:
 8003c20:	4803      	ldr	r0, [pc, #12]	@ (8003c30 <??DataTable1_3>)

08003c22 <??ZbZclClusterGetDirectionStr_4>:
 8003c22:	4770      	bx	lr

08003c24 <??DataTable1>:
 8003c24:	0838 0801                                   8...

08003c28 <??DataTable1_1>:
 8003c28:	0840 0801                                   @...

08003c2c <??DataTable1_2>:
 8003c2c:	0848 0801                                   H...

08003c30 <??DataTable1_3>:
 8003c30:	0850 0801                                   P...

08003c34 <ZbZclClusterSetDiscoverRoute>:
 8003c34:	7601      	strb	r1, [r0, #24]
 8003c36:	4770      	bx	lr

08003c38 <ZbZclClusterSetRadius>:
 8003c38:	7641      	strb	r1, [r0, #25]
 8003c3a:	4770      	bx	lr

08003c3c <ZbZclClusterGetRadius>:
 8003c3c:	7e40      	ldrb	r0, [r0, #25]
 8003c3e:	4770      	bx	lr

08003c40 <ZbZclClusterSetMaxAsduLength>:
 8003c40:	b410      	push	{r4}
 8003c42:	0002      	movs	r2, r0
 8003c44:	000b      	movs	r3, r1
 8003c46:	0018      	movs	r0, r3
 8003c48:	b280      	uxth	r0, r0
 8003c4a:	f240 74d1 	movw	r4, #2001	@ 0x7d1
 8003c4e:	42a0      	cmp	r0, r4
 8003c50:	d301      	bcc.n	8003c56 <??ZbZclClusterSetMaxAsduLength_0>
 8003c52:	2000      	movs	r0, #0
 8003c54:	e007      	b.n	8003c66 <??ZbZclClusterSetMaxAsduLength_1>

08003c56 <??ZbZclClusterSetMaxAsduLength_0>:
 8003c56:	0018      	movs	r0, r3
 8003c58:	b280      	uxth	r0, r0
 8003c5a:	2839      	cmp	r0, #57	@ 0x39
 8003c5c:	d201      	bcs.n	8003c62 <??ZbZclClusterSetMaxAsduLength_2>
 8003c5e:	2039      	movs	r0, #57	@ 0x39
 8003c60:	0003      	movs	r3, r0

08003c62 <??ZbZclClusterSetMaxAsduLength_2>:
 8003c62:	8353      	strh	r3, [r2, #26]
 8003c64:	2001      	movs	r0, #1

08003c66 <??ZbZclClusterSetMaxAsduLength_1>:
 8003c66:	bc10      	pop	{r4}
 8003c68:	4770      	bx	lr

08003c6a <ZbZclClusterGetMaxAsduLength>:
 8003c6a:	8b40      	ldrh	r0, [r0, #26]
 8003c6c:	4770      	bx	lr

08003c6e <ZbZclClusterInitCommandReq>:
 8003c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c72:	0004      	movs	r4, r0
 8003c74:	000d      	movs	r5, r1
 8003c76:	2630      	movs	r6, #48	@ 0x30
 8003c78:	2700      	movs	r7, #0
 8003c7a:	46a8      	mov	r8, r5
 8003c7c:	003a      	movs	r2, r7
 8003c7e:	0031      	movs	r1, r6
 8003c80:	4640      	mov	r0, r8
 8003c82:	f000 fe16 	bl	80048b2 <__aeabi_memset>
 8003c86:	8aa0      	ldrh	r0, [r4, #20]
 8003c88:	8228      	strh	r0, [r5, #16]
 8003c8a:	89a0      	ldrh	r0, [r4, #12]
 8003c8c:	8268      	strh	r0, [r5, #18]
 8003c8e:	7ba0      	ldrb	r0, [r4, #14]
 8003c90:	82a8      	strh	r0, [r5, #20]
 8003c92:	8ae0      	ldrh	r0, [r4, #22]
 8003c94:	82e8      	strh	r0, [r5, #22]
 8003c96:	7e20      	ldrb	r0, [r4, #24]
 8003c98:	7628      	strb	r0, [r5, #24]
 8003c9a:	7e60      	ldrb	r0, [r4, #25]
 8003c9c:	7668      	strb	r0, [r5, #25]
 8003c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003ca2 <ZbZclClusterInitApsdeReq>:
 8003ca2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ca6:	0005      	movs	r5, r0
 8003ca8:	000e      	movs	r6, r1
 8003caa:	0014      	movs	r4, r2
 8003cac:	2730      	movs	r7, #48	@ 0x30
 8003cae:	f05f 0800 	movs.w	r8, #0
 8003cb2:	46b1      	mov	r9, r6
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	0039      	movs	r1, r7
 8003cb8:	4648      	mov	r0, r9
 8003cba:	f000 fdfa 	bl	80048b2 <__aeabi_memset>
 8003cbe:	8aa8      	ldrh	r0, [r5, #20]
 8003cc0:	8230      	strh	r0, [r6, #16]
 8003cc2:	89a8      	ldrh	r0, [r5, #12]
 8003cc4:	8270      	strh	r0, [r6, #18]
 8003cc6:	7ba8      	ldrb	r0, [r5, #14]
 8003cc8:	82b0      	strh	r0, [r6, #20]
 8003cca:	8ae8      	ldrh	r0, [r5, #22]
 8003ccc:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8003cce:	7e28      	ldrb	r0, [r5, #24]
 8003cd0:	f886 0026 	strb.w	r0, [r6, #38]	@ 0x26
 8003cd4:	7e68      	ldrb	r0, [r5, #25]
 8003cd6:	f886 0027 	strb.w	r0, [r6, #39]	@ 0x27
 8003cda:	2c00      	cmp	r4, #0
 8003cdc:	d00b      	beq.n	8003cf6 <??ZbZclClusterInitApsdeReq_0>
 8003cde:	8ab0      	ldrh	r0, [r6, #20]
 8003ce0:	28ff      	cmp	r0, #255	@ 0xff
 8003ce2:	d101      	bne.n	8003ce8 <??ZbZclClusterInitApsdeReq_1>
 8003ce4:	8860      	ldrh	r0, [r4, #2]
 8003ce6:	82b0      	strh	r0, [r6, #20]

08003ce8 <??ZbZclClusterInitApsdeReq_1>:
 8003ce8:	8c20      	ldrh	r0, [r4, #32]
 8003cea:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003cee:	4288      	cmp	r0, r1
 8003cf0:	d001      	beq.n	8003cf6 <??ZbZclClusterInitApsdeReq_0>
 8003cf2:	8c20      	ldrh	r0, [r4, #32]
 8003cf4:	8230      	strh	r0, [r6, #16]

08003cf6 <??ZbZclClusterInitApsdeReq_0>:
 8003cf6:	e8bd 83f1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, pc}

08003cfa <ZbZclParseHeader>:
 8003cfa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cfe:	0004      	movs	r4, r0
 8003d00:	000d      	movs	r5, r1
 8003d02:	0016      	movs	r6, r2
 8003d04:	2700      	movs	r7, #0
 8003d06:	2e03      	cmp	r6, #3
 8003d08:	d202      	bcs.n	8003d10 <??ZbZclParseHeader_0>
 8003d0a:	f05f 30ff 	movs.w	r0, #4294967295
 8003d0e:	e035      	b.n	8003d7c <??ZbZclParseHeader_1>

08003d10 <??ZbZclParseHeader_0>:
 8003d10:	f05f 0808 	movs.w	r8, #8
 8003d14:	f05f 0900 	movs.w	r9, #0
 8003d18:	46a2      	mov	sl, r4
 8003d1a:	464a      	mov	r2, r9
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	4650      	mov	r0, sl
 8003d20:	f000 fdc7 	bl	80048b2 <__aeabi_memset>
 8003d24:	5de8      	ldrb	r0, [r5, r7]
 8003d26:	f010 0003 	ands.w	r0, r0, #3
 8003d2a:	7020      	strb	r0, [r4, #0]
 8003d2c:	5de8      	ldrb	r0, [r5, r7]
 8003d2e:	b2c0      	uxtb	r0, r0
 8003d30:	0880      	lsrs	r0, r0, #2
 8003d32:	f010 0001 	ands.w	r0, r0, #1
 8003d36:	7060      	strb	r0, [r4, #1]
 8003d38:	5de8      	ldrb	r0, [r5, r7]
 8003d3a:	b2c0      	uxtb	r0, r0
 8003d3c:	08c0      	lsrs	r0, r0, #3
 8003d3e:	f010 0001 	ands.w	r0, r0, #1
 8003d42:	70a0      	strb	r0, [r4, #2]
 8003d44:	5de8      	ldrb	r0, [r5, r7]
 8003d46:	b2c0      	uxtb	r0, r0
 8003d48:	0900      	lsrs	r0, r0, #4
 8003d4a:	f010 0001 	ands.w	r0, r0, #1
 8003d4e:	70e0      	strb	r0, [r4, #3]
 8003d50:	1c7f      	adds	r7, r7, #1
 8003d52:	7860      	ldrb	r0, [r4, #1]
 8003d54:	2800      	cmp	r0, #0
 8003d56:	d00a      	beq.n	8003d6e <??ZbZclParseHeader_2>
 8003d58:	2e05      	cmp	r6, #5
 8003d5a:	d202      	bcs.n	8003d62 <??ZbZclParseHeader_3>
 8003d5c:	f05f 30ff 	movs.w	r0, #4294967295
 8003d60:	e00c      	b.n	8003d7c <??ZbZclParseHeader_1>

08003d62 <??ZbZclParseHeader_3>:
 8003d62:	eb05 0007 	add.w	r0, r5, r7
 8003d66:	f000 f893 	bl	8003e90 <pletoh16>
 8003d6a:	80a0      	strh	r0, [r4, #4]
 8003d6c:	1cbf      	adds	r7, r7, #2

08003d6e <??ZbZclParseHeader_2>:
 8003d6e:	5de8      	ldrb	r0, [r5, r7]
 8003d70:	71a0      	strb	r0, [r4, #6]
 8003d72:	1c7f      	adds	r7, r7, #1
 8003d74:	5de8      	ldrb	r0, [r5, r7]
 8003d76:	71e0      	strb	r0, [r4, #7]
 8003d78:	1c7f      	adds	r7, r7, #1
 8003d7a:	0038      	movs	r0, r7

08003d7c <??ZbZclParseHeader_1>:
 8003d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003d80 <ZbZclPrependHeader>:
 8003d80:	b470      	push	{r4, r5, r6}
 8003d82:	0003      	movs	r3, r0
 8003d84:	2400      	movs	r4, #0
 8003d86:	0015      	movs	r5, r2
 8003d88:	2600      	movs	r6, #0
 8003d8a:	7858      	ldrb	r0, [r3, #1]
 8003d8c:	2800      	cmp	r0, #0
 8003d8e:	d004      	beq.n	8003d9a <??ZbZclPrependHeader_0>
 8003d90:	2a05      	cmp	r2, #5
 8003d92:	d202      	bcs.n	8003d9a <??ZbZclPrependHeader_0>
 8003d94:	f05f 30ff 	movs.w	r0, #4294967295
 8003d98:	e030      	b.n	8003dfc <??ZbZclPrependHeader_1>

08003d9a <??ZbZclPrependHeader_0>:
 8003d9a:	2a03      	cmp	r2, #3
 8003d9c:	d202      	bcs.n	8003da4 <??ZbZclPrependHeader_2>
 8003d9e:	f05f 30ff 	movs.w	r0, #4294967295
 8003da2:	e02b      	b.n	8003dfc <??ZbZclPrependHeader_1>

08003da4 <??ZbZclPrependHeader_2>:
 8003da4:	1e6d      	subs	r5, r5, #1
 8003da6:	79d8      	ldrb	r0, [r3, #7]
 8003da8:	5548      	strb	r0, [r1, r5]
 8003daa:	1c76      	adds	r6, r6, #1
 8003dac:	1e6d      	subs	r5, r5, #1
 8003dae:	7998      	ldrb	r0, [r3, #6]
 8003db0:	5548      	strb	r0, [r1, r5]
 8003db2:	1c76      	adds	r6, r6, #1
 8003db4:	7858      	ldrb	r0, [r3, #1]
 8003db6:	2800      	cmp	r0, #0
 8003db8:	d009      	beq.n	8003dce <??ZbZclPrependHeader_3>
 8003dba:	1e6d      	subs	r5, r5, #1
 8003dbc:	8898      	ldrh	r0, [r3, #4]
 8003dbe:	b280      	uxth	r0, r0
 8003dc0:	0a00      	lsrs	r0, r0, #8
 8003dc2:	5548      	strb	r0, [r1, r5]
 8003dc4:	1c76      	adds	r6, r6, #1
 8003dc6:	1e6d      	subs	r5, r5, #1
 8003dc8:	8898      	ldrh	r0, [r3, #4]
 8003dca:	5548      	strb	r0, [r1, r5]
 8003dcc:	1c76      	adds	r6, r6, #1

08003dce <??ZbZclPrependHeader_3>:
 8003dce:	7818      	ldrb	r0, [r3, #0]
 8003dd0:	f010 0003 	ands.w	r0, r0, #3
 8003dd4:	4304      	orrs	r4, r0
 8003dd6:	7858      	ldrb	r0, [r3, #1]
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	d001      	beq.n	8003de0 <??ZbZclPrependHeader_4>
 8003ddc:	f054 0404 	orrs.w	r4, r4, #4

08003de0 <??ZbZclPrependHeader_4>:
 8003de0:	7898      	ldrb	r0, [r3, #2]
 8003de2:	2801      	cmp	r0, #1
 8003de4:	d101      	bne.n	8003dea <??ZbZclPrependHeader_5>
 8003de6:	f054 0408 	orrs.w	r4, r4, #8

08003dea <??ZbZclPrependHeader_5>:
 8003dea:	78d8      	ldrb	r0, [r3, #3]
 8003dec:	2801      	cmp	r0, #1
 8003dee:	d101      	bne.n	8003df4 <??ZbZclPrependHeader_6>
 8003df0:	f054 0410 	orrs.w	r4, r4, #16

08003df4 <??ZbZclPrependHeader_6>:
 8003df4:	1e6d      	subs	r5, r5, #1
 8003df6:	554c      	strb	r4, [r1, r5]
 8003df8:	1c76      	adds	r6, r6, #1
 8003dfa:	0030      	movs	r0, r6

08003dfc <??ZbZclPrependHeader_1>:
 8003dfc:	bc70      	pop	{r4, r5, r6}
 8003dfe:	4770      	bx	lr

08003e00 <ZbZclAppendHeader>:
 8003e00:	b430      	push	{r4, r5}
 8003e02:	0003      	movs	r3, r0
 8003e04:	2400      	movs	r4, #0
 8003e06:	2500      	movs	r5, #0
 8003e08:	7858      	ldrb	r0, [r3, #1]
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d004      	beq.n	8003e18 <??ZbZclAppendHeader_0>
 8003e0e:	2a05      	cmp	r2, #5
 8003e10:	d202      	bcs.n	8003e18 <??ZbZclAppendHeader_0>
 8003e12:	f05f 30ff 	movs.w	r0, #4294967295
 8003e16:	e02b      	b.n	8003e70 <??ZbZclAppendHeader_1>

08003e18 <??ZbZclAppendHeader_0>:
 8003e18:	2a03      	cmp	r2, #3
 8003e1a:	d202      	bcs.n	8003e22 <??ZbZclAppendHeader_2>
 8003e1c:	f05f 30ff 	movs.w	r0, #4294967295
 8003e20:	e026      	b.n	8003e70 <??ZbZclAppendHeader_1>

08003e22 <??ZbZclAppendHeader_2>:
 8003e22:	7818      	ldrb	r0, [r3, #0]
 8003e24:	f010 0003 	ands.w	r0, r0, #3
 8003e28:	4304      	orrs	r4, r0
 8003e2a:	7858      	ldrb	r0, [r3, #1]
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	d001      	beq.n	8003e34 <??ZbZclAppendHeader_3>
 8003e30:	f054 0404 	orrs.w	r4, r4, #4

08003e34 <??ZbZclAppendHeader_3>:
 8003e34:	7898      	ldrb	r0, [r3, #2]
 8003e36:	2801      	cmp	r0, #1
 8003e38:	d101      	bne.n	8003e3e <??ZbZclAppendHeader_4>
 8003e3a:	f054 0408 	orrs.w	r4, r4, #8

08003e3e <??ZbZclAppendHeader_4>:
 8003e3e:	78d8      	ldrb	r0, [r3, #3]
 8003e40:	2801      	cmp	r0, #1
 8003e42:	d101      	bne.n	8003e48 <??ZbZclAppendHeader_5>
 8003e44:	f054 0410 	orrs.w	r4, r4, #16

08003e48 <??ZbZclAppendHeader_5>:
 8003e48:	554c      	strb	r4, [r1, r5]
 8003e4a:	1c6d      	adds	r5, r5, #1
 8003e4c:	7858      	ldrb	r0, [r3, #1]
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d007      	beq.n	8003e62 <??ZbZclAppendHeader_6>
 8003e52:	8898      	ldrh	r0, [r3, #4]
 8003e54:	5548      	strb	r0, [r1, r5]
 8003e56:	1c6d      	adds	r5, r5, #1
 8003e58:	8898      	ldrh	r0, [r3, #4]
 8003e5a:	b280      	uxth	r0, r0
 8003e5c:	0a00      	lsrs	r0, r0, #8
 8003e5e:	5548      	strb	r0, [r1, r5]
 8003e60:	1c6d      	adds	r5, r5, #1

08003e62 <??ZbZclAppendHeader_6>:
 8003e62:	7998      	ldrb	r0, [r3, #6]
 8003e64:	5548      	strb	r0, [r1, r5]
 8003e66:	1c6d      	adds	r5, r5, #1
 8003e68:	79d8      	ldrb	r0, [r3, #7]
 8003e6a:	5548      	strb	r0, [r1, r5]
 8003e6c:	1c6d      	adds	r5, r5, #1
 8003e6e:	0028      	movs	r0, r5

08003e70 <??ZbZclAppendHeader_1>:
 8003e70:	bc30      	pop	{r4, r5}
 8003e72:	4770      	bx	lr

08003e74 <is_little_endian>:
 8003e74:	b081      	sub	sp, #4
 8003e76:	2001      	movs	r0, #1
 8003e78:	f8ad 0000 	strh.w	r0, [sp]
 8003e7c:	4668      	mov	r0, sp
 8003e7e:	7800      	ldrb	r0, [r0, #0]
 8003e80:	2801      	cmp	r0, #1
 8003e82:	d101      	bne.n	8003e88 <??is_little_endian_0>
 8003e84:	2001      	movs	r0, #1
 8003e86:	e000      	b.n	8003e8a <??is_little_endian_1>

08003e88 <??is_little_endian_0>:
 8003e88:	2000      	movs	r0, #0

08003e8a <??is_little_endian_1>:
 8003e8a:	b2c0      	uxtb	r0, r0
 8003e8c:	b001      	add	sp, #4
 8003e8e:	4770      	bx	lr

08003e90 <pletoh16>:
 8003e90:	0001      	movs	r1, r0
 8003e92:	7808      	ldrb	r0, [r1, #0]
 8003e94:	7849      	ldrb	r1, [r1, #1]
 8003e96:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 8003e9a:	b280      	uxth	r0, r0
 8003e9c:	4770      	bx	lr

08003e9e <pletoh24>:
 8003e9e:	b510      	push	{r4, lr}
 8003ea0:	0004      	movs	r4, r0
 8003ea2:	0020      	movs	r0, r4
 8003ea4:	f7ff fff4 	bl	8003e90 <pletoh16>
 8003ea8:	b280      	uxth	r0, r0
 8003eaa:	78a1      	ldrb	r1, [r4, #2]
 8003eac:	ea50 4001 	orrs.w	r0, r0, r1, lsl #16
 8003eb0:	bd10      	pop	{r4, pc}

08003eb2 <pletoh32>:
 8003eb2:	b538      	push	{r3, r4, r5, lr}
 8003eb4:	0004      	movs	r4, r0
 8003eb6:	0020      	movs	r0, r4
 8003eb8:	f7ff ffea 	bl	8003e90 <pletoh16>
 8003ebc:	0005      	movs	r5, r0
 8003ebe:	b2ad      	uxth	r5, r5
 8003ec0:	1ca0      	adds	r0, r4, #2
 8003ec2:	f7ff ffe5 	bl	8003e90 <pletoh16>
 8003ec6:	ea55 4500 	orrs.w	r5, r5, r0, lsl #16
 8003eca:	0028      	movs	r0, r5
 8003ecc:	bd32      	pop	{r1, r4, r5, pc}

08003ece <pletoh40>:
 8003ece:	b510      	push	{r4, lr}
 8003ed0:	0004      	movs	r4, r0
 8003ed2:	0020      	movs	r0, r4
 8003ed4:	f7ff ffed 	bl	8003eb2 <pletoh32>
 8003ed8:	7921      	ldrb	r1, [r4, #4]
 8003eda:	bd10      	pop	{r4, pc}

08003edc <pletoh48>:
 8003edc:	b510      	push	{r4, lr}
 8003ede:	0004      	movs	r4, r0
 8003ee0:	0020      	movs	r0, r4
 8003ee2:	f7ff fff4 	bl	8003ece <pletoh40>
 8003ee6:	7962      	ldrb	r2, [r4, #5]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	0213      	lsls	r3, r2, #8
 8003eec:	2200      	movs	r2, #0
 8003eee:	4310      	orrs	r0, r2
 8003ef0:	4319      	orrs	r1, r3
 8003ef2:	bd10      	pop	{r4, pc}

08003ef4 <pletoh56>:
 8003ef4:	b510      	push	{r4, lr}
 8003ef6:	0004      	movs	r4, r0
 8003ef8:	0020      	movs	r0, r4
 8003efa:	f7ff ffef 	bl	8003edc <pletoh48>
 8003efe:	79a2      	ldrb	r2, [r4, #6]
 8003f00:	2300      	movs	r3, #0
 8003f02:	0413      	lsls	r3, r2, #16
 8003f04:	2200      	movs	r2, #0
 8003f06:	4310      	orrs	r0, r2
 8003f08:	4319      	orrs	r1, r3
 8003f0a:	bd10      	pop	{r4, pc}

08003f0c <pletoh64>:
 8003f0c:	b538      	push	{r3, r4, r5, lr}
 8003f0e:	0005      	movs	r5, r0
 8003f10:	0028      	movs	r0, r5
 8003f12:	f7ff ffce 	bl	8003eb2 <pletoh32>
 8003f16:	0004      	movs	r4, r0
 8003f18:	1d28      	adds	r0, r5, #4
 8003f1a:	f7ff ffca 	bl	8003eb2 <pletoh32>
 8003f1e:	0003      	movs	r3, r0
 8003f20:	0022      	movs	r2, r4
 8003f22:	0010      	movs	r0, r2
 8003f24:	0019      	movs	r1, r3
 8003f26:	bd34      	pop	{r2, r4, r5, pc}

08003f28 <putle16>:
 8003f28:	7001      	strb	r1, [r0, #0]
 8003f2a:	000a      	movs	r2, r1
 8003f2c:	b292      	uxth	r2, r2
 8003f2e:	0a12      	lsrs	r2, r2, #8
 8003f30:	7042      	strb	r2, [r0, #1]
 8003f32:	4770      	bx	lr

08003f34 <putle24>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	0004      	movs	r4, r0
 8003f38:	000d      	movs	r5, r1
 8003f3a:	0029      	movs	r1, r5
 8003f3c:	b289      	uxth	r1, r1
 8003f3e:	0020      	movs	r0, r4
 8003f40:	f7ff fff2 	bl	8003f28 <putle16>
 8003f44:	0028      	movs	r0, r5
 8003f46:	0c00      	lsrs	r0, r0, #16
 8003f48:	70a0      	strb	r0, [r4, #2]
 8003f4a:	bd31      	pop	{r0, r4, r5, pc}

08003f4c <putle32>:
 8003f4c:	b538      	push	{r3, r4, r5, lr}
 8003f4e:	0004      	movs	r4, r0
 8003f50:	000d      	movs	r5, r1
 8003f52:	0029      	movs	r1, r5
 8003f54:	0020      	movs	r0, r4
 8003f56:	f7ff ffed 	bl	8003f34 <putle24>
 8003f5a:	0028      	movs	r0, r5
 8003f5c:	0e00      	lsrs	r0, r0, #24
 8003f5e:	70e0      	strb	r0, [r4, #3]
 8003f60:	bd31      	pop	{r0, r4, r5, pc}

08003f62 <putle40>:
 8003f62:	b570      	push	{r4, r5, r6, lr}
 8003f64:	0006      	movs	r6, r0
 8003f66:	0014      	movs	r4, r2
 8003f68:	001d      	movs	r5, r3
 8003f6a:	0021      	movs	r1, r4
 8003f6c:	0030      	movs	r0, r6
 8003f6e:	f7ff ffed 	bl	8003f4c <putle32>
 8003f72:	7135      	strb	r5, [r6, #4]
 8003f74:	bd70      	pop	{r4, r5, r6, pc}

08003f76 <putle48>:
 8003f76:	b570      	push	{r4, r5, r6, lr}
 8003f78:	0006      	movs	r6, r0
 8003f7a:	0014      	movs	r4, r2
 8003f7c:	001d      	movs	r5, r3
 8003f7e:	0022      	movs	r2, r4
 8003f80:	002b      	movs	r3, r5
 8003f82:	0030      	movs	r0, r6
 8003f84:	f7ff ffed 	bl	8003f62 <putle40>
 8003f88:	0020      	movs	r0, r4
 8003f8a:	0029      	movs	r1, r5
 8003f8c:	0a08      	lsrs	r0, r1, #8
 8003f8e:	2100      	movs	r1, #0
 8003f90:	7170      	strb	r0, [r6, #5]
 8003f92:	bd70      	pop	{r4, r5, r6, pc}

08003f94 <putle56>:
 8003f94:	b570      	push	{r4, r5, r6, lr}
 8003f96:	0006      	movs	r6, r0
 8003f98:	0014      	movs	r4, r2
 8003f9a:	001d      	movs	r5, r3
 8003f9c:	0022      	movs	r2, r4
 8003f9e:	002b      	movs	r3, r5
 8003fa0:	0030      	movs	r0, r6
 8003fa2:	f7ff ffe8 	bl	8003f76 <putle48>
 8003fa6:	0020      	movs	r0, r4
 8003fa8:	0029      	movs	r1, r5
 8003faa:	0c08      	lsrs	r0, r1, #16
 8003fac:	2100      	movs	r1, #0
 8003fae:	71b0      	strb	r0, [r6, #6]
 8003fb0:	bd70      	pop	{r4, r5, r6, pc}

08003fb2 <putle64>:
 8003fb2:	b570      	push	{r4, r5, r6, lr}
 8003fb4:	0006      	movs	r6, r0
 8003fb6:	0014      	movs	r4, r2
 8003fb8:	001d      	movs	r5, r3
 8003fba:	0022      	movs	r2, r4
 8003fbc:	002b      	movs	r3, r5
 8003fbe:	0030      	movs	r0, r6
 8003fc0:	f7ff ffe8 	bl	8003f94 <putle56>
 8003fc4:	0020      	movs	r0, r4
 8003fc6:	0029      	movs	r1, r5
 8003fc8:	0e08      	lsrs	r0, r1, #24
 8003fca:	2100      	movs	r1, #0
 8003fcc:	71f0      	strb	r0, [r6, #7]
 8003fce:	bd70      	pop	{r4, r5, r6, pc}

08003fd0 <ZbZclAppendFloat>:
 8003fd0:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd4:	b081      	sub	sp, #4
 8003fd6:	ed2d 8b04 	vpush	{d8-d9}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	eeb0 8a40 	vmov.f32	s16, s0
 8003fe0:	eef0 8a60 	vmov.f32	s17, s1
 8003fe4:	000e      	movs	r6, r1
 8003fe6:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8003fea:	2838      	cmp	r0, #56	@ 0x38
 8003fec:	d149      	bne.n	8004082 <??ZbZclAppendFloat_0>
 8003fee:	2400      	movs	r4, #0
 8003ff0:	2510      	movs	r5, #16
 8003ff2:	f07f 070e 	mvns.w	r7, #14
 8003ff6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003ff8:	2802      	cmp	r0, #2
 8003ffa:	d202      	bcs.n	8004002 <??ZbZclAppendFloat_1>
 8003ffc:	f05f 30ff 	movs.w	r0, #4294967295
 8004000:	e120      	b.n	8004244 <??ZbZclAppendFloat_2>

08004002 <??ZbZclAppendFloat_1>:
 8004002:	003a      	movs	r2, r7
 8004004:	0029      	movs	r1, r5
 8004006:	4668      	mov	r0, sp
 8004008:	eeb0 0a48 	vmov.f32	s0, s16
 800400c:	eef0 0a68 	vmov.f32	s1, s17
 8004010:	f000 fb08 	bl	8004624 <ZbZclFloatFrexp>
 8004014:	eeb0 9a40 	vmov.f32	s18, s0
 8004018:	eef0 9a60 	vmov.f32	s19, s1
 800401c:	f8dd 8000 	ldr.w	r8, [sp]
 8004020:	ebb8 0807 	subs.w	r8, r8, r7
 8004024:	ea5f 2888 	movs.w	r8, r8, lsl #10
 8004028:	f418 48f8 	ands.w	r8, r8, #31744	@ 0x7c00
 800402c:	ec51 0b19 	vmov	r0, r1, d9
 8004030:	2200      	movs	r2, #0
 8004032:	2300      	movs	r3, #0
 8004034:	f001 f904 	bl	8005240 <__aeabi_cdcmpeq>
 8004038:	d210      	bcs.n	800405c <??ZbZclAppendFloat_3>
 800403a:	ec51 0b19 	vmov	r0, r1, d9
 800403e:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8004042:	f001 f937 	bl	80052b4 <__aeabi_d2iz>
 8004046:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800404a:	fb10 f101 	smulbb	r1, r0, r1
 800404e:	0589      	lsls	r1, r1, #22
 8004050:	0d89      	lsrs	r1, r1, #22
 8004052:	ea58 0101 	orrs.w	r1, r8, r1
 8004056:	f451 4100 	orrs.w	r1, r1, #32768	@ 0x8000
 800405a:	e00b      	b.n	8004074 <??ZbZclAppendFloat_4>

0800405c <??ZbZclAppendFloat_3>:
 800405c:	ec51 0b19 	vmov	r0, r1, d9
 8004060:	f001 f928 	bl	80052b4 <__aeabi_d2iz>
 8004064:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004068:	fb10 f101 	smulbb	r1, r0, r1
 800406c:	0589      	lsls	r1, r1, #22
 800406e:	0d89      	lsrs	r1, r1, #22
 8004070:	ea58 0101 	orrs.w	r1, r8, r1

08004074 <??ZbZclAppendFloat_4>:
 8004074:	7031      	strb	r1, [r6, #0]
 8004076:	0008      	movs	r0, r1
 8004078:	b280      	uxth	r0, r0
 800407a:	0a00      	lsrs	r0, r0, #8
 800407c:	7070      	strb	r0, [r6, #1]
 800407e:	2002      	movs	r0, #2
 8004080:	e0e0      	b.n	8004244 <??ZbZclAppendFloat_2>

08004082 <??ZbZclAppendFloat_0>:
 8004082:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8004086:	2839      	cmp	r0, #57	@ 0x39
 8004088:	d14e      	bne.n	8004128 <??ZbZclAppendFloat_5>
 800408a:	2400      	movs	r4, #0
 800408c:	2580      	movs	r5, #128	@ 0x80
 800408e:	f07f 077e 	mvns.w	r7, #126	@ 0x7e
 8004092:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004094:	2804      	cmp	r0, #4
 8004096:	d202      	bcs.n	800409e <??ZbZclAppendFloat_6>
 8004098:	f05f 30ff 	movs.w	r0, #4294967295
 800409c:	e0d2      	b.n	8004244 <??ZbZclAppendFloat_2>

0800409e <??ZbZclAppendFloat_6>:
 800409e:	003a      	movs	r2, r7
 80040a0:	0029      	movs	r1, r5
 80040a2:	4668      	mov	r0, sp
 80040a4:	eeb0 0a48 	vmov.f32	s0, s16
 80040a8:	eef0 0a68 	vmov.f32	s1, s17
 80040ac:	f000 faba 	bl	8004624 <ZbZclFloatFrexp>
 80040b0:	eeb0 9a40 	vmov.f32	s18, s0
 80040b4:	eef0 9a60 	vmov.f32	s19, s1
 80040b8:	f8dd 8000 	ldr.w	r8, [sp]
 80040bc:	ebb8 0807 	subs.w	r8, r8, r7
 80040c0:	ea5f 58c8 	movs.w	r8, r8, lsl #23
 80040c4:	f018 48ff 	ands.w	r8, r8, #2139095040	@ 0x7f800000
 80040c8:	ec51 0b19 	vmov	r0, r1, d9
 80040cc:	2200      	movs	r2, #0
 80040ce:	2300      	movs	r3, #0
 80040d0:	f001 f8b6 	bl	8005240 <__aeabi_cdcmpeq>
 80040d4:	d210      	bcs.n	80040f8 <??ZbZclAppendFloat_7>
 80040d6:	ec51 0b19 	vmov	r0, r1, d9
 80040da:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80040de:	f001 f911 	bl	8005304 <__aeabi_d2uiz>
 80040e2:	0001      	movs	r1, r0
 80040e4:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 80040e8:	4341      	muls	r1, r0
 80040ea:	0249      	lsls	r1, r1, #9
 80040ec:	0a49      	lsrs	r1, r1, #9
 80040ee:	ea58 0101 	orrs.w	r1, r8, r1
 80040f2:	f051 4100 	orrs.w	r1, r1, #2147483648	@ 0x80000000
 80040f6:	e00b      	b.n	8004110 <??ZbZclAppendFloat_8>

080040f8 <??ZbZclAppendFloat_7>:
 80040f8:	ec51 0b19 	vmov	r0, r1, d9
 80040fc:	f001 f902 	bl	8005304 <__aeabi_d2uiz>
 8004100:	0001      	movs	r1, r0
 8004102:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 8004106:	4341      	muls	r1, r0
 8004108:	0249      	lsls	r1, r1, #9
 800410a:	0a49      	lsrs	r1, r1, #9
 800410c:	ea58 0101 	orrs.w	r1, r8, r1

08004110 <??ZbZclAppendFloat_8>:
 8004110:	7031      	strb	r1, [r6, #0]
 8004112:	0008      	movs	r0, r1
 8004114:	0a00      	lsrs	r0, r0, #8
 8004116:	7070      	strb	r0, [r6, #1]
 8004118:	0008      	movs	r0, r1
 800411a:	0c00      	lsrs	r0, r0, #16
 800411c:	70b0      	strb	r0, [r6, #2]
 800411e:	0008      	movs	r0, r1
 8004120:	0e00      	lsrs	r0, r0, #24
 8004122:	70f0      	strb	r0, [r6, #3]
 8004124:	2004      	movs	r0, #4
 8004126:	e08d      	b.n	8004244 <??ZbZclAppendFloat_2>

08004128 <??ZbZclAppendFloat_5>:
 8004128:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800412c:	283a      	cmp	r0, #58	@ 0x3a
 800412e:	f040 8087 	bne.w	8004240 <??ZbZclAppendFloat_9>
 8004132:	2400      	movs	r4, #0
 8004134:	2500      	movs	r5, #0
 8004136:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 800413a:	f8df 8744 	ldr.w	r8, [pc, #1860]	@ 8004880 <??DataTable3>
 800413e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004140:	2808      	cmp	r0, #8
 8004142:	d202      	bcs.n	800414a <??ZbZclAppendFloat_10>
 8004144:	f05f 30ff 	movs.w	r0, #4294967295
 8004148:	e07c      	b.n	8004244 <??ZbZclAppendFloat_2>

0800414a <??ZbZclAppendFloat_10>:
 800414a:	4642      	mov	r2, r8
 800414c:	0039      	movs	r1, r7
 800414e:	4668      	mov	r0, sp
 8004150:	eeb0 0a48 	vmov.f32	s0, s16
 8004154:	eef0 0a68 	vmov.f32	s1, s17
 8004158:	f000 fa64 	bl	8004624 <ZbZclFloatFrexp>
 800415c:	eeb0 9a40 	vmov.f32	s18, s0
 8004160:	eef0 9a60 	vmov.f32	s19, s1
 8004164:	9800      	ldr	r0, [sp, #0]
 8004166:	17c1      	asrs	r1, r0, #31
 8004168:	ea5f 79e8 	movs.w	r9, r8, asr #31
 800416c:	ebb0 0008 	subs.w	r0, r0, r8
 8004170:	eb71 0109 	sbcs.w	r1, r1, r9
 8004174:	0501      	lsls	r1, r0, #20
 8004176:	2000      	movs	r0, #0
 8004178:	2200      	movs	r2, #0
 800417a:	f8df 3708 	ldr.w	r3, [pc, #1800]	@ 8004884 <??DataTable3_1>
 800417e:	4010      	ands	r0, r2
 8004180:	4019      	ands	r1, r3
 8004182:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004186:	ec51 0b19 	vmov	r0, r1, d9
 800418a:	2200      	movs	r2, #0
 800418c:	2300      	movs	r3, #0
 800418e:	f001 f857 	bl	8005240 <__aeabi_cdcmpeq>
 8004192:	d21f      	bcs.n	80041d4 <??ZbZclAppendFloat_11>
 8004194:	ec51 0b19 	vmov	r0, r1, d9
 8004198:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800419c:	f001 f936 	bl	800540c <__aeabi_d2ulz>
 80041a0:	2200      	movs	r2, #0
 80041a2:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 80041a6:	fba2 ab00 	umull	sl, fp, r2, r0
 80041aa:	fb02 bb01 	mla	fp, r2, r1, fp
 80041ae:	fb03 bb00 	mla	fp, r3, r0, fp
 80041b2:	f05f 30ff 	movs.w	r0, #4294967295
 80041b6:	f8df 16d0 	ldr.w	r1, [pc, #1744]	@ 8004888 <??DataTable3_2>
 80041ba:	ea1a 0000 	ands.w	r0, sl, r0
 80041be:	ea1b 0101 	ands.w	r1, fp, r1
 80041c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80041c6:	4310      	orrs	r0, r2
 80041c8:	4319      	orrs	r1, r3
 80041ca:	f050 0200 	orrs.w	r2, r0, #0
 80041ce:	f051 4300 	orrs.w	r3, r1, #2147483648	@ 0x80000000
 80041d2:	e018      	b.n	8004206 <??ZbZclAppendFloat_12>

080041d4 <??ZbZclAppendFloat_11>:
 80041d4:	ec51 0b19 	vmov	r0, r1, d9
 80041d8:	f001 f918 	bl	800540c <__aeabi_d2ulz>
 80041dc:	2200      	movs	r2, #0
 80041de:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 80041e2:	fba2 ab00 	umull	sl, fp, r2, r0
 80041e6:	fb02 bb01 	mla	fp, r2, r1, fp
 80041ea:	fb03 bb00 	mla	fp, r3, r0, fp
 80041ee:	f05f 30ff 	movs.w	r0, #4294967295
 80041f2:	f8df 1694 	ldr.w	r1, [pc, #1684]	@ 8004888 <??DataTable3_2>
 80041f6:	ea1a 0000 	ands.w	r0, sl, r0
 80041fa:	ea1b 0101 	ands.w	r1, fp, r1
 80041fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004202:	4302      	orrs	r2, r0
 8004204:	430b      	orrs	r3, r1

08004206 <??ZbZclAppendFloat_12>:
 8004206:	7032      	strb	r2, [r6, #0]
 8004208:	0010      	movs	r0, r2
 800420a:	b280      	uxth	r0, r0
 800420c:	0a00      	lsrs	r0, r0, #8
 800420e:	7070      	strb	r0, [r6, #1]
 8004210:	0010      	movs	r0, r2
 8004212:	0c00      	lsrs	r0, r0, #16
 8004214:	70b0      	strb	r0, [r6, #2]
 8004216:	0010      	movs	r0, r2
 8004218:	0e00      	lsrs	r0, r0, #24
 800421a:	70f0      	strb	r0, [r6, #3]
 800421c:	7133      	strb	r3, [r6, #4]
 800421e:	0010      	movs	r0, r2
 8004220:	0019      	movs	r1, r3
 8004222:	0a08      	lsrs	r0, r1, #8
 8004224:	2100      	movs	r1, #0
 8004226:	7170      	strb	r0, [r6, #5]
 8004228:	0010      	movs	r0, r2
 800422a:	0019      	movs	r1, r3
 800422c:	0c08      	lsrs	r0, r1, #16
 800422e:	2100      	movs	r1, #0
 8004230:	71b0      	strb	r0, [r6, #6]
 8004232:	0010      	movs	r0, r2
 8004234:	0019      	movs	r1, r3
 8004236:	0e08      	lsrs	r0, r1, #24
 8004238:	2100      	movs	r1, #0
 800423a:	71f0      	strb	r0, [r6, #7]
 800423c:	2008      	movs	r0, #8
 800423e:	e001      	b.n	8004244 <??ZbZclAppendFloat_2>

08004240 <??ZbZclAppendFloat_9>:
 8004240:	f05f 30ff 	movs.w	r0, #4294967295

08004244 <??ZbZclAppendFloat_2>:
 8004244:	b004      	add	sp, #16
 8004246:	ecbd 8b04 	vpop	{d8-d9}
 800424a:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800424e <ZbZclParseFloat>:
 800424e:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004252:	ed2d 8b02 	vpush	{d8}
 8004256:	000e      	movs	r6, r1
 8004258:	4691      	mov	r9, r2
 800425a:	2000      	movs	r0, #0
 800425c:	f889 0000 	strb.w	r0, [r9]
 8004260:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004264:	2838      	cmp	r0, #56	@ 0x38
 8004266:	d006      	beq.n	8004276 <??ZbZclParseFloat_0>
 8004268:	f0c0 8138 	bcc.w	80044dc <??ZbZclParseFloat_1>
 800426c:	283a      	cmp	r0, #58	@ 0x3a
 800426e:	f000 80ad 	beq.w	80043cc <??ZbZclParseFloat_2>
 8004272:	d354      	bcc.n	800431e <??ZbZclParseFloat_3>
 8004274:	e132      	b.n	80044dc <??ZbZclParseFloat_1>

08004276 <??ZbZclParseFloat_0>:
 8004276:	0030      	movs	r0, r6
 8004278:	f7ff fe0a 	bl	8003e90 <pletoh16>
 800427c:	0004      	movs	r4, r0
 800427e:	0020      	movs	r0, r4
 8004280:	b280      	uxth	r0, r0
 8004282:	f410 40f8 	ands.w	r0, r0, #31744	@ 0x7c00
 8004286:	f5b0 4ff8 	cmp.w	r0, #31744	@ 0x7c00
 800428a:	d121      	bne.n	80042d0 <??ZbZclParseFloat_4>
 800428c:	05a0      	lsls	r0, r4, #22
 800428e:	d008      	beq.n	80042a2 <??ZbZclParseFloat_5>
 8004290:	2000      	movs	r0, #0
 8004292:	2100      	movs	r1, #0
 8004294:	2200      	movs	r2, #0
 8004296:	2300      	movs	r3, #0
 8004298:	f000 fe9c 	bl	8004fd4 <__aeabi_ddiv>
 800429c:	ec41 0b10 	vmov	d0, r0, r1
 80042a0:	e127      	b.n	80044f2 <??ZbZclParseFloat_6>

080042a2 <??ZbZclParseFloat_5>:
 80042a2:	0420      	lsls	r0, r4, #16
 80042a4:	d50a      	bpl.n	80042bc <??ZbZclParseFloat_7>
 80042a6:	2000      	movs	r0, #0
 80042a8:	f8df 15e0 	ldr.w	r1, [pc, #1504]	@ 800488c <??DataTable3_3>
 80042ac:	2200      	movs	r2, #0
 80042ae:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80042b2:	f000 fe8f 	bl	8004fd4 <__aeabi_ddiv>
 80042b6:	ec41 0b10 	vmov	d0, r0, r1
 80042ba:	e008      	b.n	80042ce <??ZbZclParseFloat_8>

080042bc <??ZbZclParseFloat_7>:
 80042bc:	2000      	movs	r0, #0
 80042be:	f8df 15cc 	ldr.w	r1, [pc, #1484]	@ 800488c <??DataTable3_3>
 80042c2:	2200      	movs	r2, #0
 80042c4:	2300      	movs	r3, #0
 80042c6:	f000 fe85 	bl	8004fd4 <__aeabi_ddiv>
 80042ca:	ec41 0b10 	vmov	d0, r0, r1

080042ce <??ZbZclParseFloat_8>:
 80042ce:	e110      	b.n	80044f2 <??ZbZclParseFloat_6>

080042d0 <??ZbZclParseFloat_4>:
 80042d0:	f3c4 2884 	ubfx	r8, r4, #10, #5
 80042d4:	4645      	mov	r5, r8
 80042d6:	b2ad      	uxth	r5, r5
 80042d8:	3d0f      	subs	r5, #15
 80042da:	3d0a      	subs	r5, #10
 80042dc:	f414 4ff8 	tst.w	r4, #31744	@ 0x7c00
 80042e0:	d004      	beq.n	80042ec <??ZbZclParseFloat_9>
 80042e2:	05a7      	lsls	r7, r4, #22
 80042e4:	0dbf      	lsrs	r7, r7, #22
 80042e6:	f517 6780 	adds.w	r7, r7, #1024	@ 0x400
 80042ea:	e002      	b.n	80042f2 <??ZbZclParseFloat_10>

080042ec <??ZbZclParseFloat_9>:
 80042ec:	1c6d      	adds	r5, r5, #1
 80042ee:	05a7      	lsls	r7, r4, #22
 80042f0:	0dbf      	lsrs	r7, r7, #22

080042f2 <??ZbZclParseFloat_10>:
 80042f2:	0038      	movs	r0, r7
 80042f4:	b280      	uxth	r0, r0
 80042f6:	f000 fcc9 	bl	8004c8c <__aeabi_ui2d>
 80042fa:	ec41 0b18 	vmov	d8, r0, r1
 80042fe:	0420      	lsls	r0, r4, #16
 8004300:	d505      	bpl.n	800430e <??ZbZclParseFloat_11>
 8004302:	ec51 0b18 	vmov	r0, r1, d8
 8004306:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800430a:	ec41 0b18 	vmov	d8, r0, r1

0800430e <??ZbZclParseFloat_11>:
 800430e:	0028      	movs	r0, r5
 8004310:	eeb0 0a48 	vmov.f32	s0, s16
 8004314:	eef0 0a68 	vmov.f32	s1, s17
 8004318:	f000 f8ef 	bl	80044fa <ZbZclFloatLdexp>
 800431c:	e0e9      	b.n	80044f2 <??ZbZclParseFloat_6>

0800431e <??ZbZclParseFloat_3>:
 800431e:	0030      	movs	r0, r6
 8004320:	f7ff fdc7 	bl	8003eb2 <pletoh32>
 8004324:	0004      	movs	r4, r0
 8004326:	f014 40ff 	ands.w	r0, r4, #2139095040	@ 0x7f800000
 800432a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800432e:	d121      	bne.n	8004374 <??ZbZclParseFloat_12>
 8004330:	0260      	lsls	r0, r4, #9
 8004332:	d008      	beq.n	8004346 <??ZbZclParseFloat_13>
 8004334:	2000      	movs	r0, #0
 8004336:	2100      	movs	r1, #0
 8004338:	2200      	movs	r2, #0
 800433a:	2300      	movs	r3, #0
 800433c:	f000 fe4a 	bl	8004fd4 <__aeabi_ddiv>
 8004340:	ec41 0b10 	vmov	d0, r0, r1
 8004344:	e0d5      	b.n	80044f2 <??ZbZclParseFloat_6>

08004346 <??ZbZclParseFloat_13>:
 8004346:	2c00      	cmp	r4, #0
 8004348:	d50a      	bpl.n	8004360 <??ZbZclParseFloat_14>
 800434a:	2000      	movs	r0, #0
 800434c:	f8df 153c 	ldr.w	r1, [pc, #1340]	@ 800488c <??DataTable3_3>
 8004350:	2200      	movs	r2, #0
 8004352:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 8004356:	f000 fe3d 	bl	8004fd4 <__aeabi_ddiv>
 800435a:	ec41 0b10 	vmov	d0, r0, r1
 800435e:	e008      	b.n	8004372 <??ZbZclParseFloat_15>

08004360 <??ZbZclParseFloat_14>:
 8004360:	2000      	movs	r0, #0
 8004362:	f8df 1528 	ldr.w	r1, [pc, #1320]	@ 800488c <??DataTable3_3>
 8004366:	2200      	movs	r2, #0
 8004368:	2300      	movs	r3, #0
 800436a:	f000 fe33 	bl	8004fd4 <__aeabi_ddiv>
 800436e:	ec41 0b10 	vmov	d0, r0, r1

08004372 <??ZbZclParseFloat_15>:
 8004372:	e0be      	b.n	80044f2 <??ZbZclParseFloat_6>

08004374 <??ZbZclParseFloat_12>:
 8004374:	0025      	movs	r5, r4
 8004376:	0ded      	lsrs	r5, r5, #23
 8004378:	f005 05ff 	and.w	r5, r5, #255	@ 0xff
 800437c:	002f      	movs	r7, r5
 800437e:	b2bf      	uxth	r7, r7
 8004380:	3f7f      	subs	r7, #127	@ 0x7f
 8004382:	3f17      	subs	r7, #23
 8004384:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8004388:	d006      	beq.n	8004398 <??ZbZclParseFloat_16>
 800438a:	ea5f 2844 	movs.w	r8, r4, lsl #9
 800438e:	ea5f 2858 	movs.w	r8, r8, lsr #9
 8004392:	f518 0800 	adds.w	r8, r8, #8388608	@ 0x800000
 8004396:	e004      	b.n	80043a2 <??ZbZclParseFloat_17>

08004398 <??ZbZclParseFloat_16>:
 8004398:	1c7f      	adds	r7, r7, #1
 800439a:	ea5f 2844 	movs.w	r8, r4, lsl #9
 800439e:	ea5f 2858 	movs.w	r8, r8, lsr #9

080043a2 <??ZbZclParseFloat_17>:
 80043a2:	4640      	mov	r0, r8
 80043a4:	f000 fc72 	bl	8004c8c <__aeabi_ui2d>
 80043a8:	ec41 0b18 	vmov	d8, r0, r1
 80043ac:	2c00      	cmp	r4, #0
 80043ae:	d505      	bpl.n	80043bc <??ZbZclParseFloat_18>
 80043b0:	ec51 0b18 	vmov	r0, r1, d8
 80043b4:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80043b8:	ec41 0b18 	vmov	d8, r0, r1

080043bc <??ZbZclParseFloat_18>:
 80043bc:	0038      	movs	r0, r7
 80043be:	eeb0 0a48 	vmov.f32	s0, s16
 80043c2:	eef0 0a68 	vmov.f32	s1, s17
 80043c6:	f000 f898 	bl	80044fa <ZbZclFloatLdexp>
 80043ca:	e092      	b.n	80044f2 <??ZbZclParseFloat_6>

080043cc <??ZbZclParseFloat_2>:
 80043cc:	0030      	movs	r0, r6
 80043ce:	f7ff fd9d 	bl	8003f0c <pletoh64>
 80043d2:	0004      	movs	r4, r0
 80043d4:	000d      	movs	r5, r1
 80043d6:	2000      	movs	r0, #0
 80043d8:	f8df 14a8 	ldr.w	r1, [pc, #1192]	@ 8004884 <??DataTable3_1>
 80043dc:	ea14 0200 	ands.w	r2, r4, r0
 80043e0:	ea15 0301 	ands.w	r3, r5, r1
 80043e4:	f05f 0a00 	movs.w	sl, #0
 80043e8:	f8df b498 	ldr.w	fp, [pc, #1176]	@ 8004884 <??DataTable3_1>
 80043ec:	455b      	cmp	r3, fp
 80043ee:	d131      	bne.n	8004454 <??ZbZclParseFloat_19>
 80043f0:	4552      	cmp	r2, sl
 80043f2:	d12f      	bne.n	8004454 <??ZbZclParseFloat_19>
 80043f4:	f05f 30ff 	movs.w	r0, #4294967295
 80043f8:	f8df 148c 	ldr.w	r1, [pc, #1164]	@ 8004888 <??DataTable3_2>
 80043fc:	4020      	ands	r0, r4
 80043fe:	4029      	ands	r1, r5
 8004400:	2900      	cmp	r1, #0
 8004402:	d101      	bne.n	8004408 <??ZbZclParseFloat_20>
 8004404:	2800      	cmp	r0, #0
 8004406:	d008      	beq.n	800441a <??ZbZclParseFloat_21>

08004408 <??ZbZclParseFloat_20>:
 8004408:	2000      	movs	r0, #0
 800440a:	2100      	movs	r1, #0
 800440c:	2200      	movs	r2, #0
 800440e:	2300      	movs	r3, #0
 8004410:	f000 fde0 	bl	8004fd4 <__aeabi_ddiv>
 8004414:	ec41 0b10 	vmov	d0, r0, r1
 8004418:	e06b      	b.n	80044f2 <??ZbZclParseFloat_6>

0800441a <??ZbZclParseFloat_21>:
 800441a:	f014 0000 	ands.w	r0, r4, #0
 800441e:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 8004422:	2900      	cmp	r1, #0
 8004424:	d101      	bne.n	800442a <??ZbZclParseFloat_22>
 8004426:	2800      	cmp	r0, #0
 8004428:	d00a      	beq.n	8004440 <??ZbZclParseFloat_23>

0800442a <??ZbZclParseFloat_22>:
 800442a:	2000      	movs	r0, #0
 800442c:	f8df 145c 	ldr.w	r1, [pc, #1116]	@ 800488c <??DataTable3_3>
 8004430:	2200      	movs	r2, #0
 8004432:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 8004436:	f000 fdcd 	bl	8004fd4 <__aeabi_ddiv>
 800443a:	ec41 0b10 	vmov	d0, r0, r1
 800443e:	e008      	b.n	8004452 <??ZbZclParseFloat_24>

08004440 <??ZbZclParseFloat_23>:
 8004440:	2000      	movs	r0, #0
 8004442:	f8df 1448 	ldr.w	r1, [pc, #1096]	@ 800488c <??DataTable3_3>
 8004446:	2200      	movs	r2, #0
 8004448:	2300      	movs	r3, #0
 800444a:	f000 fdc3 	bl	8004fd4 <__aeabi_ddiv>
 800444e:	ec41 0b10 	vmov	d0, r0, r1

08004452 <??ZbZclParseFloat_24>:
 8004452:	e04e      	b.n	80044f2 <??ZbZclParseFloat_6>

08004454 <??ZbZclParseFloat_19>:
 8004454:	0022      	movs	r2, r4
 8004456:	002b      	movs	r3, r5
 8004458:	0d1a      	lsrs	r2, r3, #20
 800445a:	2300      	movs	r3, #0
 800445c:	4690      	mov	r8, r2
 800445e:	ea5f 5848 	movs.w	r8, r8, lsl #21
 8004462:	ea5f 5858 	movs.w	r8, r8, lsr #21
 8004466:	4647      	mov	r7, r8
 8004468:	b2bf      	uxth	r7, r7
 800446a:	f2a7 37ff 	subw	r7, r7, #1023	@ 0x3ff
 800446e:	3f34      	subs	r7, #52	@ 0x34
 8004470:	4020      	ands	r0, r4
 8004472:	4029      	ands	r1, r5
 8004474:	2900      	cmp	r1, #0
 8004476:	d101      	bne.n	800447c <??ZbZclParseFloat_25>
 8004478:	2800      	cmp	r0, #0
 800447a:	d00a      	beq.n	8004492 <??ZbZclParseFloat_26>

0800447c <??ZbZclParseFloat_25>:
 800447c:	f05f 30ff 	movs.w	r0, #4294967295
 8004480:	f8df 1404 	ldr.w	r1, [pc, #1028]	@ 8004888 <??DataTable3_2>
 8004484:	4020      	ands	r0, r4
 8004486:	4029      	ands	r1, r5
 8004488:	f110 0a00 	adds.w	sl, r0, #0
 800448c:	f551 1b80 	adcs.w	fp, r1, #1048576	@ 0x100000
 8004490:	e008      	b.n	80044a4 <??ZbZclParseFloat_27>

08004492 <??ZbZclParseFloat_26>:
 8004492:	1c7f      	adds	r7, r7, #1
 8004494:	f05f 30ff 	movs.w	r0, #4294967295
 8004498:	f8df 13ec 	ldr.w	r1, [pc, #1004]	@ 8004888 <??DataTable3_2>
 800449c:	ea14 0a00 	ands.w	sl, r4, r0
 80044a0:	ea15 0b01 	ands.w	fp, r5, r1

080044a4 <??ZbZclParseFloat_27>:
 80044a4:	4650      	mov	r0, sl
 80044a6:	4659      	mov	r1, fp
 80044a8:	f000 fc34 	bl	8004d14 <__aeabi_ul2d>
 80044ac:	ec41 0b18 	vmov	d8, r0, r1
 80044b0:	f014 0000 	ands.w	r0, r4, #0
 80044b4:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 80044b8:	2900      	cmp	r1, #0
 80044ba:	d101      	bne.n	80044c0 <??ZbZclParseFloat_28>
 80044bc:	2800      	cmp	r0, #0
 80044be:	d005      	beq.n	80044cc <??ZbZclParseFloat_29>

080044c0 <??ZbZclParseFloat_28>:
 80044c0:	ec51 0b18 	vmov	r0, r1, d8
 80044c4:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80044c8:	ec41 0b18 	vmov	d8, r0, r1

080044cc <??ZbZclParseFloat_29>:
 80044cc:	0038      	movs	r0, r7
 80044ce:	eeb0 0a48 	vmov.f32	s0, s16
 80044d2:	eef0 0a68 	vmov.f32	s1, s17
 80044d6:	f000 f810 	bl	80044fa <ZbZclFloatLdexp>
 80044da:	e00a      	b.n	80044f2 <??ZbZclParseFloat_6>

080044dc <??ZbZclParseFloat_1>:
 80044dc:	208d      	movs	r0, #141	@ 0x8d
 80044de:	f889 0000 	strb.w	r0, [r9]
 80044e2:	2000      	movs	r0, #0
 80044e4:	2100      	movs	r1, #0
 80044e6:	2200      	movs	r2, #0
 80044e8:	2300      	movs	r3, #0
 80044ea:	f000 fd73 	bl	8004fd4 <__aeabi_ddiv>
 80044ee:	ec41 0b10 	vmov	d0, r0, r1

080044f2 <??ZbZclParseFloat_6>:
 80044f2:	ecbd 8b02 	vpop	{d8}
 80044f6:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080044fa <ZbZclFloatLdexp>:
 80044fa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044fe:	ed2d 8b04 	vpush	{d8-d9}
 8004502:	b084      	sub	sp, #16
 8004504:	eeb0 8a40 	vmov.f32	s16, s0
 8004508:	eef0 8a60 	vmov.f32	s17, s1
 800450c:	0006      	movs	r6, r0
 800450e:	2730      	movs	r7, #48	@ 0x30
 8004510:	ec53 2b18 	vmov	r2, r3, d8
 8004514:	ec51 0b18 	vmov	r0, r1, d8
 8004518:	f000 fe92 	bl	8005240 <__aeabi_cdcmpeq>
 800451c:	d10c      	bne.n	8004538 <??ZbZclFloatLdexp_0>
 800451e:	ec53 2b18 	vmov	r2, r3, d8
 8004522:	ec51 0b18 	vmov	r0, r1, d8
 8004526:	f000 fa75 	bl	8004a14 <__adddf3>
 800452a:	0002      	movs	r2, r0
 800452c:	000b      	movs	r3, r1
 800452e:	ec51 0b18 	vmov	r0, r1, d8
 8004532:	f000 fe85 	bl	8005240 <__aeabi_cdcmpeq>
 8004536:	d104      	bne.n	8004542 <??ZbZclFloatLdexp_1>

08004538 <??ZbZclFloatLdexp_0>:
 8004538:	eeb0 0a48 	vmov.f32	s0, s16
 800453c:	eef0 0a68 	vmov.f32	s1, s17
 8004540:	e06b      	b.n	800461a <??ZbZclFloatLdexp_2>

08004542 <??ZbZclFloatLdexp_1>:
 8004542:	2e01      	cmp	r6, #1
 8004544:	db2c      	blt.n	80045a0 <??ZbZclFloatLdexp_3>
 8004546:	2401      	movs	r4, #1
 8004548:	2500      	movs	r5, #0
 800454a:	0020      	movs	r0, r4
 800454c:	0029      	movs	r1, r5
 800454e:	003a      	movs	r2, r7
 8004550:	f000 fa4e 	bl	80049f0 <__aeabi_llsl>
 8004554:	4680      	mov	r8, r0
 8004556:	4689      	mov	r9, r1
 8004558:	4640      	mov	r0, r8
 800455a:	4649      	mov	r1, r9
 800455c:	f000 fbda 	bl	8004d14 <__aeabi_ul2d>
 8004560:	ec41 0b19 	vmov	d9, r0, r1

08004564 <??ZbZclFloatLdexp_4>:
 8004564:	42be      	cmp	r6, r7
 8004566:	db09      	blt.n	800457c <??ZbZclFloatLdexp_5>
 8004568:	ec51 0b18 	vmov	r0, r1, d8
 800456c:	ec53 2b19 	vmov	r2, r3, d9
 8004570:	f000 fc06 	bl	8004d80 <__aeabi_dmul>
 8004574:	ec41 0b18 	vmov	d8, r0, r1
 8004578:	1bf6      	subs	r6, r6, r7
 800457a:	e7f3      	b.n	8004564 <??ZbZclFloatLdexp_4>

0800457c <??ZbZclFloatLdexp_5>:
 800457c:	0020      	movs	r0, r4
 800457e:	0029      	movs	r1, r5
 8004580:	0032      	movs	r2, r6
 8004582:	f000 fa35 	bl	80049f0 <__aeabi_llsl>
 8004586:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800458a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800458e:	f000 fbc1 	bl	8004d14 <__aeabi_ul2d>
 8004592:	ec53 2b18 	vmov	r2, r3, d8
 8004596:	f000 fbf3 	bl	8004d80 <__aeabi_dmul>
 800459a:	ec41 0b18 	vmov	d8, r0, r1
 800459e:	e038      	b.n	8004612 <??ZbZclFloatLdexp_6>

080045a0 <??ZbZclFloatLdexp_3>:
 80045a0:	2e00      	cmp	r6, #0
 80045a2:	d536      	bpl.n	8004612 <??ZbZclFloatLdexp_6>
 80045a4:	2401      	movs	r4, #1
 80045a6:	2500      	movs	r5, #0
 80045a8:	0020      	movs	r0, r4
 80045aa:	0029      	movs	r1, r5
 80045ac:	003a      	movs	r2, r7
 80045ae:	f000 fa1f 	bl	80049f0 <__aeabi_llsl>
 80045b2:	4682      	mov	sl, r0
 80045b4:	468b      	mov	fp, r1
 80045b6:	4650      	mov	r0, sl
 80045b8:	4659      	mov	r1, fp
 80045ba:	f000 fbab 	bl	8004d14 <__aeabi_ul2d>
 80045be:	0002      	movs	r2, r0
 80045c0:	000b      	movs	r3, r1
 80045c2:	2000      	movs	r0, #0
 80045c4:	49b1      	ldr	r1, [pc, #708]	@ (800488c <??DataTable3_3>)
 80045c6:	f000 fd05 	bl	8004fd4 <__aeabi_ddiv>
 80045ca:	ec41 0b19 	vmov	d9, r0, r1
 80045ce:	f1d6 0800 	rsbs	r8, r6, #0

080045d2 <??ZbZclFloatLdexp_7>:
 80045d2:	45b8      	cmp	r8, r7
 80045d4:	db0a      	blt.n	80045ec <??ZbZclFloatLdexp_8>
 80045d6:	ec53 2b18 	vmov	r2, r3, d8
 80045da:	ec51 0b19 	vmov	r0, r1, d9
 80045de:	f000 fbcf 	bl	8004d80 <__aeabi_dmul>
 80045e2:	ec41 0b18 	vmov	d8, r0, r1
 80045e6:	ebb8 0807 	subs.w	r8, r8, r7
 80045ea:	e7f2      	b.n	80045d2 <??ZbZclFloatLdexp_7>

080045ec <??ZbZclFloatLdexp_8>:
 80045ec:	0020      	movs	r0, r4
 80045ee:	0029      	movs	r1, r5
 80045f0:	4642      	mov	r2, r8
 80045f2:	f000 f9fd 	bl	80049f0 <__aeabi_llsl>
 80045f6:	e9cd 0100 	strd	r0, r1, [sp]
 80045fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045fe:	f000 fb89 	bl	8004d14 <__aeabi_ul2d>
 8004602:	0002      	movs	r2, r0
 8004604:	000b      	movs	r3, r1
 8004606:	ec51 0b18 	vmov	r0, r1, d8
 800460a:	f000 fce3 	bl	8004fd4 <__aeabi_ddiv>
 800460e:	ec41 0b18 	vmov	d8, r0, r1

08004612 <??ZbZclFloatLdexp_6>:
 8004612:	eeb0 0a48 	vmov.f32	s0, s16
 8004616:	eef0 0a68 	vmov.f32	s1, s17

0800461a <??ZbZclFloatLdexp_2>:
 800461a:	b004      	add	sp, #16
 800461c:	ecbd 8b04 	vpop	{d8-d9}
 8004620:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004624 <ZbZclFloatFrexp>:
 8004624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004628:	ed2d 8b06 	vpush	{d8-d10}
 800462c:	b086      	sub	sp, #24
 800462e:	eeb0 8a40 	vmov.f32	s16, s0
 8004632:	eef0 8a60 	vmov.f32	s17, s1
 8004636:	4682      	mov	sl, r0
 8004638:	000e      	movs	r6, r1
 800463a:	4693      	mov	fp, r2
 800463c:	2730      	movs	r7, #48	@ 0x30
 800463e:	f05f 0800 	movs.w	r8, #0
 8004642:	f05f 0901 	movs.w	r9, #1
 8004646:	eeb0 9a48 	vmov.f32	s18, s16
 800464a:	eef0 9a68 	vmov.f32	s19, s17
 800464e:	ec51 0b18 	vmov	r0, r1, d8
 8004652:	2200      	movs	r2, #0
 8004654:	2300      	movs	r3, #0
 8004656:	f000 fdf3 	bl	8005240 <__aeabi_cdcmpeq>
 800465a:	d208      	bcs.n	800466e <??ZbZclFloatFrexp_0>
 800465c:	f05f 30ff 	movs.w	r0, #4294967295
 8004660:	4681      	mov	r9, r0
 8004662:	ec51 0b19 	vmov	r0, r1, d9
 8004666:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800466a:	ec41 0b19 	vmov	d9, r0, r1

0800466e <??ZbZclFloatFrexp_0>:
 800466e:	ec53 2b19 	vmov	r2, r3, d9
 8004672:	ec51 0b19 	vmov	r0, r1, d9
 8004676:	f000 fde3 	bl	8005240 <__aeabi_cdcmpeq>
 800467a:	d00b      	beq.n	8004694 <??ZbZclFloatFrexp_1>
 800467c:	f8ca 6000 	str.w	r6, [sl]
 8004680:	4648      	mov	r0, r9
 8004682:	f000 fb13 	bl	8004cac <__aeabi_i2d>
 8004686:	2200      	movs	r2, #0
 8004688:	4b81      	ldr	r3, [pc, #516]	@ (8004890 <??DataTable3_4>)
 800468a:	f000 fb79 	bl	8004d80 <__aeabi_dmul>
 800468e:	ec41 0b10 	vmov	d0, r0, r1
 8004692:	e0ef      	b.n	8004874 <??ZbZclFloatFrexp_2>

08004694 <??ZbZclFloatFrexp_1>:
 8004694:	2000      	movs	r0, #0
 8004696:	497d      	ldr	r1, [pc, #500]	@ (800488c <??DataTable3_3>)
 8004698:	2200      	movs	r2, #0
 800469a:	2300      	movs	r3, #0
 800469c:	f000 fc9a 	bl	8004fd4 <__aeabi_ddiv>
 80046a0:	ec53 2b19 	vmov	r2, r3, d9
 80046a4:	f000 fdcc 	bl	8005240 <__aeabi_cdcmpeq>
 80046a8:	d00b      	beq.n	80046c2 <??ZbZclFloatFrexp_3>
 80046aa:	2000      	movs	r0, #0
 80046ac:	4977      	ldr	r1, [pc, #476]	@ (800488c <??DataTable3_3>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80046b4:	f000 fc8e 	bl	8004fd4 <__aeabi_ddiv>
 80046b8:	ec53 2b19 	vmov	r2, r3, d9
 80046bc:	f000 fdc0 	bl	8005240 <__aeabi_cdcmpeq>
 80046c0:	d107      	bne.n	80046d2 <??ZbZclFloatFrexp_4>

080046c2 <??ZbZclFloatFrexp_3>:
 80046c2:	f8ca 6000 	str.w	r6, [sl]
 80046c6:	4648      	mov	r0, r9
 80046c8:	f000 faf0 	bl	8004cac <__aeabi_i2d>
 80046cc:	ec41 0b10 	vmov	d0, r0, r1
 80046d0:	e0d0      	b.n	8004874 <??ZbZclFloatFrexp_2>

080046d2 <??ZbZclFloatFrexp_4>:
 80046d2:	ec53 2b19 	vmov	r2, r3, d9
 80046d6:	ec51 0b19 	vmov	r0, r1, d9
 80046da:	f000 f99b 	bl	8004a14 <__adddf3>
 80046de:	ec53 2b19 	vmov	r2, r3, d9
 80046e2:	f000 fdad 	bl	8005240 <__aeabi_cdcmpeq>
 80046e6:	d10b      	bne.n	8004700 <??ZbZclFloatFrexp_5>
 80046e8:	f8ca b000 	str.w	fp, [sl]
 80046ec:	4648      	mov	r0, r9
 80046ee:	f000 fadd 	bl	8004cac <__aeabi_i2d>
 80046f2:	2200      	movs	r2, #0
 80046f4:	2300      	movs	r3, #0
 80046f6:	f000 fb43 	bl	8004d80 <__aeabi_dmul>
 80046fa:	ec41 0b10 	vmov	d0, r0, r1
 80046fe:	e0b9      	b.n	8004874 <??ZbZclFloatFrexp_2>

08004700 <??ZbZclFloatFrexp_5>:
 8004700:	ec51 0b19 	vmov	r0, r1, d9
 8004704:	2200      	movs	r2, #0
 8004706:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 800470a:	f000 fd91 	bl	8005230 <__aeabi_cdrcmple>
 800470e:	d854      	bhi.n	80047ba <??ZbZclFloatFrexp_6>
 8004710:	2001      	movs	r0, #1
 8004712:	2100      	movs	r1, #0
 8004714:	003a      	movs	r2, r7
 8004716:	f000 f96b 	bl	80049f0 <__aeabi_llsl>
 800471a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800471e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004722:	f000 faf7 	bl	8004d14 <__aeabi_ul2d>
 8004726:	0002      	movs	r2, r0
 8004728:	000b      	movs	r3, r1
 800472a:	2000      	movs	r0, #0
 800472c:	4957      	ldr	r1, [pc, #348]	@ (800488c <??DataTable3_3>)
 800472e:	f000 fc51 	bl	8004fd4 <__aeabi_ddiv>
 8004732:	ec41 0b1a 	vmov	d10, r0, r1
 8004736:	2002      	movs	r0, #2
 8004738:	2100      	movs	r1, #0
 800473a:	003a      	movs	r2, r7
 800473c:	f000 f958 	bl	80049f0 <__aeabi_llsl>
 8004740:	e9cd 0100 	strd	r0, r1, [sp]

08004744 <??ZbZclFloatFrexp_7>:
 8004744:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004748:	f000 fae4 	bl	8004d14 <__aeabi_ul2d>
 800474c:	0002      	movs	r2, r0
 800474e:	000b      	movs	r3, r1
 8004750:	ec51 0b19 	vmov	r0, r1, d9
 8004754:	f000 fd6c 	bl	8005230 <__aeabi_cdrcmple>
 8004758:	d813      	bhi.n	8004782 <??ZbZclFloatFrexp_8>
 800475a:	ec53 2b19 	vmov	r2, r3, d9
 800475e:	ec51 0b1a 	vmov	r0, r1, d10
 8004762:	f000 fb0d 	bl	8004d80 <__aeabi_dmul>
 8004766:	ec41 0b19 	vmov	d9, r0, r1
 800476a:	eb17 0808 	adds.w	r8, r7, r8
 800476e:	45b0      	cmp	r8, r6
 8004770:	dbe8      	blt.n	8004744 <??ZbZclFloatFrexp_7>
 8004772:	f8ca 6000 	str.w	r6, [sl]
 8004776:	4648      	mov	r0, r9
 8004778:	f000 fa98 	bl	8004cac <__aeabi_i2d>
 800477c:	ec41 0b10 	vmov	d0, r0, r1
 8004780:	e078      	b.n	8004874 <??ZbZclFloatFrexp_2>

08004782 <??ZbZclFloatFrexp_8>:
 8004782:	ec51 0b19 	vmov	r0, r1, d9
 8004786:	2200      	movs	r2, #0
 8004788:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 800478c:	f000 fd50 	bl	8005230 <__aeabi_cdrcmple>
 8004790:	d865      	bhi.n	800485e <??ZbZclFloatFrexp_9>
 8004792:	ec53 2b19 	vmov	r2, r3, d9
 8004796:	2000      	movs	r0, #0
 8004798:	493e      	ldr	r1, [pc, #248]	@ (8004894 <??DataTable3_5>)
 800479a:	f000 faf1 	bl	8004d80 <__aeabi_dmul>
 800479e:	ec41 0b19 	vmov	d9, r0, r1
 80047a2:	f118 0801 	adds.w	r8, r8, #1
 80047a6:	45b0      	cmp	r8, r6
 80047a8:	dbeb      	blt.n	8004782 <??ZbZclFloatFrexp_8>
 80047aa:	f8ca 6000 	str.w	r6, [sl]
 80047ae:	4648      	mov	r0, r9
 80047b0:	f000 fa7c 	bl	8004cac <__aeabi_i2d>
 80047b4:	ec41 0b10 	vmov	d0, r0, r1
 80047b8:	e05c      	b.n	8004874 <??ZbZclFloatFrexp_2>

080047ba <??ZbZclFloatFrexp_6>:
 80047ba:	ec51 0b19 	vmov	r0, r1, d9
 80047be:	2200      	movs	r2, #0
 80047c0:	4b32      	ldr	r3, [pc, #200]	@ (800488c <??DataTable3_3>)
 80047c2:	f000 fd3d 	bl	8005240 <__aeabi_cdcmpeq>
 80047c6:	d24a      	bcs.n	800485e <??ZbZclFloatFrexp_9>
 80047c8:	2401      	movs	r4, #1
 80047ca:	2500      	movs	r5, #0
 80047cc:	0020      	movs	r0, r4
 80047ce:	0029      	movs	r1, r5
 80047d0:	003a      	movs	r2, r7
 80047d2:	f000 f90d 	bl	80049f0 <__aeabi_llsl>
 80047d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047de:	f000 fa99 	bl	8004d14 <__aeabi_ul2d>
 80047e2:	ec41 0b1a 	vmov	d10, r0, r1
 80047e6:	0020      	movs	r0, r4
 80047e8:	0029      	movs	r1, r5
 80047ea:	003a      	movs	r2, r7
 80047ec:	f000 f900 	bl	80049f0 <__aeabi_llsl>
 80047f0:	e9cd 0100 	strd	r0, r1, [sp]

080047f4 <??ZbZclFloatFrexp_10>:
 80047f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047f8:	f000 fa8c 	bl	8004d14 <__aeabi_ul2d>
 80047fc:	0002      	movs	r2, r0
 80047fe:	000b      	movs	r3, r1
 8004800:	2000      	movs	r0, #0
 8004802:	4922      	ldr	r1, [pc, #136]	@ (800488c <??DataTable3_3>)
 8004804:	f000 fbe6 	bl	8004fd4 <__aeabi_ddiv>
 8004808:	0002      	movs	r2, r0
 800480a:	000b      	movs	r3, r1
 800480c:	ec51 0b18 	vmov	r0, r1, d8
 8004810:	f000 fd16 	bl	8005240 <__aeabi_cdcmpeq>
 8004814:	d20e      	bcs.n	8004834 <??ZbZclFloatFrexp_11>
 8004816:	ebb8 0007 	subs.w	r0, r8, r7
 800481a:	4583      	cmp	fp, r0
 800481c:	da0a      	bge.n	8004834 <??ZbZclFloatFrexp_11>

0800481e <??ZbZclFloatFrexp_12>:
 800481e:	ec53 2b19 	vmov	r2, r3, d9
 8004822:	ec51 0b1a 	vmov	r0, r1, d10
 8004826:	f000 faab 	bl	8004d80 <__aeabi_dmul>
 800482a:	ec41 0b19 	vmov	d9, r0, r1
 800482e:	ebb8 0807 	subs.w	r8, r8, r7
 8004832:	e7df      	b.n	80047f4 <??ZbZclFloatFrexp_10>

08004834 <??ZbZclFloatFrexp_11>:
 8004834:	ec51 0b19 	vmov	r0, r1, d9
 8004838:	2200      	movs	r2, #0
 800483a:	4b14      	ldr	r3, [pc, #80]	@ (800488c <??DataTable3_3>)
 800483c:	f000 fd00 	bl	8005240 <__aeabi_cdcmpeq>
 8004840:	d20d      	bcs.n	800485e <??ZbZclFloatFrexp_9>
 8004842:	f1b8 0801 	subs.w	r8, r8, #1
 8004846:	45d8      	cmp	r8, fp
 8004848:	d009      	beq.n	800485e <??ZbZclFloatFrexp_9>

0800484a <??ZbZclFloatFrexp_13>:
 800484a:	ec53 2b19 	vmov	r2, r3, d9
 800484e:	2000      	movs	r0, #0
 8004850:	f05f 4180 	movs.w	r1, #1073741824	@ 0x40000000
 8004854:	f000 fa94 	bl	8004d80 <__aeabi_dmul>
 8004858:	ec41 0b19 	vmov	d9, r0, r1
 800485c:	e7ea      	b.n	8004834 <??ZbZclFloatFrexp_11>

0800485e <??ZbZclFloatFrexp_9>:
 800485e:	f8ca 8000 	str.w	r8, [sl]
 8004862:	4648      	mov	r0, r9
 8004864:	f000 fa22 	bl	8004cac <__aeabi_i2d>
 8004868:	ec53 2b19 	vmov	r2, r3, d9
 800486c:	f000 fa88 	bl	8004d80 <__aeabi_dmul>
 8004870:	ec41 0b10 	vmov	d0, r0, r1

08004874 <??ZbZclFloatFrexp_2>:
 8004874:	b006      	add	sp, #24
 8004876:	ecbd 8b06 	vpop	{d8-d10}
 800487a:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004880 <??DataTable3>:
 8004880:	fc01 ffff                                   ....

08004884 <??DataTable3_1>:
 8004884:	0000 7ff0                                   ....

08004888 <??DataTable3_2>:
 8004888:	ffff 000f                                   ....

0800488c <??DataTable3_3>:
 800488c:	0000 3ff0                                   ...?

08004890 <??DataTable3_4>:
 8004890:	0000 3ff8                                   ...?

08004894 <??DataTable3_5>:
 8004894:	0000 3fe0                                   ...?

08004898 <ZbZclAttrIsFloat>:
 8004898:	0001      	movs	r1, r0
 800489a:	0008      	movs	r0, r1
 800489c:	b2c0      	uxtb	r0, r0
 800489e:	2838      	cmp	r0, #56	@ 0x38
 80048a0:	db05      	blt.n	80048ae <??ZbZclAttrIsFloat_0>
 80048a2:	0008      	movs	r0, r1
 80048a4:	b2c0      	uxtb	r0, r0
 80048a6:	283b      	cmp	r0, #59	@ 0x3b
 80048a8:	da01      	bge.n	80048ae <??ZbZclAttrIsFloat_0>
 80048aa:	2001      	movs	r0, #1
 80048ac:	e000      	b.n	80048b0 <??ZbZclAttrIsFloat_1>

080048ae <??ZbZclAttrIsFloat_0>:
 80048ae:	2000      	movs	r0, #0

080048b0 <??ZbZclAttrIsFloat_1>:
 80048b0:	4770      	bx	lr

080048b2 <__aeabi_memset>:
 80048b2:	b470      	push	{r4, r5, r6}
 80048b4:	0784      	lsls	r4, r0, #30
 80048b6:	d046      	beq.n	8004946 <__aeabi_memset+0x94>
 80048b8:	1e4c      	subs	r4, r1, #1
 80048ba:	2900      	cmp	r1, #0
 80048bc:	d041      	beq.n	8004942 <__aeabi_memset+0x90>
 80048be:	b2d5      	uxtb	r5, r2
 80048c0:	4603      	mov	r3, r0
 80048c2:	e002      	b.n	80048ca <__aeabi_memset+0x18>
 80048c4:	1e61      	subs	r1, r4, #1
 80048c6:	b3e4      	cbz	r4, 8004942 <__aeabi_memset+0x90>
 80048c8:	460c      	mov	r4, r1
 80048ca:	f803 5b01 	strb.w	r5, [r3], #1
 80048ce:	0799      	lsls	r1, r3, #30
 80048d0:	d1f8      	bne.n	80048c4 <__aeabi_memset+0x12>
 80048d2:	2c03      	cmp	r4, #3
 80048d4:	d92e      	bls.n	8004934 <__aeabi_memset+0x82>
 80048d6:	b2d5      	uxtb	r5, r2
 80048d8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80048dc:	2c0f      	cmp	r4, #15
 80048de:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80048e2:	d919      	bls.n	8004918 <__aeabi_memset+0x66>
 80048e4:	4626      	mov	r6, r4
 80048e6:	f103 0110 	add.w	r1, r3, #16
 80048ea:	3e10      	subs	r6, #16
 80048ec:	2e0f      	cmp	r6, #15
 80048ee:	f841 5c10 	str.w	r5, [r1, #-16]
 80048f2:	f841 5c0c 	str.w	r5, [r1, #-12]
 80048f6:	f841 5c08 	str.w	r5, [r1, #-8]
 80048fa:	f841 5c04 	str.w	r5, [r1, #-4]
 80048fe:	f101 0110 	add.w	r1, r1, #16
 8004902:	d8f2      	bhi.n	80048ea <__aeabi_memset+0x38>
 8004904:	f1a4 0110 	sub.w	r1, r4, #16
 8004908:	f021 010f 	bic.w	r1, r1, #15
 800490c:	f004 040f 	and.w	r4, r4, #15
 8004910:	3110      	adds	r1, #16
 8004912:	2c03      	cmp	r4, #3
 8004914:	440b      	add	r3, r1
 8004916:	d90d      	bls.n	8004934 <__aeabi_memset+0x82>
 8004918:	461e      	mov	r6, r3
 800491a:	4621      	mov	r1, r4
 800491c:	3904      	subs	r1, #4
 800491e:	2903      	cmp	r1, #3
 8004920:	f846 5b04 	str.w	r5, [r6], #4
 8004924:	d8fa      	bhi.n	800491c <__aeabi_memset+0x6a>
 8004926:	1f21      	subs	r1, r4, #4
 8004928:	f021 0103 	bic.w	r1, r1, #3
 800492c:	3104      	adds	r1, #4
 800492e:	440b      	add	r3, r1
 8004930:	f004 0403 	and.w	r4, r4, #3
 8004934:	b12c      	cbz	r4, 8004942 <__aeabi_memset+0x90>
 8004936:	b2d2      	uxtb	r2, r2
 8004938:	441c      	add	r4, r3
 800493a:	f803 2b01 	strb.w	r2, [r3], #1
 800493e:	42a3      	cmp	r3, r4
 8004940:	d1fb      	bne.n	800493a <__aeabi_memset+0x88>
 8004942:	bc70      	pop	{r4, r5, r6}
 8004944:	4770      	bx	lr
 8004946:	460c      	mov	r4, r1
 8004948:	4603      	mov	r3, r0
 800494a:	e7c2      	b.n	80048d2 <__aeabi_memset+0x20>
 800494c:	0000      	movs	r0, r0
	...

08004950 <memchr>:
 8004950:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8004954:	2a10      	cmp	r2, #16
 8004956:	db2b      	blt.n	80049b0 <memchr+0x60>
 8004958:	f010 0f07 	tst.w	r0, #7
 800495c:	d008      	beq.n	8004970 <memchr+0x20>
 800495e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004962:	3a01      	subs	r2, #1
 8004964:	428b      	cmp	r3, r1
 8004966:	d02d      	beq.n	80049c4 <memchr+0x74>
 8004968:	f010 0f07 	tst.w	r0, #7
 800496c:	b342      	cbz	r2, 80049c0 <memchr+0x70>
 800496e:	d1f6      	bne.n	800495e <memchr+0xe>
 8004970:	b4f0      	push	{r4, r5, r6, r7}
 8004972:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8004976:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800497a:	f022 0407 	bic.w	r4, r2, #7
 800497e:	f07f 0700 	mvns.w	r7, #0
 8004982:	2300      	movs	r3, #0
 8004984:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004988:	3c08      	subs	r4, #8
 800498a:	ea85 0501 	eor.w	r5, r5, r1
 800498e:	ea86 0601 	eor.w	r6, r6, r1
 8004992:	fa85 f547 	uadd8	r5, r5, r7
 8004996:	faa3 f587 	sel	r5, r3, r7
 800499a:	fa86 f647 	uadd8	r6, r6, r7
 800499e:	faa5 f687 	sel	r6, r5, r7
 80049a2:	b98e      	cbnz	r6, 80049c8 <memchr+0x78>
 80049a4:	d1ee      	bne.n	8004984 <memchr+0x34>
 80049a6:	bcf0      	pop	{r4, r5, r6, r7}
 80049a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80049ac:	f002 0207 	and.w	r2, r2, #7
 80049b0:	b132      	cbz	r2, 80049c0 <memchr+0x70>
 80049b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80049b6:	3a01      	subs	r2, #1
 80049b8:	ea83 0301 	eor.w	r3, r3, r1
 80049bc:	b113      	cbz	r3, 80049c4 <memchr+0x74>
 80049be:	d1f8      	bne.n	80049b2 <memchr+0x62>
 80049c0:	2000      	movs	r0, #0
 80049c2:	4770      	bx	lr
 80049c4:	3801      	subs	r0, #1
 80049c6:	4770      	bx	lr
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	bf06      	itte	eq
 80049cc:	4635      	moveq	r5, r6
 80049ce:	3803      	subeq	r0, #3
 80049d0:	3807      	subne	r0, #7
 80049d2:	f015 0f01 	tst.w	r5, #1
 80049d6:	d107      	bne.n	80049e8 <memchr+0x98>
 80049d8:	3001      	adds	r0, #1
 80049da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80049de:	bf02      	ittt	eq
 80049e0:	3001      	addeq	r0, #1
 80049e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80049e6:	3001      	addeq	r0, #1
 80049e8:	bcf0      	pop	{r4, r5, r6, r7}
 80049ea:	3801      	subs	r0, #1
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop

080049f0 <__aeabi_llsl>:
 80049f0:	4091      	lsls	r1, r2
 80049f2:	0003      	movs	r3, r0
 80049f4:	4090      	lsls	r0, r2
 80049f6:	469c      	mov	ip, r3
 80049f8:	3a20      	subs	r2, #32
 80049fa:	4093      	lsls	r3, r2
 80049fc:	4319      	orrs	r1, r3
 80049fe:	4252      	negs	r2, r2
 8004a00:	4663      	mov	r3, ip
 8004a02:	40d3      	lsrs	r3, r2
 8004a04:	4319      	orrs	r1, r3
 8004a06:	4770      	bx	lr

08004a08 <__aeabi_drsub>:
 8004a08:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8004a0c:	e002      	b.n	8004a14 <__adddf3>
 8004a0e:	bf00      	nop

08004a10 <__aeabi_dsub>:
 8004a10:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08004a14 <__adddf3>:
 8004a14:	b530      	push	{r4, r5, lr}
 8004a16:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004a1a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004a1e:	ea94 0f05 	teq	r4, r5
 8004a22:	bf08      	it	eq
 8004a24:	ea90 0f02 	teqeq	r0, r2
 8004a28:	bf1f      	itttt	ne
 8004a2a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8004a2e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8004a32:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004a36:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004a3a:	f000 80e2 	beq.w	8004c02 <__adddf3+0x1ee>
 8004a3e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8004a42:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004a46:	bfb8      	it	lt
 8004a48:	426d      	neglt	r5, r5
 8004a4a:	dd0c      	ble.n	8004a66 <__adddf3+0x52>
 8004a4c:	442c      	add	r4, r5
 8004a4e:	ea80 0202 	eor.w	r2, r0, r2
 8004a52:	ea81 0303 	eor.w	r3, r1, r3
 8004a56:	ea82 0000 	eor.w	r0, r2, r0
 8004a5a:	ea83 0101 	eor.w	r1, r3, r1
 8004a5e:	ea80 0202 	eor.w	r2, r0, r2
 8004a62:	ea81 0303 	eor.w	r3, r1, r3
 8004a66:	2d36      	cmp	r5, #54	@ 0x36
 8004a68:	bf88      	it	hi
 8004a6a:	bd30      	pophi	{r4, r5, pc}
 8004a6c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004a70:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004a74:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8004a78:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8004a7c:	d002      	beq.n	8004a84 <__adddf3+0x70>
 8004a7e:	4240      	negs	r0, r0
 8004a80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004a84:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8004a88:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004a8c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004a90:	d002      	beq.n	8004a98 <__adddf3+0x84>
 8004a92:	4252      	negs	r2, r2
 8004a94:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004a98:	ea94 0f05 	teq	r4, r5
 8004a9c:	f000 80a7 	beq.w	8004bee <__adddf3+0x1da>
 8004aa0:	f1a4 0401 	sub.w	r4, r4, #1
 8004aa4:	f1d5 0e20 	rsbs	lr, r5, #32
 8004aa8:	db0d      	blt.n	8004ac6 <__adddf3+0xb2>
 8004aaa:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004aae:	fa22 f205 	lsr.w	r2, r2, r5
 8004ab2:	1880      	adds	r0, r0, r2
 8004ab4:	f141 0100 	adc.w	r1, r1, #0
 8004ab8:	fa03 f20e 	lsl.w	r2, r3, lr
 8004abc:	1880      	adds	r0, r0, r2
 8004abe:	fa43 f305 	asr.w	r3, r3, r5
 8004ac2:	4159      	adcs	r1, r3
 8004ac4:	e00e      	b.n	8004ae4 <__adddf3+0xd0>
 8004ac6:	f1a5 0520 	sub.w	r5, r5, #32
 8004aca:	f10e 0e20 	add.w	lr, lr, #32
 8004ace:	2a01      	cmp	r2, #1
 8004ad0:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004ad4:	bf28      	it	cs
 8004ad6:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004ada:	fa43 f305 	asr.w	r3, r3, r5
 8004ade:	18c0      	adds	r0, r0, r3
 8004ae0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004ae4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004ae8:	d507      	bpl.n	8004afa <__adddf3+0xe6>
 8004aea:	f04f 0e00 	mov.w	lr, #0
 8004aee:	f1dc 0c00 	rsbs	ip, ip, #0
 8004af2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8004af6:	eb6e 0101 	sbc.w	r1, lr, r1
 8004afa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004afe:	d31b      	bcc.n	8004b38 <__adddf3+0x124>
 8004b00:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004b04:	d30c      	bcc.n	8004b20 <__adddf3+0x10c>
 8004b06:	0849      	lsrs	r1, r1, #1
 8004b08:	ea5f 0030 	movs.w	r0, r0, rrx
 8004b0c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004b10:	f104 0401 	add.w	r4, r4, #1
 8004b14:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004b18:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8004b1c:	f080 809a 	bcs.w	8004c54 <__adddf3+0x240>
 8004b20:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004b24:	bf08      	it	eq
 8004b26:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004b2a:	f150 0000 	adcs.w	r0, r0, #0
 8004b2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004b32:	ea41 0105 	orr.w	r1, r1, r5
 8004b36:	bd30      	pop	{r4, r5, pc}
 8004b38:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004b3c:	4140      	adcs	r0, r0
 8004b3e:	eb41 0101 	adc.w	r1, r1, r1
 8004b42:	3c01      	subs	r4, #1
 8004b44:	bf28      	it	cs
 8004b46:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8004b4a:	d2e9      	bcs.n	8004b20 <__adddf3+0x10c>
 8004b4c:	f091 0f00 	teq	r1, #0
 8004b50:	bf04      	itt	eq
 8004b52:	4601      	moveq	r1, r0
 8004b54:	2000      	moveq	r0, #0
 8004b56:	fab1 f381 	clz	r3, r1
 8004b5a:	bf08      	it	eq
 8004b5c:	3320      	addeq	r3, #32
 8004b5e:	f1a3 030b 	sub.w	r3, r3, #11
 8004b62:	f1b3 0220 	subs.w	r2, r3, #32
 8004b66:	da0c      	bge.n	8004b82 <__adddf3+0x16e>
 8004b68:	320c      	adds	r2, #12
 8004b6a:	dd08      	ble.n	8004b7e <__adddf3+0x16a>
 8004b6c:	f102 0c14 	add.w	ip, r2, #20
 8004b70:	f1c2 020c 	rsb	r2, r2, #12
 8004b74:	fa01 f00c 	lsl.w	r0, r1, ip
 8004b78:	fa21 f102 	lsr.w	r1, r1, r2
 8004b7c:	e00c      	b.n	8004b98 <__adddf3+0x184>
 8004b7e:	f102 0214 	add.w	r2, r2, #20
 8004b82:	bfd8      	it	le
 8004b84:	f1c2 0c20 	rsble	ip, r2, #32
 8004b88:	fa01 f102 	lsl.w	r1, r1, r2
 8004b8c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004b90:	bfdc      	itt	le
 8004b92:	ea41 010c 	orrle.w	r1, r1, ip
 8004b96:	4090      	lslle	r0, r2
 8004b98:	1ae4      	subs	r4, r4, r3
 8004b9a:	bfa2      	ittt	ge
 8004b9c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004ba0:	4329      	orrge	r1, r5
 8004ba2:	bd30      	popge	{r4, r5, pc}
 8004ba4:	ea6f 0404 	mvn.w	r4, r4
 8004ba8:	3c1f      	subs	r4, #31
 8004baa:	da1c      	bge.n	8004be6 <__adddf3+0x1d2>
 8004bac:	340c      	adds	r4, #12
 8004bae:	dc0e      	bgt.n	8004bce <__adddf3+0x1ba>
 8004bb0:	f104 0414 	add.w	r4, r4, #20
 8004bb4:	f1c4 0220 	rsb	r2, r4, #32
 8004bb8:	fa20 f004 	lsr.w	r0, r0, r4
 8004bbc:	fa01 f302 	lsl.w	r3, r1, r2
 8004bc0:	ea40 0003 	orr.w	r0, r0, r3
 8004bc4:	fa21 f304 	lsr.w	r3, r1, r4
 8004bc8:	ea45 0103 	orr.w	r1, r5, r3
 8004bcc:	bd30      	pop	{r4, r5, pc}
 8004bce:	f1c4 040c 	rsb	r4, r4, #12
 8004bd2:	f1c4 0220 	rsb	r2, r4, #32
 8004bd6:	fa20 f002 	lsr.w	r0, r0, r2
 8004bda:	fa01 f304 	lsl.w	r3, r1, r4
 8004bde:	ea40 0003 	orr.w	r0, r0, r3
 8004be2:	4629      	mov	r1, r5
 8004be4:	bd30      	pop	{r4, r5, pc}
 8004be6:	fa21 f004 	lsr.w	r0, r1, r4
 8004bea:	4629      	mov	r1, r5
 8004bec:	bd30      	pop	{r4, r5, pc}
 8004bee:	f094 0f00 	teq	r4, #0
 8004bf2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8004bf6:	bf06      	itte	eq
 8004bf8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8004bfc:	3401      	addeq	r4, #1
 8004bfe:	3d01      	subne	r5, #1
 8004c00:	e74e      	b.n	8004aa0 <__adddf3+0x8c>
 8004c02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004c06:	bf18      	it	ne
 8004c08:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004c0c:	d029      	beq.n	8004c62 <__adddf3+0x24e>
 8004c0e:	ea94 0f05 	teq	r4, r5
 8004c12:	bf08      	it	eq
 8004c14:	ea90 0f02 	teqeq	r0, r2
 8004c18:	d005      	beq.n	8004c26 <__adddf3+0x212>
 8004c1a:	ea54 0c00 	orrs.w	ip, r4, r0
 8004c1e:	bf04      	itt	eq
 8004c20:	4619      	moveq	r1, r3
 8004c22:	4610      	moveq	r0, r2
 8004c24:	bd30      	pop	{r4, r5, pc}
 8004c26:	ea91 0f03 	teq	r1, r3
 8004c2a:	bf1e      	ittt	ne
 8004c2c:	2100      	movne	r1, #0
 8004c2e:	2000      	movne	r0, #0
 8004c30:	bd30      	popne	{r4, r5, pc}
 8004c32:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004c36:	d105      	bne.n	8004c44 <__adddf3+0x230>
 8004c38:	0040      	lsls	r0, r0, #1
 8004c3a:	4149      	adcs	r1, r1
 8004c3c:	bf28      	it	cs
 8004c3e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8004c42:	bd30      	pop	{r4, r5, pc}
 8004c44:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8004c48:	bf3c      	itt	cc
 8004c4a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8004c4e:	bd30      	popcc	{r4, r5, pc}
 8004c50:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004c54:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8004c58:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004c5c:	f04f 0000 	mov.w	r0, #0
 8004c60:	bd30      	pop	{r4, r5, pc}
 8004c62:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004c66:	bf1a      	itte	ne
 8004c68:	4619      	movne	r1, r3
 8004c6a:	4610      	movne	r0, r2
 8004c6c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8004c70:	bf1c      	itt	ne
 8004c72:	460b      	movne	r3, r1
 8004c74:	4602      	movne	r2, r0
 8004c76:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004c7a:	bf06      	itte	eq
 8004c7c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8004c80:	ea91 0f03 	teqeq	r1, r3
 8004c84:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8004c88:	bd30      	pop	{r4, r5, pc}
 8004c8a:	bf00      	nop

08004c8c <__aeabi_ui2d>:
 8004c8c:	f090 0f00 	teq	r0, #0
 8004c90:	bf04      	itt	eq
 8004c92:	2100      	moveq	r1, #0
 8004c94:	4770      	bxeq	lr
 8004c96:	b530      	push	{r4, r5, lr}
 8004c98:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004c9c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004ca0:	f04f 0500 	mov.w	r5, #0
 8004ca4:	f04f 0100 	mov.w	r1, #0
 8004ca8:	e750      	b.n	8004b4c <__adddf3+0x138>
 8004caa:	bf00      	nop

08004cac <__aeabi_i2d>:
 8004cac:	f090 0f00 	teq	r0, #0
 8004cb0:	bf04      	itt	eq
 8004cb2:	2100      	moveq	r1, #0
 8004cb4:	4770      	bxeq	lr
 8004cb6:	b530      	push	{r4, r5, lr}
 8004cb8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004cbc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004cc0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8004cc4:	bf48      	it	mi
 8004cc6:	4240      	negmi	r0, r0
 8004cc8:	f04f 0100 	mov.w	r1, #0
 8004ccc:	e73e      	b.n	8004b4c <__adddf3+0x138>
 8004cce:	bf00      	nop

08004cd0 <__aeabi_f2d>:
 8004cd0:	0042      	lsls	r2, r0, #1
 8004cd2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8004cd6:	ea4f 0131 	mov.w	r1, r1, rrx
 8004cda:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004cde:	bf1f      	itttt	ne
 8004ce0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8004ce4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8004ce8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8004cec:	4770      	bxne	lr
 8004cee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8004cf2:	bf08      	it	eq
 8004cf4:	4770      	bxeq	lr
 8004cf6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8004cfa:	bf04      	itt	eq
 8004cfc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8004d00:	4770      	bxeq	lr
 8004d02:	b530      	push	{r4, r5, lr}
 8004d04:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8004d08:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004d0c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004d10:	e71c      	b.n	8004b4c <__adddf3+0x138>
 8004d12:	bf00      	nop

08004d14 <__aeabi_ul2d>:
 8004d14:	ea50 0201 	orrs.w	r2, r0, r1
 8004d18:	bf08      	it	eq
 8004d1a:	4770      	bxeq	lr
 8004d1c:	b530      	push	{r4, r5, lr}
 8004d1e:	f04f 0500 	mov.w	r5, #0
 8004d22:	e00a      	b.n	8004d3a <__aeabi_l2d+0x16>

08004d24 <__aeabi_l2d>:
 8004d24:	ea50 0201 	orrs.w	r2, r0, r1
 8004d28:	bf08      	it	eq
 8004d2a:	4770      	bxeq	lr
 8004d2c:	b530      	push	{r4, r5, lr}
 8004d2e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8004d32:	d502      	bpl.n	8004d3a <__aeabi_l2d+0x16>
 8004d34:	4240      	negs	r0, r0
 8004d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004d3a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004d3e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004d42:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004d46:	f43f aed8 	beq.w	8004afa <__adddf3+0xe6>
 8004d4a:	f04f 0203 	mov.w	r2, #3
 8004d4e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004d52:	bf18      	it	ne
 8004d54:	3203      	addne	r2, #3
 8004d56:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004d5a:	bf18      	it	ne
 8004d5c:	3203      	addne	r2, #3
 8004d5e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004d62:	f1c2 0320 	rsb	r3, r2, #32
 8004d66:	fa00 fc03 	lsl.w	ip, r0, r3
 8004d6a:	fa20 f002 	lsr.w	r0, r0, r2
 8004d6e:	fa01 fe03 	lsl.w	lr, r1, r3
 8004d72:	ea40 000e 	orr.w	r0, r0, lr
 8004d76:	fa21 f102 	lsr.w	r1, r1, r2
 8004d7a:	4414      	add	r4, r2
 8004d7c:	e6bd      	b.n	8004afa <__adddf3+0xe6>
 8004d7e:	bf00      	nop

08004d80 <__aeabi_dmul>:
 8004d80:	b570      	push	{r4, r5, r6, lr}
 8004d82:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004d86:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004d8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004d8e:	bf1d      	ittte	ne
 8004d90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004d94:	ea94 0f0c 	teqne	r4, ip
 8004d98:	ea95 0f0c 	teqne	r5, ip
 8004d9c:	f000 f8de 	bleq	8004f5c <__aeabi_dmul+0x1dc>
 8004da0:	442c      	add	r4, r5
 8004da2:	ea81 0603 	eor.w	r6, r1, r3
 8004da6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004daa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004dae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004db2:	bf18      	it	ne
 8004db4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004db8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004dbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dc0:	d038      	beq.n	8004e34 <__aeabi_dmul+0xb4>
 8004dc2:	fba0 ce02 	umull	ip, lr, r0, r2
 8004dc6:	f04f 0500 	mov.w	r5, #0
 8004dca:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004dce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8004dd2:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004dd6:	f04f 0600 	mov.w	r6, #0
 8004dda:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004dde:	f09c 0f00 	teq	ip, #0
 8004de2:	bf18      	it	ne
 8004de4:	f04e 0e01 	orrne.w	lr, lr, #1
 8004de8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8004dec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8004df0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8004df4:	d204      	bcs.n	8004e00 <__aeabi_dmul+0x80>
 8004df6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004dfa:	416d      	adcs	r5, r5
 8004dfc:	eb46 0606 	adc.w	r6, r6, r6
 8004e00:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004e04:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004e08:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004e0c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004e10:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004e14:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8004e18:	bf88      	it	hi
 8004e1a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004e1e:	d81e      	bhi.n	8004e5e <__aeabi_dmul+0xde>
 8004e20:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8004e24:	bf08      	it	eq
 8004e26:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004e2a:	f150 0000 	adcs.w	r0, r0, #0
 8004e2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004e32:	bd70      	pop	{r4, r5, r6, pc}
 8004e34:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8004e38:	ea46 0101 	orr.w	r1, r6, r1
 8004e3c:	ea40 0002 	orr.w	r0, r0, r2
 8004e40:	ea81 0103 	eor.w	r1, r1, r3
 8004e44:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004e48:	bfc2      	ittt	gt
 8004e4a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004e4e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004e52:	bd70      	popgt	{r4, r5, r6, pc}
 8004e54:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004e58:	f04f 0e00 	mov.w	lr, #0
 8004e5c:	3c01      	subs	r4, #1
 8004e5e:	f300 80ab 	bgt.w	8004fb8 <__aeabi_dmul+0x238>
 8004e62:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8004e66:	bfde      	ittt	le
 8004e68:	2000      	movle	r0, #0
 8004e6a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8004e6e:	bd70      	pople	{r4, r5, r6, pc}
 8004e70:	f1c4 0400 	rsb	r4, r4, #0
 8004e74:	3c20      	subs	r4, #32
 8004e76:	da35      	bge.n	8004ee4 <__aeabi_dmul+0x164>
 8004e78:	340c      	adds	r4, #12
 8004e7a:	dc1b      	bgt.n	8004eb4 <__aeabi_dmul+0x134>
 8004e7c:	f104 0414 	add.w	r4, r4, #20
 8004e80:	f1c4 0520 	rsb	r5, r4, #32
 8004e84:	fa00 f305 	lsl.w	r3, r0, r5
 8004e88:	fa20 f004 	lsr.w	r0, r0, r4
 8004e8c:	fa01 f205 	lsl.w	r2, r1, r5
 8004e90:	ea40 0002 	orr.w	r0, r0, r2
 8004e94:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8004e98:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004e9c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004ea0:	fa21 f604 	lsr.w	r6, r1, r4
 8004ea4:	eb42 0106 	adc.w	r1, r2, r6
 8004ea8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004eac:	bf08      	it	eq
 8004eae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004eb2:	bd70      	pop	{r4, r5, r6, pc}
 8004eb4:	f1c4 040c 	rsb	r4, r4, #12
 8004eb8:	f1c4 0520 	rsb	r5, r4, #32
 8004ebc:	fa00 f304 	lsl.w	r3, r0, r4
 8004ec0:	fa20 f005 	lsr.w	r0, r0, r5
 8004ec4:	fa01 f204 	lsl.w	r2, r1, r4
 8004ec8:	ea40 0002 	orr.w	r0, r0, r2
 8004ecc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004ed0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004ed4:	f141 0100 	adc.w	r1, r1, #0
 8004ed8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004edc:	bf08      	it	eq
 8004ede:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}
 8004ee4:	f1c4 0520 	rsb	r5, r4, #32
 8004ee8:	fa00 f205 	lsl.w	r2, r0, r5
 8004eec:	ea4e 0e02 	orr.w	lr, lr, r2
 8004ef0:	fa20 f304 	lsr.w	r3, r0, r4
 8004ef4:	fa01 f205 	lsl.w	r2, r1, r5
 8004ef8:	ea43 0302 	orr.w	r3, r3, r2
 8004efc:	fa21 f004 	lsr.w	r0, r1, r4
 8004f00:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004f04:	fa21 f204 	lsr.w	r2, r1, r4
 8004f08:	ea20 0002 	bic.w	r0, r0, r2
 8004f0c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004f10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004f14:	bf08      	it	eq
 8004f16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004f1a:	bd70      	pop	{r4, r5, r6, pc}
 8004f1c:	f094 0f00 	teq	r4, #0
 8004f20:	d10f      	bne.n	8004f42 <__aeabi_dmul+0x1c2>
 8004f22:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8004f26:	0040      	lsls	r0, r0, #1
 8004f28:	eb41 0101 	adc.w	r1, r1, r1
 8004f2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004f30:	bf08      	it	eq
 8004f32:	3c01      	subeq	r4, #1
 8004f34:	d0f7      	beq.n	8004f26 <__aeabi_dmul+0x1a6>
 8004f36:	ea41 0106 	orr.w	r1, r1, r6
 8004f3a:	f095 0f00 	teq	r5, #0
 8004f3e:	bf18      	it	ne
 8004f40:	4770      	bxne	lr
 8004f42:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8004f46:	0052      	lsls	r2, r2, #1
 8004f48:	eb43 0303 	adc.w	r3, r3, r3
 8004f4c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004f50:	bf08      	it	eq
 8004f52:	3d01      	subeq	r5, #1
 8004f54:	d0f7      	beq.n	8004f46 <__aeabi_dmul+0x1c6>
 8004f56:	ea43 0306 	orr.w	r3, r3, r6
 8004f5a:	4770      	bx	lr
 8004f5c:	ea94 0f0c 	teq	r4, ip
 8004f60:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004f64:	bf18      	it	ne
 8004f66:	ea95 0f0c 	teqne	r5, ip
 8004f6a:	d00c      	beq.n	8004f86 <__aeabi_dmul+0x206>
 8004f6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f70:	bf18      	it	ne
 8004f72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f76:	d1d1      	bne.n	8004f1c <__aeabi_dmul+0x19c>
 8004f78:	ea81 0103 	eor.w	r1, r1, r3
 8004f7c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004f80:	f04f 0000 	mov.w	r0, #0
 8004f84:	bd70      	pop	{r4, r5, r6, pc}
 8004f86:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f8a:	bf06      	itte	eq
 8004f8c:	4610      	moveq	r0, r2
 8004f8e:	4619      	moveq	r1, r3
 8004f90:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f94:	d019      	beq.n	8004fca <__aeabi_dmul+0x24a>
 8004f96:	ea94 0f0c 	teq	r4, ip
 8004f9a:	d102      	bne.n	8004fa2 <__aeabi_dmul+0x222>
 8004f9c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004fa0:	d113      	bne.n	8004fca <__aeabi_dmul+0x24a>
 8004fa2:	ea95 0f0c 	teq	r5, ip
 8004fa6:	d105      	bne.n	8004fb4 <__aeabi_dmul+0x234>
 8004fa8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004fac:	bf1c      	itt	ne
 8004fae:	4610      	movne	r0, r2
 8004fb0:	4619      	movne	r1, r3
 8004fb2:	d10a      	bne.n	8004fca <__aeabi_dmul+0x24a>
 8004fb4:	ea81 0103 	eor.w	r1, r1, r3
 8004fb8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004fbc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004fc0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004fc4:	f04f 0000 	mov.w	r0, #0
 8004fc8:	bd70      	pop	{r4, r5, r6, pc}
 8004fca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004fce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8004fd2:	bd70      	pop	{r4, r5, r6, pc}

08004fd4 <__aeabi_ddiv>:
 8004fd4:	b570      	push	{r4, r5, r6, lr}
 8004fd6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004fda:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004fde:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004fe2:	bf1d      	ittte	ne
 8004fe4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004fe8:	ea94 0f0c 	teqne	r4, ip
 8004fec:	ea95 0f0c 	teqne	r5, ip
 8004ff0:	f000 f8a7 	bleq	8005142 <__aeabi_ddiv+0x16e>
 8004ff4:	eba4 0405 	sub.w	r4, r4, r5
 8004ff8:	ea81 0e03 	eor.w	lr, r1, r3
 8004ffc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005000:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005004:	f000 8088 	beq.w	8005118 <__aeabi_ddiv+0x144>
 8005008:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800500c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8005010:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8005014:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005018:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800501c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8005020:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8005024:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8005028:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800502c:	429d      	cmp	r5, r3
 800502e:	bf08      	it	eq
 8005030:	4296      	cmpeq	r6, r2
 8005032:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8005036:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800503a:	d202      	bcs.n	8005042 <__aeabi_ddiv+0x6e>
 800503c:	085b      	lsrs	r3, r3, #1
 800503e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005042:	1ab6      	subs	r6, r6, r2
 8005044:	eb65 0503 	sbc.w	r5, r5, r3
 8005048:	085b      	lsrs	r3, r3, #1
 800504a:	ea4f 0232 	mov.w	r2, r2, rrx
 800504e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005052:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8005056:	ebb6 0e02 	subs.w	lr, r6, r2
 800505a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800505e:	bf22      	ittt	cs
 8005060:	1ab6      	subcs	r6, r6, r2
 8005062:	4675      	movcs	r5, lr
 8005064:	ea40 000c 	orrcs.w	r0, r0, ip
 8005068:	085b      	lsrs	r3, r3, #1
 800506a:	ea4f 0232 	mov.w	r2, r2, rrx
 800506e:	ebb6 0e02 	subs.w	lr, r6, r2
 8005072:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005076:	bf22      	ittt	cs
 8005078:	1ab6      	subcs	r6, r6, r2
 800507a:	4675      	movcs	r5, lr
 800507c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005080:	085b      	lsrs	r3, r3, #1
 8005082:	ea4f 0232 	mov.w	r2, r2, rrx
 8005086:	ebb6 0e02 	subs.w	lr, r6, r2
 800508a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800508e:	bf22      	ittt	cs
 8005090:	1ab6      	subcs	r6, r6, r2
 8005092:	4675      	movcs	r5, lr
 8005094:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005098:	085b      	lsrs	r3, r3, #1
 800509a:	ea4f 0232 	mov.w	r2, r2, rrx
 800509e:	ebb6 0e02 	subs.w	lr, r6, r2
 80050a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80050a6:	bf22      	ittt	cs
 80050a8:	1ab6      	subcs	r6, r6, r2
 80050aa:	4675      	movcs	r5, lr
 80050ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80050b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80050b4:	d018      	beq.n	80050e8 <__aeabi_ddiv+0x114>
 80050b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80050ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80050be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80050c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80050c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80050ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80050ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80050d2:	d1c0      	bne.n	8005056 <__aeabi_ddiv+0x82>
 80050d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80050d8:	d10b      	bne.n	80050f2 <__aeabi_ddiv+0x11e>
 80050da:	ea41 0100 	orr.w	r1, r1, r0
 80050de:	f04f 0000 	mov.w	r0, #0
 80050e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80050e6:	e7b6      	b.n	8005056 <__aeabi_ddiv+0x82>
 80050e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80050ec:	bf04      	itt	eq
 80050ee:	4301      	orreq	r1, r0
 80050f0:	2000      	moveq	r0, #0
 80050f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80050f6:	bf88      	it	hi
 80050f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80050fc:	f63f aeaf 	bhi.w	8004e5e <__aeabi_dmul+0xde>
 8005100:	ebb5 0c03 	subs.w	ip, r5, r3
 8005104:	bf04      	itt	eq
 8005106:	ebb6 0c02 	subseq.w	ip, r6, r2
 800510a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800510e:	f150 0000 	adcs.w	r0, r0, #0
 8005112:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005116:	bd70      	pop	{r4, r5, r6, pc}
 8005118:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800511c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8005120:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8005124:	bfc2      	ittt	gt
 8005126:	ebd4 050c 	rsbsgt	r5, r4, ip
 800512a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800512e:	bd70      	popgt	{r4, r5, r6, pc}
 8005130:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8005134:	f04f 0e00 	mov.w	lr, #0
 8005138:	3c01      	subs	r4, #1
 800513a:	e690      	b.n	8004e5e <__aeabi_dmul+0xde>
 800513c:	ea45 0e06 	orr.w	lr, r5, r6
 8005140:	e68d      	b.n	8004e5e <__aeabi_dmul+0xde>
 8005142:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005146:	ea94 0f0c 	teq	r4, ip
 800514a:	bf08      	it	eq
 800514c:	ea95 0f0c 	teqeq	r5, ip
 8005150:	f43f af3b 	beq.w	8004fca <__aeabi_dmul+0x24a>
 8005154:	ea94 0f0c 	teq	r4, ip
 8005158:	d10a      	bne.n	8005170 <__aeabi_ddiv+0x19c>
 800515a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800515e:	f47f af34 	bne.w	8004fca <__aeabi_dmul+0x24a>
 8005162:	ea95 0f0c 	teq	r5, ip
 8005166:	f47f af25 	bne.w	8004fb4 <__aeabi_dmul+0x234>
 800516a:	4610      	mov	r0, r2
 800516c:	4619      	mov	r1, r3
 800516e:	e72c      	b.n	8004fca <__aeabi_dmul+0x24a>
 8005170:	ea95 0f0c 	teq	r5, ip
 8005174:	d106      	bne.n	8005184 <__aeabi_ddiv+0x1b0>
 8005176:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800517a:	f43f aefd 	beq.w	8004f78 <__aeabi_dmul+0x1f8>
 800517e:	4610      	mov	r0, r2
 8005180:	4619      	mov	r1, r3
 8005182:	e722      	b.n	8004fca <__aeabi_dmul+0x24a>
 8005184:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005188:	bf18      	it	ne
 800518a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800518e:	f47f aec5 	bne.w	8004f1c <__aeabi_dmul+0x19c>
 8005192:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8005196:	f47f af0d 	bne.w	8004fb4 <__aeabi_dmul+0x234>
 800519a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800519e:	f47f aeeb 	bne.w	8004f78 <__aeabi_dmul+0x1f8>
 80051a2:	e712      	b.n	8004fca <__aeabi_dmul+0x24a>

080051a4 <__gedf2>:
 80051a4:	f04f 3cff 	mov.w	ip, #4294967295
 80051a8:	e006      	b.n	80051b8 <__cmpdf2+0x4>
 80051aa:	bf00      	nop

080051ac <__ledf2>:
 80051ac:	f04f 0c01 	mov.w	ip, #1
 80051b0:	e002      	b.n	80051b8 <__cmpdf2+0x4>
 80051b2:	bf00      	nop

080051b4 <__cmpdf2>:
 80051b4:	f04f 0c01 	mov.w	ip, #1
 80051b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80051bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80051c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80051c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80051c8:	bf18      	it	ne
 80051ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80051ce:	d01b      	beq.n	8005208 <__cmpdf2+0x54>
 80051d0:	b001      	add	sp, #4
 80051d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80051d6:	bf0c      	ite	eq
 80051d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80051dc:	ea91 0f03 	teqne	r1, r3
 80051e0:	bf02      	ittt	eq
 80051e2:	ea90 0f02 	teqeq	r0, r2
 80051e6:	2000      	moveq	r0, #0
 80051e8:	4770      	bxeq	lr
 80051ea:	f110 0f00 	cmn.w	r0, #0
 80051ee:	ea91 0f03 	teq	r1, r3
 80051f2:	bf58      	it	pl
 80051f4:	4299      	cmppl	r1, r3
 80051f6:	bf08      	it	eq
 80051f8:	4290      	cmpeq	r0, r2
 80051fa:	bf2c      	ite	cs
 80051fc:	17d8      	asrcs	r0, r3, #31
 80051fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8005202:	f040 0001 	orr.w	r0, r0, #1
 8005206:	4770      	bx	lr
 8005208:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800520c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005210:	d102      	bne.n	8005218 <__cmpdf2+0x64>
 8005212:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8005216:	d107      	bne.n	8005228 <__cmpdf2+0x74>
 8005218:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800521c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005220:	d1d6      	bne.n	80051d0 <__cmpdf2+0x1c>
 8005222:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8005226:	d0d3      	beq.n	80051d0 <__cmpdf2+0x1c>
 8005228:	f85d 0b04 	ldr.w	r0, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop

08005230 <__aeabi_cdrcmple>:
 8005230:	4684      	mov	ip, r0
 8005232:	4610      	mov	r0, r2
 8005234:	4662      	mov	r2, ip
 8005236:	468c      	mov	ip, r1
 8005238:	4619      	mov	r1, r3
 800523a:	4663      	mov	r3, ip
 800523c:	e000      	b.n	8005240 <__aeabi_cdcmpeq>
 800523e:	bf00      	nop

08005240 <__aeabi_cdcmpeq>:
 8005240:	b501      	push	{r0, lr}
 8005242:	f7ff ffb7 	bl	80051b4 <__cmpdf2>
 8005246:	2800      	cmp	r0, #0
 8005248:	bf48      	it	mi
 800524a:	f110 0f00 	cmnmi.w	r0, #0
 800524e:	bd01      	pop	{r0, pc}

08005250 <__aeabi_dcmpeq>:
 8005250:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005254:	f7ff fff4 	bl	8005240 <__aeabi_cdcmpeq>
 8005258:	bf0c      	ite	eq
 800525a:	2001      	moveq	r0, #1
 800525c:	2000      	movne	r0, #0
 800525e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005262:	bf00      	nop

08005264 <__aeabi_dcmplt>:
 8005264:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005268:	f7ff ffea 	bl	8005240 <__aeabi_cdcmpeq>
 800526c:	bf34      	ite	cc
 800526e:	2001      	movcc	r0, #1
 8005270:	2000      	movcs	r0, #0
 8005272:	f85d fb08 	ldr.w	pc, [sp], #8
 8005276:	bf00      	nop

08005278 <__aeabi_dcmple>:
 8005278:	f84d ed08 	str.w	lr, [sp, #-8]!
 800527c:	f7ff ffe0 	bl	8005240 <__aeabi_cdcmpeq>
 8005280:	bf94      	ite	ls
 8005282:	2001      	movls	r0, #1
 8005284:	2000      	movhi	r0, #0
 8005286:	f85d fb08 	ldr.w	pc, [sp], #8
 800528a:	bf00      	nop

0800528c <__aeabi_dcmpge>:
 800528c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005290:	f7ff ffce 	bl	8005230 <__aeabi_cdrcmple>
 8005294:	bf94      	ite	ls
 8005296:	2001      	movls	r0, #1
 8005298:	2000      	movhi	r0, #0
 800529a:	f85d fb08 	ldr.w	pc, [sp], #8
 800529e:	bf00      	nop

080052a0 <__aeabi_dcmpgt>:
 80052a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80052a4:	f7ff ffc4 	bl	8005230 <__aeabi_cdrcmple>
 80052a8:	bf34      	ite	cc
 80052aa:	2001      	movcc	r0, #1
 80052ac:	2000      	movcs	r0, #0
 80052ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80052b2:	bf00      	nop

080052b4 <__aeabi_d2iz>:
 80052b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80052b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80052bc:	d215      	bcs.n	80052ea <__aeabi_d2iz+0x36>
 80052be:	d511      	bpl.n	80052e4 <__aeabi_d2iz+0x30>
 80052c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80052c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80052c8:	d912      	bls.n	80052f0 <__aeabi_d2iz+0x3c>
 80052ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80052ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80052d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80052d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80052da:	fa23 f002 	lsr.w	r0, r3, r2
 80052de:	bf18      	it	ne
 80052e0:	4240      	negne	r0, r0
 80052e2:	4770      	bx	lr
 80052e4:	f04f 0000 	mov.w	r0, #0
 80052e8:	4770      	bx	lr
 80052ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80052ee:	d105      	bne.n	80052fc <__aeabi_d2iz+0x48>
 80052f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80052f4:	bf08      	it	eq
 80052f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80052fa:	4770      	bx	lr
 80052fc:	f04f 0000 	mov.w	r0, #0
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop

08005304 <__aeabi_d2uiz>:
 8005304:	004a      	lsls	r2, r1, #1
 8005306:	d211      	bcs.n	800532c <__aeabi_d2uiz+0x28>
 8005308:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800530c:	d211      	bcs.n	8005332 <__aeabi_d2uiz+0x2e>
 800530e:	d50d      	bpl.n	800532c <__aeabi_d2uiz+0x28>
 8005310:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8005314:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005318:	d40e      	bmi.n	8005338 <__aeabi_d2uiz+0x34>
 800531a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800531e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005322:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8005326:	fa23 f002 	lsr.w	r0, r3, r2
 800532a:	4770      	bx	lr
 800532c:	f04f 0000 	mov.w	r0, #0
 8005330:	4770      	bx	lr
 8005332:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8005336:	d102      	bne.n	800533e <__aeabi_d2uiz+0x3a>
 8005338:	f04f 30ff 	mov.w	r0, #4294967295
 800533c:	4770      	bx	lr
 800533e:	f04f 0000 	mov.w	r0, #0
 8005342:	4770      	bx	lr

08005344 <__aeabi_uldivmod>:
 8005344:	b953      	cbnz	r3, 800535c <__aeabi_uldivmod+0x18>
 8005346:	b94a      	cbnz	r2, 800535c <__aeabi_uldivmod+0x18>
 8005348:	2900      	cmp	r1, #0
 800534a:	bf08      	it	eq
 800534c:	2800      	cmpeq	r0, #0
 800534e:	bf1c      	itt	ne
 8005350:	f04f 31ff 	movne.w	r1, #4294967295
 8005354:	f04f 30ff 	movne.w	r0, #4294967295
 8005358:	f000 b9d4 	b.w	8005704 <__aeabi_idiv0>
 800535c:	f1ad 0c08 	sub.w	ip, sp, #8
 8005360:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8005364:	f000 f870 	bl	8005448 <__udivmoddi4>
 8005368:	f8dd e004 	ldr.w	lr, [sp, #4]
 800536c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005370:	b004      	add	sp, #16
 8005372:	4770      	bx	lr

08005374 <__aeabi_f2lz>:
 8005374:	ee07 0a90 	vmov	s15, r0
 8005378:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800537c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005380:	d401      	bmi.n	8005386 <__aeabi_f2lz+0x12>
 8005382:	f000 b823 	b.w	80053cc <__aeabi_f2ulz>
 8005386:	eef1 7a67 	vneg.f32	s15, s15
 800538a:	b508      	push	{r3, lr}
 800538c:	ee17 0a90 	vmov	r0, s15
 8005390:	f000 f81c 	bl	80053cc <__aeabi_f2ulz>
 8005394:	4240      	negs	r0, r0
 8005396:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800539a:	bd08      	pop	{r3, pc}

0800539c <__aeabi_d2lz>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	2200      	movs	r2, #0
 80053a0:	2300      	movs	r3, #0
 80053a2:	4604      	mov	r4, r0
 80053a4:	460d      	mov	r5, r1
 80053a6:	f7ff ff5d 	bl	8005264 <__aeabi_dcmplt>
 80053aa:	b928      	cbnz	r0, 80053b8 <__aeabi_d2lz+0x1c>
 80053ac:	4620      	mov	r0, r4
 80053ae:	4629      	mov	r1, r5
 80053b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053b4:	f000 b82a 	b.w	800540c <__aeabi_d2ulz>
 80053b8:	4620      	mov	r0, r4
 80053ba:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80053be:	f000 f825 	bl	800540c <__aeabi_d2ulz>
 80053c2:	4240      	negs	r0, r0
 80053c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80053c8:	bd38      	pop	{r3, r4, r5, pc}
 80053ca:	bf00      	nop

080053cc <__aeabi_f2ulz>:
 80053cc:	b5d0      	push	{r4, r6, r7, lr}
 80053ce:	f7ff fc7f 	bl	8004cd0 <__aeabi_f2d>
 80053d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005404 <__aeabi_f2ulz+0x38>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	4606      	mov	r6, r0
 80053d8:	460f      	mov	r7, r1
 80053da:	f7ff fcd1 	bl	8004d80 <__aeabi_dmul>
 80053de:	f7ff ff91 	bl	8005304 <__aeabi_d2uiz>
 80053e2:	4604      	mov	r4, r0
 80053e4:	f7ff fc52 	bl	8004c8c <__aeabi_ui2d>
 80053e8:	4b07      	ldr	r3, [pc, #28]	@ (8005408 <__aeabi_f2ulz+0x3c>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	f7ff fcc8 	bl	8004d80 <__aeabi_dmul>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	4630      	mov	r0, r6
 80053f6:	4639      	mov	r1, r7
 80053f8:	f7ff fb0a 	bl	8004a10 <__aeabi_dsub>
 80053fc:	f7ff ff82 	bl	8005304 <__aeabi_d2uiz>
 8005400:	4621      	mov	r1, r4
 8005402:	bdd0      	pop	{r4, r6, r7, pc}
 8005404:	3df00000 	.word	0x3df00000
 8005408:	41f00000 	.word	0x41f00000

0800540c <__aeabi_d2ulz>:
 800540c:	b5d0      	push	{r4, r6, r7, lr}
 800540e:	4b0c      	ldr	r3, [pc, #48]	@ (8005440 <__aeabi_d2ulz+0x34>)
 8005410:	2200      	movs	r2, #0
 8005412:	4606      	mov	r6, r0
 8005414:	460f      	mov	r7, r1
 8005416:	f7ff fcb3 	bl	8004d80 <__aeabi_dmul>
 800541a:	f7ff ff73 	bl	8005304 <__aeabi_d2uiz>
 800541e:	4604      	mov	r4, r0
 8005420:	f7ff fc34 	bl	8004c8c <__aeabi_ui2d>
 8005424:	4b07      	ldr	r3, [pc, #28]	@ (8005444 <__aeabi_d2ulz+0x38>)
 8005426:	2200      	movs	r2, #0
 8005428:	f7ff fcaa 	bl	8004d80 <__aeabi_dmul>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	f7ff faec 	bl	8004a10 <__aeabi_dsub>
 8005438:	f7ff ff64 	bl	8005304 <__aeabi_d2uiz>
 800543c:	4621      	mov	r1, r4
 800543e:	bdd0      	pop	{r4, r6, r7, pc}
 8005440:	3df00000 	.word	0x3df00000
 8005444:	41f00000 	.word	0x41f00000

08005448 <__udivmoddi4>:
 8005448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800544c:	9d08      	ldr	r5, [sp, #32]
 800544e:	460c      	mov	r4, r1
 8005450:	2b00      	cmp	r3, #0
 8005452:	d14e      	bne.n	80054f2 <__udivmoddi4+0xaa>
 8005454:	4694      	mov	ip, r2
 8005456:	458c      	cmp	ip, r1
 8005458:	4686      	mov	lr, r0
 800545a:	fab2 f282 	clz	r2, r2
 800545e:	d962      	bls.n	8005526 <__udivmoddi4+0xde>
 8005460:	b14a      	cbz	r2, 8005476 <__udivmoddi4+0x2e>
 8005462:	f1c2 0320 	rsb	r3, r2, #32
 8005466:	4091      	lsls	r1, r2
 8005468:	fa20 f303 	lsr.w	r3, r0, r3
 800546c:	fa0c fc02 	lsl.w	ip, ip, r2
 8005470:	4319      	orrs	r1, r3
 8005472:	fa00 fe02 	lsl.w	lr, r0, r2
 8005476:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800547a:	fa1f f68c 	uxth.w	r6, ip
 800547e:	fbb1 f4f7 	udiv	r4, r1, r7
 8005482:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8005486:	fb07 1114 	mls	r1, r7, r4, r1
 800548a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800548e:	fb04 f106 	mul.w	r1, r4, r6
 8005492:	4299      	cmp	r1, r3
 8005494:	d90a      	bls.n	80054ac <__udivmoddi4+0x64>
 8005496:	eb1c 0303 	adds.w	r3, ip, r3
 800549a:	f104 30ff 	add.w	r0, r4, #4294967295
 800549e:	f080 8112 	bcs.w	80056c6 <__udivmoddi4+0x27e>
 80054a2:	4299      	cmp	r1, r3
 80054a4:	f240 810f 	bls.w	80056c6 <__udivmoddi4+0x27e>
 80054a8:	3c02      	subs	r4, #2
 80054aa:	4463      	add	r3, ip
 80054ac:	1a59      	subs	r1, r3, r1
 80054ae:	fa1f f38e 	uxth.w	r3, lr
 80054b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80054b6:	fb07 1110 	mls	r1, r7, r0, r1
 80054ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80054be:	fb00 f606 	mul.w	r6, r0, r6
 80054c2:	429e      	cmp	r6, r3
 80054c4:	d90a      	bls.n	80054dc <__udivmoddi4+0x94>
 80054c6:	eb1c 0303 	adds.w	r3, ip, r3
 80054ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80054ce:	f080 80fc 	bcs.w	80056ca <__udivmoddi4+0x282>
 80054d2:	429e      	cmp	r6, r3
 80054d4:	f240 80f9 	bls.w	80056ca <__udivmoddi4+0x282>
 80054d8:	4463      	add	r3, ip
 80054da:	3802      	subs	r0, #2
 80054dc:	1b9b      	subs	r3, r3, r6
 80054de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80054e2:	2100      	movs	r1, #0
 80054e4:	b11d      	cbz	r5, 80054ee <__udivmoddi4+0xa6>
 80054e6:	40d3      	lsrs	r3, r2
 80054e8:	2200      	movs	r2, #0
 80054ea:	e9c5 3200 	strd	r3, r2, [r5]
 80054ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f2:	428b      	cmp	r3, r1
 80054f4:	d905      	bls.n	8005502 <__udivmoddi4+0xba>
 80054f6:	b10d      	cbz	r5, 80054fc <__udivmoddi4+0xb4>
 80054f8:	e9c5 0100 	strd	r0, r1, [r5]
 80054fc:	2100      	movs	r1, #0
 80054fe:	4608      	mov	r0, r1
 8005500:	e7f5      	b.n	80054ee <__udivmoddi4+0xa6>
 8005502:	fab3 f183 	clz	r1, r3
 8005506:	2900      	cmp	r1, #0
 8005508:	d146      	bne.n	8005598 <__udivmoddi4+0x150>
 800550a:	42a3      	cmp	r3, r4
 800550c:	d302      	bcc.n	8005514 <__udivmoddi4+0xcc>
 800550e:	4290      	cmp	r0, r2
 8005510:	f0c0 80f0 	bcc.w	80056f4 <__udivmoddi4+0x2ac>
 8005514:	1a86      	subs	r6, r0, r2
 8005516:	eb64 0303 	sbc.w	r3, r4, r3
 800551a:	2001      	movs	r0, #1
 800551c:	2d00      	cmp	r5, #0
 800551e:	d0e6      	beq.n	80054ee <__udivmoddi4+0xa6>
 8005520:	e9c5 6300 	strd	r6, r3, [r5]
 8005524:	e7e3      	b.n	80054ee <__udivmoddi4+0xa6>
 8005526:	2a00      	cmp	r2, #0
 8005528:	f040 8090 	bne.w	800564c <__udivmoddi4+0x204>
 800552c:	eba1 040c 	sub.w	r4, r1, ip
 8005530:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8005534:	fa1f f78c 	uxth.w	r7, ip
 8005538:	2101      	movs	r1, #1
 800553a:	fbb4 f6f8 	udiv	r6, r4, r8
 800553e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8005542:	fb08 4416 	mls	r4, r8, r6, r4
 8005546:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800554a:	fb07 f006 	mul.w	r0, r7, r6
 800554e:	4298      	cmp	r0, r3
 8005550:	d908      	bls.n	8005564 <__udivmoddi4+0x11c>
 8005552:	eb1c 0303 	adds.w	r3, ip, r3
 8005556:	f106 34ff 	add.w	r4, r6, #4294967295
 800555a:	d202      	bcs.n	8005562 <__udivmoddi4+0x11a>
 800555c:	4298      	cmp	r0, r3
 800555e:	f200 80cd 	bhi.w	80056fc <__udivmoddi4+0x2b4>
 8005562:	4626      	mov	r6, r4
 8005564:	1a1c      	subs	r4, r3, r0
 8005566:	fa1f f38e 	uxth.w	r3, lr
 800556a:	fbb4 f0f8 	udiv	r0, r4, r8
 800556e:	fb08 4410 	mls	r4, r8, r0, r4
 8005572:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005576:	fb00 f707 	mul.w	r7, r0, r7
 800557a:	429f      	cmp	r7, r3
 800557c:	d908      	bls.n	8005590 <__udivmoddi4+0x148>
 800557e:	eb1c 0303 	adds.w	r3, ip, r3
 8005582:	f100 34ff 	add.w	r4, r0, #4294967295
 8005586:	d202      	bcs.n	800558e <__udivmoddi4+0x146>
 8005588:	429f      	cmp	r7, r3
 800558a:	f200 80b0 	bhi.w	80056ee <__udivmoddi4+0x2a6>
 800558e:	4620      	mov	r0, r4
 8005590:	1bdb      	subs	r3, r3, r7
 8005592:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8005596:	e7a5      	b.n	80054e4 <__udivmoddi4+0x9c>
 8005598:	f1c1 0620 	rsb	r6, r1, #32
 800559c:	408b      	lsls	r3, r1
 800559e:	fa22 f706 	lsr.w	r7, r2, r6
 80055a2:	431f      	orrs	r7, r3
 80055a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80055a8:	fa04 f301 	lsl.w	r3, r4, r1
 80055ac:	ea43 030c 	orr.w	r3, r3, ip
 80055b0:	40f4      	lsrs	r4, r6
 80055b2:	fa00 f801 	lsl.w	r8, r0, r1
 80055b6:	0c38      	lsrs	r0, r7, #16
 80055b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80055bc:	fbb4 fef0 	udiv	lr, r4, r0
 80055c0:	fa1f fc87 	uxth.w	ip, r7
 80055c4:	fb00 441e 	mls	r4, r0, lr, r4
 80055c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80055cc:	fb0e f90c 	mul.w	r9, lr, ip
 80055d0:	45a1      	cmp	r9, r4
 80055d2:	fa02 f201 	lsl.w	r2, r2, r1
 80055d6:	d90a      	bls.n	80055ee <__udivmoddi4+0x1a6>
 80055d8:	193c      	adds	r4, r7, r4
 80055da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80055de:	f080 8084 	bcs.w	80056ea <__udivmoddi4+0x2a2>
 80055e2:	45a1      	cmp	r9, r4
 80055e4:	f240 8081 	bls.w	80056ea <__udivmoddi4+0x2a2>
 80055e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80055ec:	443c      	add	r4, r7
 80055ee:	eba4 0409 	sub.w	r4, r4, r9
 80055f2:	fa1f f983 	uxth.w	r9, r3
 80055f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80055fa:	fb00 4413 	mls	r4, r0, r3, r4
 80055fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8005602:	fb03 fc0c 	mul.w	ip, r3, ip
 8005606:	45a4      	cmp	ip, r4
 8005608:	d907      	bls.n	800561a <__udivmoddi4+0x1d2>
 800560a:	193c      	adds	r4, r7, r4
 800560c:	f103 30ff 	add.w	r0, r3, #4294967295
 8005610:	d267      	bcs.n	80056e2 <__udivmoddi4+0x29a>
 8005612:	45a4      	cmp	ip, r4
 8005614:	d965      	bls.n	80056e2 <__udivmoddi4+0x29a>
 8005616:	3b02      	subs	r3, #2
 8005618:	443c      	add	r4, r7
 800561a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800561e:	fba0 9302 	umull	r9, r3, r0, r2
 8005622:	eba4 040c 	sub.w	r4, r4, ip
 8005626:	429c      	cmp	r4, r3
 8005628:	46ce      	mov	lr, r9
 800562a:	469c      	mov	ip, r3
 800562c:	d351      	bcc.n	80056d2 <__udivmoddi4+0x28a>
 800562e:	d04e      	beq.n	80056ce <__udivmoddi4+0x286>
 8005630:	b155      	cbz	r5, 8005648 <__udivmoddi4+0x200>
 8005632:	ebb8 030e 	subs.w	r3, r8, lr
 8005636:	eb64 040c 	sbc.w	r4, r4, ip
 800563a:	fa04 f606 	lsl.w	r6, r4, r6
 800563e:	40cb      	lsrs	r3, r1
 8005640:	431e      	orrs	r6, r3
 8005642:	40cc      	lsrs	r4, r1
 8005644:	e9c5 6400 	strd	r6, r4, [r5]
 8005648:	2100      	movs	r1, #0
 800564a:	e750      	b.n	80054ee <__udivmoddi4+0xa6>
 800564c:	f1c2 0320 	rsb	r3, r2, #32
 8005650:	fa20 f103 	lsr.w	r1, r0, r3
 8005654:	fa0c fc02 	lsl.w	ip, ip, r2
 8005658:	fa24 f303 	lsr.w	r3, r4, r3
 800565c:	4094      	lsls	r4, r2
 800565e:	430c      	orrs	r4, r1
 8005660:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8005664:	fa00 fe02 	lsl.w	lr, r0, r2
 8005668:	fa1f f78c 	uxth.w	r7, ip
 800566c:	fbb3 f0f8 	udiv	r0, r3, r8
 8005670:	fb08 3110 	mls	r1, r8, r0, r3
 8005674:	0c23      	lsrs	r3, r4, #16
 8005676:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800567a:	fb00 f107 	mul.w	r1, r0, r7
 800567e:	4299      	cmp	r1, r3
 8005680:	d908      	bls.n	8005694 <__udivmoddi4+0x24c>
 8005682:	eb1c 0303 	adds.w	r3, ip, r3
 8005686:	f100 36ff 	add.w	r6, r0, #4294967295
 800568a:	d22c      	bcs.n	80056e6 <__udivmoddi4+0x29e>
 800568c:	4299      	cmp	r1, r3
 800568e:	d92a      	bls.n	80056e6 <__udivmoddi4+0x29e>
 8005690:	3802      	subs	r0, #2
 8005692:	4463      	add	r3, ip
 8005694:	1a5b      	subs	r3, r3, r1
 8005696:	b2a4      	uxth	r4, r4
 8005698:	fbb3 f1f8 	udiv	r1, r3, r8
 800569c:	fb08 3311 	mls	r3, r8, r1, r3
 80056a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80056a4:	fb01 f307 	mul.w	r3, r1, r7
 80056a8:	42a3      	cmp	r3, r4
 80056aa:	d908      	bls.n	80056be <__udivmoddi4+0x276>
 80056ac:	eb1c 0404 	adds.w	r4, ip, r4
 80056b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80056b4:	d213      	bcs.n	80056de <__udivmoddi4+0x296>
 80056b6:	42a3      	cmp	r3, r4
 80056b8:	d911      	bls.n	80056de <__udivmoddi4+0x296>
 80056ba:	3902      	subs	r1, #2
 80056bc:	4464      	add	r4, ip
 80056be:	1ae4      	subs	r4, r4, r3
 80056c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80056c4:	e739      	b.n	800553a <__udivmoddi4+0xf2>
 80056c6:	4604      	mov	r4, r0
 80056c8:	e6f0      	b.n	80054ac <__udivmoddi4+0x64>
 80056ca:	4608      	mov	r0, r1
 80056cc:	e706      	b.n	80054dc <__udivmoddi4+0x94>
 80056ce:	45c8      	cmp	r8, r9
 80056d0:	d2ae      	bcs.n	8005630 <__udivmoddi4+0x1e8>
 80056d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80056d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80056da:	3801      	subs	r0, #1
 80056dc:	e7a8      	b.n	8005630 <__udivmoddi4+0x1e8>
 80056de:	4631      	mov	r1, r6
 80056e0:	e7ed      	b.n	80056be <__udivmoddi4+0x276>
 80056e2:	4603      	mov	r3, r0
 80056e4:	e799      	b.n	800561a <__udivmoddi4+0x1d2>
 80056e6:	4630      	mov	r0, r6
 80056e8:	e7d4      	b.n	8005694 <__udivmoddi4+0x24c>
 80056ea:	46d6      	mov	lr, sl
 80056ec:	e77f      	b.n	80055ee <__udivmoddi4+0x1a6>
 80056ee:	4463      	add	r3, ip
 80056f0:	3802      	subs	r0, #2
 80056f2:	e74d      	b.n	8005590 <__udivmoddi4+0x148>
 80056f4:	4606      	mov	r6, r0
 80056f6:	4623      	mov	r3, r4
 80056f8:	4608      	mov	r0, r1
 80056fa:	e70f      	b.n	800551c <__udivmoddi4+0xd4>
 80056fc:	3e02      	subs	r6, #2
 80056fe:	4463      	add	r3, ip
 8005700:	e730      	b.n	8005564 <__udivmoddi4+0x11c>
 8005702:	bf00      	nop

08005704 <__aeabi_idiv0>:
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop

08005708 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8005710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005714:	4a0a      	ldr	r2, [pc, #40]	@ (8005740 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8005716:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800571a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800571e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005722:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	021b      	lsls	r3, r3, #8
 800572a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	cafecafe 	.word	0xcafecafe

08005744 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005748:	4b05      	ldr	r3, [pc, #20]	@ (8005760 <LL_LPM_EnableSleep+0x1c>)
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	4a04      	ldr	r2, [pc, #16]	@ (8005760 <LL_LPM_EnableSleep+0x1c>)
 800574e:	f023 0304 	bic.w	r3, r3, #4
 8005752:	6113      	str	r3, [r2, #16]
}
 8005754:	bf00      	nop
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	e000ed00 	.word	0xe000ed00

08005764 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8005768:	4b04      	ldr	r3, [pc, #16]	@ (800577c <MX_APPE_Config+0x18>)
 800576a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800576e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8005770:	f000 f806 	bl	8005780 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8005774:	f000 f80b 	bl	800578e <Config_HSE>

  return;
 8005778:	bf00      	nop
}
 800577a:	bd80      	pop	{r7, pc}
 800577c:	58004000 	.word	0x58004000

08005780 <Reset_Device>:
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
}
static void Reset_Device(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8005784:	bf00      	nop
}
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b082      	sub	sp, #8
 8005792:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8005794:	2000      	movs	r0, #0
 8005796:	f008 fb15 	bl	800ddc4 <OTP_Read>
 800579a:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d005      	beq.n	80057ae <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	799b      	ldrb	r3, [r3, #6]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff ffae 	bl	8005708 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80057ac:	bf00      	nop
 80057ae:	bf00      	nop
}
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b084      	sub	sp, #16
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80057be:	f001 fe39 	bl	8007434 <HAL_GetTick>
 80057c2:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ce:	d00a      	beq.n	80057e6 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80057d0:	f001 fe48 	bl	8007464 <HAL_GetTickFreq>
 80057d4:	4603      	mov	r3, r0
 80057d6:	461a      	mov	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4413      	add	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80057de:	e002      	b.n	80057e6 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80057e0:	f7ff ffb0 	bl	8005744 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80057e4:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80057e6:	f001 fe25 	bl	8007434 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d8f4      	bhi.n	80057e0 <HAL_Delay+0x2a>
  }
}
 80057f6:	bf00      	nop
 80057f8:	bf00      	nop
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <UTIL_SEQ_Idle>:

  /* USER CODE END MX_APPE_Process_2 */
}

void UTIL_SEQ_Idle(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8005804:	bf00      	nop
}
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr

0800580e <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b082      	sub	sp, #8
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
 8005816:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d003      	beq.n	8005826 <UTIL_SEQ_EvtIdle+0x18>
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b04      	cmp	r3, #4
 8005822:	d004      	beq.n	800582e <UTIL_SEQ_EvtIdle+0x20>
 8005824:	e00a      	b.n	800583c <UTIL_SEQ_EvtIdle+0x2e>
    /**
     * Run only the task CFG_TASK_REQUEST_FROM_M0_TO_M4 to process
     * direct requests from the M0 (e.g. ZbMalloc), but no stack notifications
     * until we're done the request to the M0.
     */
    UTIL_SEQ_Run((1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8005826:	2002      	movs	r0, #2
 8005828:	f009 fc60 	bl	800f0ec <UTIL_SEQ_Run>
    break;
 800582c:	e00b      	b.n	8005846 <UTIL_SEQ_EvtIdle+0x38>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 800582e:	2004      	movs	r0, #4
 8005830:	f009 fd84 	bl	800f33c <UTIL_SEQ_SetEvt>
    /* Process notifications and requests from the M0 */
    UTIL_SEQ_Run((1U << CFG_TASK_NOTIFY_FROM_M0_TO_M4) | (1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8005834:	2003      	movs	r0, #3
 8005836:	f009 fc59 	bl	800f0ec <UTIL_SEQ_Run>
    break;
 800583a:	e004      	b.n	8005846 <UTIL_SEQ_EvtIdle+0x38>
  default :
    /* default case */
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800583c:	f04f 30ff 	mov.w	r0, #4294967295
 8005840:	f009 fc54 	bl	800f0ec <UTIL_SEQ_Run>
    break;
 8005844:	bf00      	nop
  }
}
 8005846:	bf00      	nop
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <TL_TRACES_EvtReceived>:
  return;
}

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b082      	sub	sp, #8
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f008 fc08 	bl	800e06c <TL_MM_EvtDone>
}
 800585c:	bf00      	nop
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800586c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005870:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005872:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4313      	orrs	r3, r2
 800587a:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800587c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005880:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4013      	ands	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005888:	68fb      	ldr	r3, [r7, #12]
}
 800588a:	bf00      	nop
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005896:	b480      	push	{r7}
 8005898:	b085      	sub	sp, #20
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800589e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80058ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4013      	ands	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80058ba:	68fb      	ldr	r3, [r7, #12]
}
 80058bc:	bf00      	nop
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <__io_putchar>:
#define HAL_SMALL_WAIT  50

// check if necessary
// Define serial output function using UART2
int __io_putchar(int ch)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_SMALL_WAIT);
 80058d0:	1d39      	adds	r1, r7, #4
 80058d2:	2332      	movs	r3, #50	@ 0x32
 80058d4:	2201      	movs	r2, #1
 80058d6:	4804      	ldr	r0, [pc, #16]	@ (80058e8 <__io_putchar+0x20>)
 80058d8:	f007 f8d9 	bl	800ca8e <HAL_UART_Transmit>
    return 1;
 80058dc:	2301      	movs	r3, #1
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3708      	adds	r7, #8
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	200002f8 	.word	0x200002f8

080058ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80058f2:	f001 fd31 	bl	8007358 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80058f6:	f7ff ff35 	bl	8005764 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80058fa:	f000 f867 	bl	80059cc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80058fe:	f000 f8d5 	bl	8005aac <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8005902:	f000 f9b9 	bl	8005c78 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005906:	f000 fb4f 	bl	8005fa8 <MX_GPIO_Init>
  MX_DMA_Init();
 800590a:	f000 fb3b 	bl	8005f84 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800590e:	f000 faed 	bl	8005eec <MX_USART1_UART_Init>
  MX_RTC_Init();
 8005912:	f000 f9cd 	bl	8005cb0 <MX_RTC_Init>
  MX_I2C1_Init();
 8005916:	f000 f96f 	bl	8005bf8 <MX_I2C1_Init>
  MX_TIM2_Init();
 800591a:	f000 fa51 	bl	8005dc0 <MX_TIM2_Init>
  MX_TIM16_Init();
 800591e:	f000 fabf 	bl	8005ea0 <MX_TIM16_Init>
  MX_ADC1_Init();
 8005922:	f000 f8e3 	bl	8005aec <MX_ADC1_Init>
  MX_TIM1_Init();
 8005926:	f000 f9f7 	bl	8005d18 <MX_TIM1_Init>
  MX_RF_Init();
 800592a:	f000 f9b9 	bl	8005ca0 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  // check if anything else necessary and to put to header/source
  setvbuf(stdout, NULL, _IONBF, 0); // disable stdio output buffering for printf command
 800592e:	4b1a      	ldr	r3, [pc, #104]	@ (8005998 <main+0xac>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6898      	ldr	r0, [r3, #8]
 8005934:	2300      	movs	r3, #0
 8005936:	2202      	movs	r2, #2
 8005938:	2100      	movs	r1, #0
 800593a:	f009 ffcf 	bl	800f8dc <setvbuf>
  printf("\n\n\nNew start\n");
 800593e:	4817      	ldr	r0, [pc, #92]	@ (800599c <main+0xb0>)
 8005940:	f009 ffc4 	bl	800f8cc <puts>

  // init DHT11
  //init_dht11(&dht11, &htim16, TEMP_HUMID_GPIO_Port, TEMP_HUMID_Pin);
  TEMP_HUMID_init(&OBJ_TEMP_HUMID, DHT22, &htim16, TEMP_HUMID_GPIO_Port, TEMP_HUMID_Pin);
 8005944:	2380      	movs	r3, #128	@ 0x80
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800594c:	4a14      	ldr	r2, [pc, #80]	@ (80059a0 <main+0xb4>)
 800594e:	2101      	movs	r1, #1
 8005950:	4814      	ldr	r0, [pc, #80]	@ (80059a4 <main+0xb8>)
 8005952:	f001 fc6c 	bl	800722e <TEMP_HUMID_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_1, &adc_buffer[2]);
 8005956:	4914      	ldr	r1, [pc, #80]	@ (80059a8 <main+0xbc>)
 8005958:	4814      	ldr	r0, [pc, #80]	@ (80059ac <main+0xc0>)
 800595a:	f001 fc14 	bl	8007186 <SOIL_MOIST_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_2, &adc_buffer[1]);
 800595e:	4914      	ldr	r1, [pc, #80]	@ (80059b0 <main+0xc4>)
 8005960:	4814      	ldr	r0, [pc, #80]	@ (80059b4 <main+0xc8>)
 8005962:	f001 fc10 	bl	8007186 <SOIL_MOIST_init>
  RGB_init(&OBJ_RGB_LED, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_4);
 8005966:	230c      	movs	r3, #12
 8005968:	9300      	str	r3, [sp, #0]
 800596a:	2304      	movs	r3, #4
 800596c:	2200      	movs	r2, #0
 800596e:	4912      	ldr	r1, [pc, #72]	@ (80059b8 <main+0xcc>)
 8005970:	4812      	ldr	r0, [pc, #72]	@ (80059bc <main+0xd0>)
 8005972:	f001 fb3d 	bl	8006ff0 <RGB_init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 3);
 8005976:	2203      	movs	r2, #3
 8005978:	4911      	ldr	r1, [pc, #68]	@ (80059c0 <main+0xd4>)
 800597a:	4812      	ldr	r0, [pc, #72]	@ (80059c4 <main+0xd8>)
 800597c:	f002 f892 	bl	8007aa4 <HAL_ADC_Start_DMA>

  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8005980:	4811      	ldr	r0, [pc, #68]	@ (80059c8 <main+0xdc>)
 8005982:	f005 fe09 	bl	800b598 <HAL_TIM_Base_Start_IT>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <main+0xa6>
    {
      /* Starting Error */
      Error_Handler();
 800598c:	f000 fb60 	bl	8006050 <Error_Handler>
  /* Init code for STM32_WPAN */
//  MX_APPE_Init();

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005990:	bf00      	nop
 8005992:	bf00      	nop
 8005994:	e7fd      	b.n	8005992 <main+0xa6>
 8005996:	bf00      	nop
 8005998:	2000002c 	.word	0x2000002c
 800599c:	08010670 	.word	0x08010670
 80059a0:	200002ac 	.word	0x200002ac
 80059a4:	200003ac 	.word	0x200003ac
 80059a8:	20000390 	.word	0x20000390
 80059ac:	200003c8 	.word	0x200003c8
 80059b0:	2000038e 	.word	0x2000038e
 80059b4:	200003d0 	.word	0x200003d0
 80059b8:	20000260 	.word	0x20000260
 80059bc:	20000394 	.word	0x20000394
 80059c0:	2000038c 	.word	0x2000038c
 80059c4:	2000009c 	.word	0x2000009c
 80059c8:	20000214 	.word	0x20000214

080059cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b09a      	sub	sp, #104	@ 0x68
 80059d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80059d2:	f107 0320 	add.w	r3, r7, #32
 80059d6:	2248      	movs	r2, #72	@ 0x48
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f00a f90a 	bl	800fbf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80059e0:	1d3b      	adds	r3, r7, #4
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	605a      	str	r2, [r3, #4]
 80059e8:	609a      	str	r2, [r3, #8]
 80059ea:	60da      	str	r2, [r3, #12]
 80059ec:	611a      	str	r2, [r3, #16]
 80059ee:	615a      	str	r2, [r3, #20]
 80059f0:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80059f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a00:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8005a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f023 0303 	bic.w	r3, r3, #3
 8005a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a10:	f043 0301 	orr.w	r3, r3, #1
 8005a14:	60d3      	str	r3, [r2, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a16:	4b24      	ldr	r3, [pc, #144]	@ (8005aa8 <SystemClock_Config+0xdc>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a1e:	4a22      	ldr	r2, [pc, #136]	@ (8005aa8 <SystemClock_Config+0xdc>)
 8005a20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a24:	6013      	str	r3, [r2, #0]
 8005a26:	4b20      	ldr	r3, [pc, #128]	@ (8005aa8 <SystemClock_Config+0xdc>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8005a32:	232b      	movs	r3, #43	@ 0x2b
 8005a34:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005a36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005a3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005a42:	2301      	movs	r3, #1
 8005a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005a46:	2340      	movs	r3, #64	@ 0x40
 8005a48:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8005a4e:	2360      	movs	r3, #96	@ 0x60
 8005a50:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005a52:	2305      	movs	r3, #5
 8005a54:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005a56:	2300      	movs	r3, #0
 8005a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005a5a:	f107 0320 	add.w	r3, r7, #32
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f004 f902 	bl	8009c68 <HAL_RCC_OscConfig>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8005a6a:	f000 faf1 	bl	8006050 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8005a6e:	236f      	movs	r3, #111	@ 0x6f
 8005a70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8005a72:	2302      	movs	r3, #2
 8005a74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005a76:	2300      	movs	r3, #0
 8005a78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8005a86:	2300      	movs	r3, #0
 8005a88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005a8a:	1d3b      	adds	r3, r7, #4
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f004 fc5e 	bl	800a350 <HAL_RCC_ClockConfig>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8005a9a:	f000 fad9 	bl	8006050 <Error_Handler>
  }
}
 8005a9e:	bf00      	nop
 8005aa0:	3768      	adds	r7, #104	@ 0x68
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	58000400 	.word	0x58000400

08005aac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b094      	sub	sp, #80	@ 0x50
 8005ab0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005ab2:	463b      	mov	r3, r7
 8005ab4:	2250      	movs	r2, #80	@ 0x50
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f00a f89b 	bl	800fbf4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8005abe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8005ac2:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8005ac4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8005ac8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8005aca:	2300      	movs	r3, #0
 8005acc:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8005ace:	2310      	movs	r3, #16
 8005ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ad2:	463b      	mov	r3, r7
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f005 f878 	bl	800abca <HAL_RCCEx_PeriphCLKConfig>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d001      	beq.n	8005ae4 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8005ae0:	f000 fab6 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8005ae4:	bf00      	nop
 8005ae6:	3750      	adds	r7, #80	@ 0x50
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005af2:	463b      	mov	r3, r7
 8005af4:	2200      	movs	r2, #0
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	609a      	str	r2, [r3, #8]
 8005afc:	60da      	str	r2, [r3, #12]
 8005afe:	611a      	str	r2, [r3, #16]
 8005b00:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005b02:	4b38      	ldr	r3, [pc, #224]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b04:	4a38      	ldr	r2, [pc, #224]	@ (8005be8 <MX_ADC1_Init+0xfc>)
 8005b06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8005b08:	4b36      	ldr	r3, [pc, #216]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b0a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005b0e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005b10:	4b34      	ldr	r3, [pc, #208]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005b16:	4b33      	ldr	r3, [pc, #204]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005b1c:	4b31      	ldr	r3, [pc, #196]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b1e:	2201      	movs	r2, #1
 8005b20:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005b22:	4b30      	ldr	r3, [pc, #192]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b24:	2208      	movs	r2, #8
 8005b26:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005b28:	4b2e      	ldr	r3, [pc, #184]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b30:	2201      	movs	r2, #1
 8005b32:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8005b34:	4b2b      	ldr	r3, [pc, #172]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b36:	2203      	movs	r2, #3
 8005b38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005b42:	4b28      	ldr	r3, [pc, #160]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005b48:	4b26      	ldr	r3, [pc, #152]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005b4e:	4b25      	ldr	r3, [pc, #148]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005b56:	4b23      	ldr	r3, [pc, #140]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b58:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005b5c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8005b5e:	4b21      	ldr	r3, [pc, #132]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005b66:	481f      	ldr	r0, [pc, #124]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b68:	f001 fe50 	bl	800780c <HAL_ADC_Init>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005b72:	f000 fa6d 	bl	8006050 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005b76:	4b1d      	ldr	r3, [pc, #116]	@ (8005bec <MX_ADC1_Init+0x100>)
 8005b78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005b7a:	2306      	movs	r3, #6
 8005b7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005b82:	237f      	movs	r3, #127	@ 0x7f
 8005b84:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005b86:	2304      	movs	r3, #4
 8005b88:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b8e:	463b      	mov	r3, r7
 8005b90:	4619      	mov	r1, r3
 8005b92:	4814      	ldr	r0, [pc, #80]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005b94:	f002 f828 	bl	8007be8 <HAL_ADC_ConfigChannel>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8005b9e:	f000 fa57 	bl	8006050 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005ba2:	4b13      	ldr	r3, [pc, #76]	@ (8005bf0 <MX_ADC1_Init+0x104>)
 8005ba4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005ba6:	230c      	movs	r3, #12
 8005ba8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005baa:	463b      	mov	r3, r7
 8005bac:	4619      	mov	r1, r3
 8005bae:	480d      	ldr	r0, [pc, #52]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005bb0:	f002 f81a 	bl	8007be8 <HAL_ADC_ConfigChannel>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8005bba:	f000 fa49 	bl	8006050 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <MX_ADC1_Init+0x108>)
 8005bc0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005bc2:	2312      	movs	r3, #18
 8005bc4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005bc6:	463b      	mov	r3, r7
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4806      	ldr	r0, [pc, #24]	@ (8005be4 <MX_ADC1_Init+0xf8>)
 8005bcc:	f002 f80c 	bl	8007be8 <HAL_ADC_ConfigChannel>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8005bd6:	f000 fa3b 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005bda:	bf00      	nop
 8005bdc:	3718      	adds	r7, #24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	2000009c 	.word	0x2000009c
 8005be8:	50040000 	.word	0x50040000
 8005bec:	25b00200 	.word	0x25b00200
 8005bf0:	2a000400 	.word	0x2a000400
 8005bf4:	2e300800 	.word	0x2e300800

08005bf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8005c70 <MX_I2C1_Init+0x78>)
 8005c00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8005c02:	4b1a      	ldr	r3, [pc, #104]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c04:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <MX_I2C1_Init+0x7c>)
 8005c06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005c08:	4b18      	ldr	r3, [pc, #96]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005c0e:	4b17      	ldr	r3, [pc, #92]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c10:	2201      	movs	r2, #1
 8005c12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005c14:	4b15      	ldr	r3, [pc, #84]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005c1a:	4b14      	ldr	r3, [pc, #80]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005c20:	4b12      	ldr	r3, [pc, #72]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005c26:	4b11      	ldr	r3, [pc, #68]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005c32:	480e      	ldr	r0, [pc, #56]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c34:	f003 facc 	bl	80091d0 <HAL_I2C_Init>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005c3e:	f000 fa07 	bl	8006050 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005c42:	2100      	movs	r1, #0
 8005c44:	4809      	ldr	r0, [pc, #36]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c46:	f003 fb5e 	bl	8009306 <HAL_I2CEx_ConfigAnalogFilter>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005c50:	f000 f9fe 	bl	8006050 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005c54:	2100      	movs	r1, #0
 8005c56:	4805      	ldr	r0, [pc, #20]	@ (8005c6c <MX_I2C1_Init+0x74>)
 8005c58:	f003 fba0 	bl	800939c <HAL_I2CEx_ConfigDigitalFilter>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8005c62:	f000 f9f5 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005c66:	bf00      	nop
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000160 	.word	0x20000160
 8005c70:	40005400 	.word	0x40005400
 8005c74:	00b07cb4 	.word	0x00b07cb4

08005c78 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8005c7c:	4b06      	ldr	r3, [pc, #24]	@ (8005c98 <MX_IPCC_Init+0x20>)
 8005c7e:	4a07      	ldr	r2, [pc, #28]	@ (8005c9c <MX_IPCC_Init+0x24>)
 8005c80:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8005c82:	4805      	ldr	r0, [pc, #20]	@ (8005c98 <MX_IPCC_Init+0x20>)
 8005c84:	f003 fbd6 	bl	8009434 <HAL_IPCC_Init>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8005c8e:	f000 f9df 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8005c92:	bf00      	nop
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	200001b4 	.word	0x200001b4
 8005c9c:	58000c00 	.word	0x58000c00

08005ca0 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8005ca4:	bf00      	nop
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
	...

08005cb0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005cb4:	4b16      	ldr	r3, [pc, #88]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cb6:	4a17      	ldr	r2, [pc, #92]	@ (8005d14 <MX_RTC_Init+0x64>)
 8005cb8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005cba:	4b15      	ldr	r3, [pc, #84]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8005cc0:	4b13      	ldr	r3, [pc, #76]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cc2:	220f      	movs	r2, #15
 8005cc4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8005cc6:	4b12      	ldr	r3, [pc, #72]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cc8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8005ccc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005cce:	4b10      	ldr	r3, [pc, #64]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005cda:	4b0d      	ldr	r3, [pc, #52]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005ce6:	480a      	ldr	r0, [pc, #40]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005ce8:	f005 f9f6 	bl	800b0d8 <HAL_RTC_Init>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8005cf2:	f000 f9ad 	bl	8006050 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	4805      	ldr	r0, [pc, #20]	@ (8005d10 <MX_RTC_Init+0x60>)
 8005cfc:	f005 faec 	bl	800b2d8 <HAL_RTCEx_SetWakeUpTimer>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8005d06:	f000 f9a3 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005d0a:	bf00      	nop
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	200001f0 	.word	0x200001f0
 8005d14:	40002800 	.word	0x40002800

08005d18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b088      	sub	sp, #32
 8005d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d1e:	f107 0310 	add.w	r3, r7, #16
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	605a      	str	r2, [r3, #4]
 8005d28:	609a      	str	r2, [r3, #8]
 8005d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d2c:	1d3b      	adds	r3, r7, #4
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	605a      	str	r2, [r3, #4]
 8005d34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005d36:	4b20      	ldr	r3, [pc, #128]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d38:	4a20      	ldr	r2, [pc, #128]	@ (8005dbc <MX_TIM1_Init+0xa4>)
 8005d3a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000-1;
 8005d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d3e:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 8005d42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d44:	4b1c      	ldr	r3, [pc, #112]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8005d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d4c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005d50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d52:	4b19      	ldr	r3, [pc, #100]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005d58:	4b17      	ldr	r3, [pc, #92]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d5e:	4b16      	ldr	r3, [pc, #88]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005d64:	4814      	ldr	r0, [pc, #80]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d66:	f005 fb52 	bl	800b40e <HAL_TIM_Base_Init>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8005d70:	f000 f96e 	bl	8006050 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005d7a:	f107 0310 	add.w	r3, r7, #16
 8005d7e:	4619      	mov	r1, r3
 8005d80:	480d      	ldr	r0, [pc, #52]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005d82:	f006 f82d 	bl	800bde0 <HAL_TIM_ConfigClockSource>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8005d8c:	f000 f960 	bl	8006050 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d90:	2300      	movs	r3, #0
 8005d92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005d94:	2300      	movs	r3, #0
 8005d96:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005d9c:	1d3b      	adds	r3, r7, #4
 8005d9e:	4619      	mov	r1, r3
 8005da0:	4805      	ldr	r0, [pc, #20]	@ (8005db8 <MX_TIM1_Init+0xa0>)
 8005da2:	f006 fd61 	bl	800c868 <HAL_TIMEx_MasterConfigSynchronization>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005dac:	f000 f950 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005db0:	bf00      	nop
 8005db2:	3720      	adds	r7, #32
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	20000214 	.word	0x20000214
 8005dbc:	40012c00 	.word	0x40012c00

08005dc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	@ 0x28
 8005dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dc6:	f107 031c 	add.w	r3, r7, #28
 8005dca:	2200      	movs	r2, #0
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	605a      	str	r2, [r3, #4]
 8005dd0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005dd2:	463b      	mov	r3, r7
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	605a      	str	r2, [r3, #4]
 8005dda:	609a      	str	r2, [r3, #8]
 8005ddc:	60da      	str	r2, [r3, #12]
 8005dde:	611a      	str	r2, [r3, #16]
 8005de0:	615a      	str	r2, [r3, #20]
 8005de2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005de4:	4b2d      	ldr	r3, [pc, #180]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005de6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005dea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 8005dec:	4b2b      	ldr	r3, [pc, #172]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005dee:	f240 123f 	movw	r2, #319	@ 0x13f
 8005df2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005df4:	4b29      	ldr	r3, [pc, #164]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005dfa:	4b28      	ldr	r3, [pc, #160]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005dfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e02:	4b26      	ldr	r3, [pc, #152]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e08:	4b24      	ldr	r3, [pc, #144]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005e0e:	4823      	ldr	r0, [pc, #140]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e10:	f005 fc10 	bl	800b634 <HAL_TIM_PWM_Init>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8005e1a:	f000 f919 	bl	8006050 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e22:	2300      	movs	r3, #0
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005e26:	f107 031c 	add.w	r3, r7, #28
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	481b      	ldr	r0, [pc, #108]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e2e:	f006 fd1b 	bl	800c868 <HAL_TIMEx_MasterConfigSynchronization>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8005e38:	f000 f90a 	bl	8006050 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e3c:	2360      	movs	r3, #96	@ 0x60
 8005e3e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e4c:	463b      	mov	r3, r7
 8005e4e:	2200      	movs	r2, #0
 8005e50:	4619      	mov	r1, r3
 8005e52:	4812      	ldr	r0, [pc, #72]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e54:	f005 feb0 	bl	800bbb8 <HAL_TIM_PWM_ConfigChannel>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8005e5e:	f000 f8f7 	bl	8006050 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005e62:	463b      	mov	r3, r7
 8005e64:	2208      	movs	r2, #8
 8005e66:	4619      	mov	r1, r3
 8005e68:	480c      	ldr	r0, [pc, #48]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e6a:	f005 fea5 	bl	800bbb8 <HAL_TIM_PWM_ConfigChannel>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8005e74:	f000 f8ec 	bl	8006050 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005e78:	463b      	mov	r3, r7
 8005e7a:	220c      	movs	r2, #12
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4807      	ldr	r0, [pc, #28]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e80:	f005 fe9a 	bl	800bbb8 <HAL_TIM_PWM_ConfigChannel>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8005e8a:	f000 f8e1 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005e8e:	4803      	ldr	r0, [pc, #12]	@ (8005e9c <MX_TIM2_Init+0xdc>)
 8005e90:	f000 fac4 	bl	800641c <HAL_TIM_MspPostInit>

}
 8005e94:	bf00      	nop
 8005e96:	3728      	adds	r7, #40	@ 0x28
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	20000260 	.word	0x20000260

08005ea0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8005ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005ea6:	4a10      	ldr	r2, [pc, #64]	@ (8005ee8 <MX_TIM16_Init+0x48>)
 8005ea8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32-1;
 8005eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005eac:	221f      	movs	r2, #31
 8005eae:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535-1;
 8005eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005eb8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005ebc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ebe:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005ec4:	4b07      	ldr	r3, [pc, #28]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005eca:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005ed0:	4804      	ldr	r0, [pc, #16]	@ (8005ee4 <MX_TIM16_Init+0x44>)
 8005ed2:	f005 fa9c 	bl	800b40e <HAL_TIM_Base_Init>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8005edc:	f000 f8b8 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8005ee0:	bf00      	nop
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	200002ac 	.word	0x200002ac
 8005ee8:	40014400 	.word	0x40014400

08005eec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005ef0:	4b22      	ldr	r3, [pc, #136]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005ef2:	4a23      	ldr	r2, [pc, #140]	@ (8005f80 <MX_USART1_UART_Init+0x94>)
 8005ef4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005ef6:	4b21      	ldr	r3, [pc, #132]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005efc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005efe:	4b1f      	ldr	r3, [pc, #124]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005f04:	4b1d      	ldr	r3, [pc, #116]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f06:	2200      	movs	r2, #0
 8005f08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005f0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005f10:	4b1a      	ldr	r3, [pc, #104]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f12:	220c      	movs	r2, #12
 8005f14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f16:	4b19      	ldr	r3, [pc, #100]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f1c:	4b17      	ldr	r3, [pc, #92]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f22:	4b16      	ldr	r3, [pc, #88]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005f28:	4b14      	ldr	r3, [pc, #80]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f2e:	4b13      	ldr	r3, [pc, #76]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005f34:	4811      	ldr	r0, [pc, #68]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f36:	f006 fd5a 	bl	800c9ee <HAL_UART_Init>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005f40:	f000 f886 	bl	8006050 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f44:	2100      	movs	r1, #0
 8005f46:	480d      	ldr	r0, [pc, #52]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f48:	f007 fe71 	bl	800dc2e <HAL_UARTEx_SetTxFifoThreshold>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005f52:	f000 f87d 	bl	8006050 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f56:	2100      	movs	r1, #0
 8005f58:	4808      	ldr	r0, [pc, #32]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f5a:	f007 fea6 	bl	800dcaa <HAL_UARTEx_SetRxFifoThreshold>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005f64:	f000 f874 	bl	8006050 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005f68:	4804      	ldr	r0, [pc, #16]	@ (8005f7c <MX_USART1_UART_Init+0x90>)
 8005f6a:	f007 fe27 	bl	800dbbc <HAL_UARTEx_DisableFifoMode>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005f74:	f000 f86c 	bl	8006050 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005f78:	bf00      	nop
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	200002f8 	.word	0x200002f8
 8005f80:	40013800 	.word	0x40013800

08005f84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005f88:	2004      	movs	r0, #4
 8005f8a:	f7ff fc6b 	bl	8005864 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005f8e:	2001      	movs	r0, #1
 8005f90:	f7ff fc68 	bl	8005864 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005f94:	2200      	movs	r2, #0
 8005f96:	2100      	movs	r1, #0
 8005f98:	200b      	movs	r0, #11
 8005f9a:	f002 fbd4 	bl	8008746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005f9e:	200b      	movs	r0, #11
 8005fa0:	f002 fbeb 	bl	800877a <HAL_NVIC_EnableIRQ>

}
 8005fa4:	bf00      	nop
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fae:	1d3b      	adds	r3, r7, #4
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	605a      	str	r2, [r3, #4]
 8005fb6:	609a      	str	r2, [r3, #8]
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fbc:	2004      	movs	r0, #4
 8005fbe:	f7ff fc6a 	bl	8005896 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fc2:	2002      	movs	r0, #2
 8005fc4:	f7ff fc67 	bl	8005896 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fc8:	2001      	movs	r0, #1
 8005fca:	f7ff fc64 	bl	8005896 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005fce:	2010      	movs	r0, #16
 8005fd0:	f7ff fc61 	bl	8005896 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	2110      	movs	r1, #16
 8005fd8:	481b      	ldr	r0, [pc, #108]	@ (8006048 <MX_GPIO_Init+0xa0>)
 8005fda:	f003 f8a3 	bl	8009124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8005fde:	2302      	movs	r3, #2
 8005fe0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8005fea:	1d3b      	adds	r3, r7, #4
 8005fec:	4619      	mov	r1, r3
 8005fee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ff2:	f002 ff0f 	bl	8008e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_HUMID_Pin */
  GPIO_InitStruct.Pin = TEMP_HUMID_Pin;
 8005ff6:	2380      	movs	r3, #128	@ 0x80
 8005ff8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TEMP_HUMID_GPIO_Port, &GPIO_InitStruct);
 8006002:	1d3b      	adds	r3, r7, #4
 8006004:	4619      	mov	r1, r3
 8006006:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800600a:	f002 ff03 	bl	8008e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARD_LED_Pin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 800600e:	2310      	movs	r3, #16
 8006010:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006012:	2301      	movs	r3, #1
 8006014:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006016:	2300      	movs	r3, #0
 8006018:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800601a:	2300      	movs	r3, #0
 800601c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 800601e:	1d3b      	adds	r3, r7, #4
 8006020:	4619      	mov	r1, r3
 8006022:	4809      	ldr	r0, [pc, #36]	@ (8006048 <MX_GPIO_Init+0xa0>)
 8006024:	f002 fef6 	bl	8008e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8006028:	2380      	movs	r3, #128	@ 0x80
 800602a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800602c:	2300      	movs	r3, #0
 800602e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006030:	2301      	movs	r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8006034:	1d3b      	adds	r3, r7, #4
 8006036:	4619      	mov	r1, r3
 8006038:	4804      	ldr	r0, [pc, #16]	@ (800604c <MX_GPIO_Init+0xa4>)
 800603a:	f002 feeb 	bl	8008e14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800603e:	bf00      	nop
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	48001000 	.word	0x48001000
 800604c:	48000400 	.word	0x48000400

08006050 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006054:	b672      	cpsid	i
}
 8006056:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006058:	bf00      	nop
 800605a:	e7fd      	b.n	8006058 <Error_Handler+0x8>

0800605c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8006060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006068:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800606c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006070:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006074:	bf00      	nop
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <LL_AHB2_GRP1_EnableClock>:
{
 800607e:	b480      	push	{r7}
 8006080:	b085      	sub	sp, #20
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006086:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800608a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800608c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4313      	orrs	r3, r2
 8006094:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800609a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4013      	ands	r3, r2
 80060a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80060a2:	68fb      	ldr	r3, [r7, #12]
}
 80060a4:	bf00      	nop
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80060b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80060c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4013      	ands	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80060d4:	68fb      	ldr	r3, [r7, #12]
}
 80060d6:	bf00      	nop
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80060ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80060f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80060fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060fe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4013      	ands	r3, r2
 8006104:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006106:	68fb      	ldr	r3, [r7, #12]
}
 8006108:	bf00      	nop
 800610a:	3714      	adds	r7, #20
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800611c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006120:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006122:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4313      	orrs	r3, r2
 800612a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800612c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006130:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4013      	ands	r3, r2
 8006136:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006138:	68fb      	ldr	r3, [r7, #12]
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800614a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800614e:	f7ff ffaf 	bl	80060b0 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8006152:	2200      	movs	r2, #0
 8006154:	2100      	movs	r1, #0
 8006156:	202e      	movs	r0, #46	@ 0x2e
 8006158:	f002 faf5 	bl	8008746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800615c:	202e      	movs	r0, #46	@ 0x2e
 800615e:	f002 fb0c 	bl	800877a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006162:	bf00      	nop
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b09c      	sub	sp, #112	@ 0x70
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006170:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	605a      	str	r2, [r3, #4]
 800617a:	609a      	str	r2, [r3, #8]
 800617c:	60da      	str	r2, [r3, #12]
 800617e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006180:	f107 030c 	add.w	r3, r7, #12
 8006184:	2250      	movs	r2, #80	@ 0x50
 8006186:	2100      	movs	r1, #0
 8006188:	4618      	mov	r0, r3
 800618a:	f009 fd33 	bl	800fbf4 <memset>
  if(hadc->Instance==ADC1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a32      	ldr	r2, [pc, #200]	@ (800625c <HAL_ADC_MspInit+0xf4>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d15c      	bne.n	8006252 <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006198:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800619c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 800619e:	2318      	movs	r3, #24
 80061a0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80061a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80061a6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80061a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80061ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80061b2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 80061b4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80061b8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80061ba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80061be:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	4618      	mov	r0, r3
 80061c6:	f004 fd00 	bl	800abca <HAL_RCCEx_PeriphCLKConfig>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 80061d0:	f7ff ff3e 	bl	8006050 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80061d4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80061d8:	f7ff ff51 	bl	800607e <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80061dc:	2001      	movs	r0, #1
 80061de:	f7ff ff4e 	bl	800607e <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = sens1_Pin|sens2_Pin|sens3_Pin;
 80061e2:	2370      	movs	r3, #112	@ 0x70
 80061e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80061e6:	2303      	movs	r3, #3
 80061e8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80061f2:	4619      	mov	r1, r3
 80061f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061f8:	f002 fe0c 	bl	8008e14 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80061fc:	4b18      	ldr	r3, [pc, #96]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 80061fe:	4a19      	ldr	r2, [pc, #100]	@ (8006264 <HAL_ADC_MspInit+0xfc>)
 8006200:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006202:	4b17      	ldr	r3, [pc, #92]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006204:	2205      	movs	r2, #5
 8006206:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 800620a:	2200      	movs	r2, #0
 800620c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800620e:	4b14      	ldr	r3, [pc, #80]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006210:	2200      	movs	r2, #0
 8006212:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006214:	4b12      	ldr	r3, [pc, #72]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006216:	2280      	movs	r2, #128	@ 0x80
 8006218:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800621a:	4b11      	ldr	r3, [pc, #68]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 800621c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006220:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006222:	4b0f      	ldr	r3, [pc, #60]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006224:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006228:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800622a:	4b0d      	ldr	r3, [pc, #52]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 800622c:	2220      	movs	r2, #32
 800622e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006230:	4b0b      	ldr	r3, [pc, #44]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006232:	2200      	movs	r2, #0
 8006234:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006236:	480a      	ldr	r0, [pc, #40]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 8006238:	f002 faba 	bl	80087b0 <HAL_DMA_Init>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 8006242:	f7ff ff05 	bl	8006050 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a05      	ldr	r2, [pc, #20]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 800624a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800624c:	4a04      	ldr	r2, [pc, #16]	@ (8006260 <HAL_ADC_MspInit+0xf8>)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8006252:	bf00      	nop
 8006254:	3770      	adds	r7, #112	@ 0x70
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	50040000 	.word	0x50040000
 8006260:	20000100 	.word	0x20000100
 8006264:	40020008 	.word	0x40020008

08006268 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b09c      	sub	sp, #112	@ 0x70
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006270:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	605a      	str	r2, [r3, #4]
 800627a:	609a      	str	r2, [r3, #8]
 800627c:	60da      	str	r2, [r3, #12]
 800627e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006280:	f107 030c 	add.w	r3, r7, #12
 8006284:	2250      	movs	r2, #80	@ 0x50
 8006286:	2100      	movs	r1, #0
 8006288:	4618      	mov	r0, r3
 800628a:	f009 fcb3 	bl	800fbf4 <memset>
  if(hi2c->Instance==I2C1)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a17      	ldr	r2, [pc, #92]	@ (80062f0 <HAL_I2C_MspInit+0x88>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d126      	bne.n	80062e6 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006298:	2304      	movs	r3, #4
 800629a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800629c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80062a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80062a2:	f107 030c 	add.w	r3, r7, #12
 80062a6:	4618      	mov	r0, r3
 80062a8:	f004 fc8f 	bl	800abca <HAL_RCCEx_PeriphCLKConfig>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80062b2:	f7ff fecd 	bl	8006050 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062b6:	2002      	movs	r0, #2
 80062b8:	f7ff fee1 	bl	800607e <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80062bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80062c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80062c2:	2312      	movs	r3, #18
 80062c4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062ca:	2300      	movs	r3, #0
 80062cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80062ce:	2304      	movs	r3, #4
 80062d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062d2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80062d6:	4619      	mov	r1, r3
 80062d8:	4806      	ldr	r0, [pc, #24]	@ (80062f4 <HAL_I2C_MspInit+0x8c>)
 80062da:	f002 fd9b 	bl	8008e14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80062de:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80062e2:	f7ff fefe 	bl	80060e2 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80062e6:	bf00      	nop
 80062e8:	3770      	adds	r7, #112	@ 0x70
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40005400 	.word	0x40005400
 80062f4:	48000400 	.word	0x48000400

080062f8 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a0d      	ldr	r2, [pc, #52]	@ (800633c <HAL_IPCC_MspInit+0x44>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d113      	bne.n	8006332 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800630a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800630e:	f7ff fecf 	bl	80060b0 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8006312:	2200      	movs	r2, #0
 8006314:	2100      	movs	r1, #0
 8006316:	202c      	movs	r0, #44	@ 0x2c
 8006318:	f002 fa15 	bl	8008746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800631c:	202c      	movs	r0, #44	@ 0x2c
 800631e:	f002 fa2c 	bl	800877a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8006322:	2200      	movs	r2, #0
 8006324:	2100      	movs	r1, #0
 8006326:	202d      	movs	r0, #45	@ 0x2d
 8006328:	f002 fa0d 	bl	8008746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800632c:	202d      	movs	r0, #45	@ 0x2d
 800632e:	f002 fa24 	bl	800877a <HAL_NVIC_EnableIRQ>

  /* USER CODE END IPCC_MspInit 1 */

  }

}
 8006332:	bf00      	nop
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	58000c00 	.word	0x58000c00

08006340 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b096      	sub	sp, #88	@ 0x58
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006348:	f107 0308 	add.w	r3, r7, #8
 800634c:	2250      	movs	r2, #80	@ 0x50
 800634e:	2100      	movs	r1, #0
 8006350:	4618      	mov	r0, r3
 8006352:	f009 fc4f 	bl	800fbf4 <memset>
  if(hrtc->Instance==RTC)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a0f      	ldr	r2, [pc, #60]	@ (8006398 <HAL_RTC_MspInit+0x58>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d117      	bne.n	8006390 <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8006360:	f003 f8ee 	bl	8009540 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006364:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006368:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800636a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800636e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006370:	f107 0308 	add.w	r3, r7, #8
 8006374:	4618      	mov	r0, r3
 8006376:	f004 fc28 	bl	800abca <HAL_RCCEx_PeriphCLKConfig>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 8006380:	f7ff fe66 	bl	8006050 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006384:	f7ff fe6a 	bl	800605c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006388:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800638c:	f7ff fea9 	bl	80060e2 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8006390:	bf00      	nop
 8006392:	3758      	adds	r7, #88	@ 0x58
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40002800 	.word	0x40002800

0800639c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a12      	ldr	r2, [pc, #72]	@ (80063f4 <HAL_TIM_Base_MspInit+0x58>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d10c      	bne.n	80063c8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80063ae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80063b2:	f7ff feaf 	bl	8006114 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80063b6:	2200      	movs	r2, #0
 80063b8:	2100      	movs	r1, #0
 80063ba:	2019      	movs	r0, #25
 80063bc:	f002 f9c3 	bl	8008746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80063c0:	2019      	movs	r0, #25
 80063c2:	f002 f9da 	bl	800877a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80063c6:	e010      	b.n	80063ea <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM16)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a0a      	ldr	r2, [pc, #40]	@ (80063f8 <HAL_TIM_Base_MspInit+0x5c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d10b      	bne.n	80063ea <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80063d2:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80063d6:	f7ff fe9d 	bl	8006114 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80063da:	2200      	movs	r2, #0
 80063dc:	2100      	movs	r1, #0
 80063de:	2019      	movs	r0, #25
 80063e0:	f002 f9b1 	bl	8008746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80063e4:	2019      	movs	r0, #25
 80063e6:	f002 f9c8 	bl	800877a <HAL_NVIC_EnableIRQ>
}
 80063ea:	bf00      	nop
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	40012c00 	.word	0x40012c00
 80063f8:	40014400 	.word	0x40014400

080063fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800640c:	d102      	bne.n	8006414 <HAL_TIM_PWM_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800640e:	2001      	movs	r0, #1
 8006410:	f7ff fe67 	bl	80060e2 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8006414:	bf00      	nop
 8006416:	3708      	adds	r7, #8
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006424:	f107 030c 	add.w	r3, r7, #12
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	605a      	str	r2, [r3, #4]
 800642e:	609a      	str	r2, [r3, #8]
 8006430:	60da      	str	r2, [r3, #12]
 8006432:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800643c:	d113      	bne.n	8006466 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800643e:	2001      	movs	r0, #1
 8006440:	f7ff fe1d 	bl	800607e <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = led_g_Pin|led_r_Pin|led_b_Pin;
 8006444:	230d      	movs	r3, #13
 8006446:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006448:	2302      	movs	r3, #2
 800644a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800644c:	2302      	movs	r3, #2
 800644e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006450:	2300      	movs	r3, #0
 8006452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006454:	2301      	movs	r3, #1
 8006456:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006458:	f107 030c 	add.w	r3, r7, #12
 800645c:	4619      	mov	r1, r3
 800645e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006462:	f002 fcd7 	bl	8008e14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8006466:	bf00      	nop
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
	...

08006470 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b09c      	sub	sp, #112	@ 0x70
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006478:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	605a      	str	r2, [r3, #4]
 8006482:	609a      	str	r2, [r3, #8]
 8006484:	60da      	str	r2, [r3, #12]
 8006486:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006488:	f107 030c 	add.w	r3, r7, #12
 800648c:	2250      	movs	r2, #80	@ 0x50
 800648e:	2100      	movs	r1, #0
 8006490:	4618      	mov	r0, r3
 8006492:	f009 fbaf 	bl	800fbf4 <memset>
  if(huart->Instance==USART1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1b      	ldr	r2, [pc, #108]	@ (8006508 <HAL_UART_MspInit+0x98>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d12e      	bne.n	80064fe <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80064a0:	2301      	movs	r3, #1
 80064a2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80064a4:	2300      	movs	r3, #0
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80064a8:	f107 030c 	add.w	r3, r7, #12
 80064ac:	4618      	mov	r0, r3
 80064ae:	f004 fb8c 	bl	800abca <HAL_RCCEx_PeriphCLKConfig>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80064b8:	f7ff fdca 	bl	8006050 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80064bc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80064c0:	f7ff fe28 	bl	8006114 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064c4:	2001      	movs	r0, #1
 80064c6:	f7ff fdda 	bl	800607e <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80064ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80064ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064d0:	2302      	movs	r3, #2
 80064d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d4:	2300      	movs	r3, #0
 80064d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064d8:	2300      	movs	r3, #0
 80064da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80064dc:	2307      	movs	r3, #7
 80064de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80064e4:	4619      	mov	r1, r3
 80064e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80064ea:	f002 fc93 	bl	8008e14 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064ee:	2200      	movs	r2, #0
 80064f0:	2100      	movs	r1, #0
 80064f2:	2024      	movs	r0, #36	@ 0x24
 80064f4:	f002 f927 	bl	8008746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80064f8:	2024      	movs	r0, #36	@ 0x24
 80064fa:	f002 f93e 	bl	800877a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80064fe:	bf00      	nop
 8006500:	3770      	adds	r7, #112	@ 0x70
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	40013800 	.word	0x40013800

0800650c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006510:	bf00      	nop
 8006512:	e7fd      	b.n	8006510 <NMI_Handler+0x4>

08006514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006518:	bf00      	nop
 800651a:	e7fd      	b.n	8006518 <HardFault_Handler+0x4>

0800651c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <MemManage_Handler+0x4>

08006524 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006528:	bf00      	nop
 800652a:	e7fd      	b.n	8006528 <BusFault_Handler+0x4>

0800652c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800652c:	b480      	push	{r7}
 800652e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006530:	bf00      	nop
 8006532:	e7fd      	b.n	8006530 <UsageFault_Handler+0x4>

08006534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006538:	bf00      	nop
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006542:	b480      	push	{r7}
 8006544:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006546:	bf00      	nop
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr

08006550 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr

0800655e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006562:	f000 ff53 	bl	800740c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006566:	bf00      	nop
 8006568:	bd80      	pop	{r7, pc}
	...

0800656c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006570:	4802      	ldr	r0, [pc, #8]	@ (800657c <DMA1_Channel1_IRQHandler+0x10>)
 8006572:	f002 fafe 	bl	8008b72 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006576:	bf00      	nop
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	20000100 	.word	0x20000100

08006580 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006584:	4804      	ldr	r0, [pc, #16]	@ (8006598 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8006586:	f005 fa0f 	bl	800b9a8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800658a:	4804      	ldr	r0, [pc, #16]	@ (800659c <TIM1_UP_TIM16_IRQHandler+0x1c>)
 800658c:	f005 fa0c 	bl	800b9a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  cyclic_routine();
 8006590:	f000 fce6 	bl	8006f60 <cyclic_routine>

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006594:	bf00      	nop
 8006596:	bd80      	pop	{r7, pc}
 8006598:	20000214 	.word	0x20000214
 800659c:	200002ac 	.word	0x200002ac

080065a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80065a4:	4802      	ldr	r0, [pc, #8]	@ (80065b0 <USART1_IRQHandler+0x10>)
 80065a6:	f006 fb01 	bl	800cbac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80065aa:	bf00      	nop
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	200002f8 	.word	0x200002f8

080065b4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80065b8:	f008 fc58 	bl	800ee6c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80065bc:	bf00      	nop
 80065be:	bd80      	pop	{r7, pc}

080065c0 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80065c4:	f008 fca8 	bl	800ef18 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80065c8:	bf00      	nop
 80065ca:	bd80      	pop	{r7, pc}

080065cc <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80065d0:	f002 fdda 	bl	8009188 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80065d4:	bf00      	nop
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80065d8:	b480      	push	{r7}
 80065da:	af00      	add	r7, sp, #0
  return 1;
 80065dc:	2301      	movs	r3, #1
}
 80065de:	4618      	mov	r0, r3
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <_kill>:

int _kill(int pid, int sig)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80065f2:	f009 fb5d 	bl	800fcb0 <__errno>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2216      	movs	r2, #22
 80065fa:	601a      	str	r2, [r3, #0]
  return -1;
 80065fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <_exit>:

void _exit (int status)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006610:	f04f 31ff 	mov.w	r1, #4294967295
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7ff ffe7 	bl	80065e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800661a:	bf00      	nop
 800661c:	e7fd      	b.n	800661a <_exit+0x12>

0800661e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b086      	sub	sp, #24
 8006622:	af00      	add	r7, sp, #0
 8006624:	60f8      	str	r0, [r7, #12]
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800662a:	2300      	movs	r3, #0
 800662c:	617b      	str	r3, [r7, #20]
 800662e:	e00a      	b.n	8006646 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006630:	f3af 8000 	nop.w
 8006634:	4601      	mov	r1, r0
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	60ba      	str	r2, [r7, #8]
 800663c:	b2ca      	uxtb	r2, r1
 800663e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	3301      	adds	r3, #1
 8006644:	617b      	str	r3, [r7, #20]
 8006646:	697a      	ldr	r2, [r7, #20]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	429a      	cmp	r2, r3
 800664c:	dbf0      	blt.n	8006630 <_read+0x12>
  }

  return len;
 800664e:	687b      	ldr	r3, [r7, #4]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006664:	2300      	movs	r3, #0
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	e009      	b.n	800667e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	60ba      	str	r2, [r7, #8]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff f928 	bl	80058c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	3301      	adds	r3, #1
 800667c:	617b      	str	r3, [r7, #20]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	429a      	cmp	r2, r3
 8006684:	dbf1      	blt.n	800666a <_write+0x12>
  }
  return len;
 8006686:	687b      	ldr	r3, [r7, #4]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <_close>:

int _close(int file)
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006698:	f04f 33ff 	mov.w	r3, #4294967295
}
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80066b8:	605a      	str	r2, [r3, #4]
  return 0;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <_isatty>:

int _isatty(int file)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80066d0:	2301      	movs	r3, #1
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80066de:	b480      	push	{r7}
 80066e0:	b085      	sub	sp, #20
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	60f8      	str	r0, [r7, #12]
 80066e6:	60b9      	str	r1, [r7, #8]
 80066e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006700:	4a14      	ldr	r2, [pc, #80]	@ (8006754 <_sbrk+0x5c>)
 8006702:	4b15      	ldr	r3, [pc, #84]	@ (8006758 <_sbrk+0x60>)
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800670c:	4b13      	ldr	r3, [pc, #76]	@ (800675c <_sbrk+0x64>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d102      	bne.n	800671a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006714:	4b11      	ldr	r3, [pc, #68]	@ (800675c <_sbrk+0x64>)
 8006716:	4a12      	ldr	r2, [pc, #72]	@ (8006760 <_sbrk+0x68>)
 8006718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800671a:	4b10      	ldr	r3, [pc, #64]	@ (800675c <_sbrk+0x64>)
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4413      	add	r3, r2
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	429a      	cmp	r2, r3
 8006726:	d207      	bcs.n	8006738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006728:	f009 fac2 	bl	800fcb0 <__errno>
 800672c:	4603      	mov	r3, r0
 800672e:	220c      	movs	r2, #12
 8006730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006732:	f04f 33ff 	mov.w	r3, #4294967295
 8006736:	e009      	b.n	800674c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006738:	4b08      	ldr	r3, [pc, #32]	@ (800675c <_sbrk+0x64>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800673e:	4b07      	ldr	r3, [pc, #28]	@ (800675c <_sbrk+0x64>)
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4413      	add	r3, r2
 8006746:	4a05      	ldr	r2, [pc, #20]	@ (800675c <_sbrk+0x64>)
 8006748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800674a:	68fb      	ldr	r3, [r7, #12]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	20030000 	.word	0x20030000
 8006758:	00000400 	.word	0x00000400
 800675c:	200003d8 	.word	0x200003d8
 8006760:	20000660 	.word	0x20000660

08006764 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006764:	b480      	push	{r7}
 8006766:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8006768:	4b24      	ldr	r3, [pc, #144]	@ (80067fc <SystemInit+0x98>)
 800676a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676e:	4a23      	ldr	r2, [pc, #140]	@ (80067fc <SystemInit+0x98>)
 8006770:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006782:	f043 0301 	orr.w	r3, r3, #1
 8006786:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8006788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800678c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8006790:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8006792:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800679c:	4b18      	ldr	r3, [pc, #96]	@ (8006800 <SystemInit+0x9c>)
 800679e:	4013      	ands	r3, r2
 80067a0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80067a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067ae:	f023 0305 	bic.w	r3, r3, #5
 80067b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80067b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c2:	f023 0301 	bic.w	r3, r3, #1
 80067c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80067ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ce:	4a0d      	ldr	r2, [pc, #52]	@ (8006804 <SystemInit+0xa0>)
 80067d0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80067d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067d6:	4a0b      	ldr	r2, [pc, #44]	@ (8006804 <SystemInit+0xa0>)
 80067d8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80067da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80067ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ee:	2200      	movs	r2, #0
 80067f0:	619a      	str	r2, [r3, #24]
}
 80067f2:	bf00      	nop
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	e000ed00 	.word	0xe000ed00
 8006800:	faf6fefb 	.word	0xfaf6fefb
 8006804:	22041000 	.word	0x22041000

08006808 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8006808:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800680a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800680c:	3304      	adds	r3, #4

0800680e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800680e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006810:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8006812:	d3f9      	bcc.n	8006808 <CopyDataInit>
  bx lr
 8006814:	4770      	bx	lr

08006816 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8006816:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8006818:	3004      	adds	r0, #4

0800681a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800681a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800681c:	d3fb      	bcc.n	8006816 <FillZerobss>
  bx lr
 800681e:	4770      	bx	lr

08006820 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006820:	480c      	ldr	r0, [pc, #48]	@ (8006854 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006822:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006824:	f7ff ff9e 	bl	8006764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8006828:	480b      	ldr	r0, [pc, #44]	@ (8006858 <LoopForever+0x6>)
 800682a:	490c      	ldr	r1, [pc, #48]	@ (800685c <LoopForever+0xa>)
 800682c:	4a0c      	ldr	r2, [pc, #48]	@ (8006860 <LoopForever+0xe>)
 800682e:	2300      	movs	r3, #0
 8006830:	f7ff ffed 	bl	800680e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8006834:	480b      	ldr	r0, [pc, #44]	@ (8006864 <LoopForever+0x12>)
 8006836:	490c      	ldr	r1, [pc, #48]	@ (8006868 <LoopForever+0x16>)
 8006838:	4a0c      	ldr	r2, [pc, #48]	@ (800686c <LoopForever+0x1a>)
 800683a:	2300      	movs	r3, #0
 800683c:	f7ff ffe7 	bl	800680e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8006840:	480b      	ldr	r0, [pc, #44]	@ (8006870 <LoopForever+0x1e>)
 8006842:	490c      	ldr	r1, [pc, #48]	@ (8006874 <LoopForever+0x22>)
 8006844:	2300      	movs	r3, #0
 8006846:	f7ff ffe8 	bl	800681a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800684a:	f009 fa37 	bl	800fcbc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800684e:	f7ff f84d 	bl	80058ec <main>

08006852 <LoopForever>:

LoopForever:
  b LoopForever
 8006852:	e7fe      	b.n	8006852 <LoopForever>
  ldr   r0, =_estack
 8006854:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8006858:	20000008 	.word	0x20000008
 800685c:	2000007c 	.word	0x2000007c
 8006860:	08010bec 	.word	0x08010bec
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8006864:	200300d8 	.word	0x200300d8
 8006868:	200300d8 	.word	0x200300d8
 800686c:	08010c60 	.word	0x08010c60
  INIT_BSS _sbss, _ebss
 8006870:	20000080 	.word	0x20000080
 8006874:	20000660 	.word	0x20000660

08006878 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006878:	e7fe      	b.n	8006878 <ADC1_IRQHandler>
	...

0800687c <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT.h"

uint32_t DWT_Delay_Init(void)
{
 800687c:	b480      	push	{r7}
 800687e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8006880:	4b14      	ldr	r3, [pc, #80]	@ (80068d4 <DWT_Delay_Init+0x58>)
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	4a13      	ldr	r2, [pc, #76]	@ (80068d4 <DWT_Delay_Init+0x58>)
 8006886:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800688a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800688c:	4b11      	ldr	r3, [pc, #68]	@ (80068d4 <DWT_Delay_Init+0x58>)
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	4a10      	ldr	r2, [pc, #64]	@ (80068d4 <DWT_Delay_Init+0x58>)
 8006892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006896:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8006898:	4b0f      	ldr	r3, [pc, #60]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a0e      	ldr	r2, [pc, #56]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 800689e:	f023 0301 	bic.w	r3, r3, #1
 80068a2:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80068a4:	4b0c      	ldr	r3, [pc, #48]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a0b      	ldr	r2, [pc, #44]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 80068aa:	f043 0301 	orr.w	r3, r3, #1
 80068ae:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80068b0:	4b09      	ldr	r3, [pc, #36]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80068b6:	bf00      	nop
     __ASM volatile ("NOP");
 80068b8:	bf00      	nop
  __ASM volatile ("NOP");
 80068ba:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80068bc:	4b06      	ldr	r3, [pc, #24]	@ (80068d8 <DWT_Delay_Init+0x5c>)
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d001      	beq.n	80068c8 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80068c4:	2300      	movs	r3, #0
 80068c6:	e000      	b.n	80068ca <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80068c8:	2301      	movs	r3, #1
  }
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	e000edf0 	.word	0xe000edf0
 80068d8:	e0001000 	.word	0xe0001000

080068dc <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80068e4:	4b0d      	ldr	r3, [pc, #52]	@ (800691c <delay+0x40>)
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80068ea:	f003 fedd 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 80068ee:	4603      	mov	r3, r0
 80068f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006920 <delay+0x44>)
 80068f2:	fba2 2303 	umull	r2, r3, r2, r3
 80068f6:	0c9b      	lsrs	r3, r3, #18
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	fb02 f303 	mul.w	r3, r2, r3
 80068fe:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8006900:	bf00      	nop
 8006902:	4b06      	ldr	r3, [pc, #24]	@ (800691c <delay+0x40>)
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	1ad2      	subs	r2, r2, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	429a      	cmp	r2, r3
 800690e:	d3f8      	bcc.n	8006902 <delay+0x26>
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	e0001000 	.word	0xe0001000
 8006920:	431bde83 	.word	0x431bde83

08006924 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	460b      	mov	r3, r1
 800692e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006930:	f107 030c 	add.w	r3, r7, #12
 8006934:	2200      	movs	r2, #0
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	605a      	str	r2, [r3, #4]
 800693a:	609a      	str	r2, [r3, #8]
 800693c:	60da      	str	r2, [r3, #12]
 800693e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8006940:	887b      	ldrh	r3, [r7, #2]
 8006942:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006944:	2301      	movs	r3, #1
 8006946:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006948:	2300      	movs	r3, #0
 800694a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800694c:	f107 030c 	add.w	r3, r7, #12
 8006950:	4619      	mov	r1, r3
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f002 fa5e 	bl	8008e14 <HAL_GPIO_Init>
}
 8006958:	bf00      	nop
 800695a:	3720      	adds	r7, #32
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	460b      	mov	r3, r1
 800696a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800696c:	f107 030c 	add.w	r3, r7, #12
 8006970:	2200      	movs	r2, #0
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	605a      	str	r2, [r3, #4]
 8006976:	609a      	str	r2, [r3, #8]
 8006978:	60da      	str	r2, [r3, #12]
 800697a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800697c:	887b      	ldrh	r3, [r7, #2]
 800697e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006980:	2300      	movs	r3, #0
 8006982:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8006988:	f107 030c 	add.w	r3, r7, #12
 800698c:	4619      	mov	r1, r3
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f002 fa40 	bl	8008e14 <HAL_GPIO_Init>
}
 8006994:	bf00      	nop
 8006996:	3720      	adds	r7, #32
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <DHT_Start>:


void DHT_Start (void)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 80069a0:	f7ff ff6c 	bl	800687c <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 80069a4:	2180      	movs	r1, #128	@ 0x80
 80069a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069aa:	f7ff ffbb 	bl	8006924 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 80069ae:	2200      	movs	r2, #0
 80069b0:	2180      	movs	r1, #128	@ 0x80
 80069b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069b6:	f002 fbb5 	bl	8009124 <HAL_GPIO_WritePin>
#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
#endif

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 80069ba:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 80069be:	f7ff ff8d 	bl	80068dc <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 80069c2:	2201      	movs	r2, #1
 80069c4:	2180      	movs	r1, #128	@ 0x80
 80069c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069ca:	f002 fbab 	bl	8009124 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 80069ce:	2014      	movs	r0, #20
 80069d0:	f7ff ff84 	bl	80068dc <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 80069d4:	2180      	movs	r1, #128	@ 0x80
 80069d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069da:	f7ff ffc1 	bl	8006960 <Set_Pin_Input>
}
 80069de:	bf00      	nop
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b082      	sub	sp, #8
 80069e6:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80069e8:	2300      	movs	r3, #0
 80069ea:	71fb      	strb	r3, [r7, #7]
	delay (40);
 80069ec:	2028      	movs	r0, #40	@ 0x28
 80069ee:	f7ff ff75 	bl	80068dc <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 80069f2:	2180      	movs	r1, #128	@ 0x80
 80069f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069f8:	f002 fb7c 	bl	80090f4 <HAL_GPIO_ReadPin>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10f      	bne.n	8006a22 <DHT_Check_Response+0x40>
	{
		delay (80);
 8006a02:	2050      	movs	r0, #80	@ 0x50
 8006a04:	f7ff ff6a 	bl	80068dc <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 8006a08:	2180      	movs	r1, #128	@ 0x80
 8006a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a0e:	f002 fb71 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <DHT_Check_Response+0x3c>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	71fb      	strb	r3, [r7, #7]
 8006a1c:	e001      	b.n	8006a22 <DHT_Check_Response+0x40>
		else Response = -1;
 8006a1e:	23ff      	movs	r3, #255	@ 0xff
 8006a20:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 8006a22:	bf00      	nop
 8006a24:	2180      	movs	r1, #128	@ 0x80
 8006a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a2a:	f002 fb63 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1f7      	bne.n	8006a24 <DHT_Check_Response+0x42>

	return Response;
 8006a34:	79fb      	ldrb	r3, [r7, #7]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3708      	adds	r7, #8
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <DHT_Read>:

uint8_t DHT_Read (void)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b082      	sub	sp, #8
 8006a42:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8006a44:	2300      	movs	r3, #0
 8006a46:	71bb      	strb	r3, [r7, #6]
 8006a48:	e03a      	b.n	8006ac0 <DHT_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 8006a4a:	bf00      	nop
 8006a4c:	2180      	movs	r1, #128	@ 0x80
 8006a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a52:	f002 fb4f 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d0f7      	beq.n	8006a4c <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 8006a5c:	2028      	movs	r0, #40	@ 0x28
 8006a5e:	f7ff ff3d 	bl	80068dc <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 8006a62:	2180      	movs	r1, #128	@ 0x80
 8006a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a68:	f002 fb44 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10e      	bne.n	8006a90 <DHT_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 8006a72:	79bb      	ldrb	r3, [r7, #6]
 8006a74:	f1c3 0307 	rsb	r3, r3, #7
 8006a78:	2201      	movs	r2, #1
 8006a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7e:	b25b      	sxtb	r3, r3
 8006a80:	43db      	mvns	r3, r3
 8006a82:	b25a      	sxtb	r2, r3
 8006a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a88:	4013      	ands	r3, r2
 8006a8a:	b25b      	sxtb	r3, r3
 8006a8c:	71fb      	strb	r3, [r7, #7]
 8006a8e:	e00b      	b.n	8006aa8 <DHT_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8006a90:	79bb      	ldrb	r3, [r7, #6]
 8006a92:	f1c3 0307 	rsb	r3, r3, #7
 8006a96:	2201      	movs	r2, #1
 8006a98:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9c:	b25a      	sxtb	r2, r3
 8006a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	b25b      	sxtb	r3, r3
 8006aa6:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 8006aa8:	bf00      	nop
 8006aaa:	2180      	movs	r1, #128	@ 0x80
 8006aac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006ab0:	f002 fb20 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1f7      	bne.n	8006aaa <DHT_Read+0x6c>
	for (j=0;j<8;j++)
 8006aba:	79bb      	ldrb	r3, [r7, #6]
 8006abc:	3301      	adds	r3, #1
 8006abe:	71bb      	strb	r3, [r7, #6]
 8006ac0:	79bb      	ldrb	r3, [r7, #6]
 8006ac2:	2b07      	cmp	r3, #7
 8006ac4:	d9c1      	bls.n	8006a4a <DHT_Read+0xc>
	}
	return i;
 8006ac6:	79fb      	ldrb	r3, [r7, #7]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3708      	adds	r7, #8
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 8006ad8:	f7ff ff60 	bl	800699c <DHT_Start>
	Presence = DHT_Check_Response ();
 8006adc:	f7ff ff81 	bl	80069e2 <DHT_Check_Response>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	4b27      	ldr	r3, [pc, #156]	@ (8006b84 <DHT_GetData+0xb4>)
 8006ae6:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8006ae8:	f7ff ffa9 	bl	8006a3e <DHT_Read>
 8006aec:	4603      	mov	r3, r0
 8006aee:	461a      	mov	r2, r3
 8006af0:	4b25      	ldr	r3, [pc, #148]	@ (8006b88 <DHT_GetData+0xb8>)
 8006af2:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8006af4:	f7ff ffa3 	bl	8006a3e <DHT_Read>
 8006af8:	4603      	mov	r3, r0
 8006afa:	461a      	mov	r2, r3
 8006afc:	4b23      	ldr	r3, [pc, #140]	@ (8006b8c <DHT_GetData+0xbc>)
 8006afe:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8006b00:	f7ff ff9d 	bl	8006a3e <DHT_Read>
 8006b04:	4603      	mov	r3, r0
 8006b06:	461a      	mov	r2, r3
 8006b08:	4b21      	ldr	r3, [pc, #132]	@ (8006b90 <DHT_GetData+0xc0>)
 8006b0a:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 8006b0c:	f7ff ff97 	bl	8006a3e <DHT_Read>
 8006b10:	4603      	mov	r3, r0
 8006b12:	461a      	mov	r2, r3
 8006b14:	4b1f      	ldr	r3, [pc, #124]	@ (8006b94 <DHT_GetData+0xc4>)
 8006b16:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 8006b18:	f7ff ff91 	bl	8006a3e <DHT_Read>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	461a      	mov	r2, r3
 8006b20:	4b1d      	ldr	r3, [pc, #116]	@ (8006b98 <DHT_GetData+0xc8>)
 8006b22:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8006b24:	4b1c      	ldr	r3, [pc, #112]	@ (8006b98 <DHT_GetData+0xc8>)
 8006b26:	881b      	ldrh	r3, [r3, #0]
 8006b28:	4619      	mov	r1, r3
 8006b2a:	4b17      	ldr	r3, [pc, #92]	@ (8006b88 <DHT_GetData+0xb8>)
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	4b16      	ldr	r3, [pc, #88]	@ (8006b8c <DHT_GetData+0xbc>)
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	4413      	add	r3, r2
 8006b36:	4a16      	ldr	r2, [pc, #88]	@ (8006b90 <DHT_GetData+0xc0>)
 8006b38:	7812      	ldrb	r2, [r2, #0]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	4a15      	ldr	r2, [pc, #84]	@ (8006b94 <DHT_GetData+0xc4>)
 8006b3e:	7812      	ldrb	r2, [r2, #0]
 8006b40:	4413      	add	r3, r2
 8006b42:	4299      	cmp	r1, r3
 8006b44:	d119      	bne.n	8006b7a <DHT_GetData+0xaa>
			DHT_Data->Temperature = Temp_byte1;
			DHT_Data->Humidity = Rh_byte1;
		#endif

		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
 8006b46:	4b12      	ldr	r3, [pc, #72]	@ (8006b90 <DHT_GetData+0xc0>)
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	021b      	lsls	r3, r3, #8
 8006b4c:	4a11      	ldr	r2, [pc, #68]	@ (8006b94 <DHT_GetData+0xc4>)
 8006b4e:	7812      	ldrb	r2, [r2, #0]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	edc3 7a00 	vstr	s15, [r3]
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
 8006b60:	4b09      	ldr	r3, [pc, #36]	@ (8006b88 <DHT_GetData+0xb8>)
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	021b      	lsls	r3, r3, #8
 8006b66:	4a09      	ldr	r2, [pc, #36]	@ (8006b8c <DHT_GetData+0xbc>)
 8006b68:	7812      	ldrb	r2, [r2, #0]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	ee07 3a90 	vmov	s15, r3
 8006b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	edc3 7a01 	vstr	s15, [r3, #4]
		#endif
	}
}
 8006b7a:	bf00      	nop
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	200003e2 	.word	0x200003e2
 8006b88:	200003dc 	.word	0x200003dc
 8006b8c:	200003dd 	.word	0x200003dd
 8006b90:	200003de 	.word	0x200003de
 8006b94:	200003df 	.word	0x200003df
 8006b98:	200003e0 	.word	0x200003e0

08006b9c <set_dht11_gpio_mode>:
 * @brief set DHT pin direction with given parameter
 * @param dht struct for dht
 * @param pMode GPIO Mode ex:INPUT or OUTPUT
 */
void set_dht11_gpio_mode(dht11_t *dht, uint8_t pMode)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b088      	sub	sp, #32
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ba8:	f107 030c 	add.w	r3, r7, #12
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]
 8006bb0:	605a      	str	r2, [r3, #4]
 8006bb2:	609a      	str	r2, [r3, #8]
 8006bb4:	60da      	str	r2, [r3, #12]
 8006bb6:	611a      	str	r2, [r3, #16]

	if(pMode == OUTPUT)
 8006bb8:	78fb      	ldrb	r3, [r7, #3]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d111      	bne.n	8006be2 <set_dht11_gpio_mode+0x46>
	{
	  GPIO_InitStruct.Pin = dht->pin;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	889b      	ldrh	r3, [r3, #4]
 8006bc2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f107 020c 	add.w	r2, r7, #12
 8006bd8:	4611      	mov	r1, r2
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f002 f91a 	bl	8008e14 <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 8006be0:	e013      	b.n	8006c0a <set_dht11_gpio_mode+0x6e>
	}else if(pMode == INPUT)
 8006be2:	78fb      	ldrb	r3, [r7, #3]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d110      	bne.n	8006c0a <set_dht11_gpio_mode+0x6e>
	  GPIO_InitStruct.Pin = dht->pin;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	889b      	ldrh	r3, [r3, #4]
 8006bec:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f107 020c 	add.w	r2, r7, #12
 8006c02:	4611      	mov	r1, r2
 8006c04:	4618      	mov	r0, r3
 8006c06:	f002 f905 	bl	8008e14 <HAL_GPIO_Init>
}
 8006c0a:	bf00      	nop
 8006c0c:	3720      	adds	r7, #32
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}

08006c12 <readDHT11>:
 * @brief reads dht11 value
 * @param dht struct for dht11
 * @return 1 if read ok 0 if something wrong in read
 */
uint8_t readDHT11(dht11_t *dht)
{
 8006c12:	b580      	push	{r7, lr}
 8006c14:	b094      	sub	sp, #80	@ 0x50
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
	uint16_t mTime1 = 0, mTime2 = 0, mBit = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006c1e:	2300      	movs	r3, #0
 8006c20:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006c22:	2300      	movs	r3, #0
 8006c24:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint8_t humVal = 0, tempVal = 0, parityVal = 0, genParity = 0;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8006c34:	2300      	movs	r3, #0
 8006c36:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t mData[40];

	//start comm
	set_dht11_gpio_mode(dht, OUTPUT);			//set pin direction as input
 8006c40:	2101      	movs	r1, #1
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7ff ffaa 	bl	8006b9c <set_dht11_gpio_mode>
	HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	889b      	ldrh	r3, [r3, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	4619      	mov	r1, r3
 8006c54:	f002 fa66 	bl	8009124 <HAL_GPIO_WritePin>
	HAL_Delay(18);					//wait 18 ms in Low state
 8006c58:	2012      	movs	r0, #18
 8006c5a:	f7fe fdac 	bl	80057b6 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8006c5e:	b672      	cpsid	i
}
 8006c60:	bf00      	nop
	__disable_irq();	//disable all interupts to do only read dht otherwise miss timer
	HAL_TIM_Base_Start(dht->htim); //start timer
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f004 fc28 	bl	800b4bc <HAL_TIM_Base_Start>
	set_dht11_gpio_mode(dht, INPUT);
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7ff ff94 	bl	8006b9c <set_dht11_gpio_mode>
	//check dht answer
	__HAL_TIM_SET_COUNTER(dht->htim, 0);				//set timer counter to zero
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006c7e:	e00b      	b.n	8006c98 <readDHT11+0x86>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006c8e:	d903      	bls.n	8006c98 <readDHT11+0x86>
  __ASM volatile ("cpsie i" : : : "memory");
 8006c90:	b662      	cpsie	i
}
 8006c92:	bf00      	nop
			__enable_irq();
			return 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	e130      	b.n	8006efa <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	889b      	ldrh	r3, [r3, #4]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	f002 fa26 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d0e8      	beq.n	8006c80 <readDHT11+0x6e>
		}
	}
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8006cb8:	e00b      	b.n	8006cd2 <readDHT11+0xc0>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006cc8:	d903      	bls.n	8006cd2 <readDHT11+0xc0>
  __ASM volatile ("cpsie i" : : : "memory");
 8006cca:	b662      	cpsie	i
}
 8006ccc:	bf00      	nop
			__enable_irq();
			return 0;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	e113      	b.n	8006efa <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	889b      	ldrh	r3, [r3, #4]
 8006cda:	4619      	mov	r1, r3
 8006cdc:	4610      	mov	r0, r2
 8006cde:	f002 fa09 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d0e8      	beq.n	8006cba <readDHT11+0xa8>
		}
	}
	mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	86fb      	strh	r3, [r7, #54]	@ 0x36
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006cfc:	e00b      	b.n	8006d16 <readDHT11+0x104>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006d0c:	d903      	bls.n	8006d16 <readDHT11+0x104>
  __ASM volatile ("cpsie i" : : : "memory");
 8006d0e:	b662      	cpsie	i
}
 8006d10:	bf00      	nop
			__enable_irq();
			return 0;
 8006d12:	2300      	movs	r3, #0
 8006d14:	e0f1      	b.n	8006efa <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	889b      	ldrh	r3, [r3, #4]
 8006d1e:	4619      	mov	r1, r3
 8006d20:	4610      	mov	r0, r2
 8006d22:	f002 f9e7 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d0e8      	beq.n	8006cfe <readDHT11+0xec>
		}
	}
	mTime2 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	86bb      	strh	r3, [r7, #52]	@ 0x34

	//if answer is wrong return
	if(mTime1 < 75 && mTime1 > 85 && mTime2 < 75 && mTime2 > 85)
 8006d36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006d38:	2b4a      	cmp	r3, #74	@ 0x4a
 8006d3a:	d80c      	bhi.n	8006d56 <readDHT11+0x144>
 8006d3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006d3e:	2b55      	cmp	r3, #85	@ 0x55
 8006d40:	d909      	bls.n	8006d56 <readDHT11+0x144>
 8006d42:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006d44:	2b4a      	cmp	r3, #74	@ 0x4a
 8006d46:	d806      	bhi.n	8006d56 <readDHT11+0x144>
 8006d48:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006d4a:	2b55      	cmp	r3, #85	@ 0x55
 8006d4c:	d903      	bls.n	8006d56 <readDHT11+0x144>
  __ASM volatile ("cpsie i" : : : "memory");
 8006d4e:	b662      	cpsie	i
}
 8006d50:	bf00      	nop
	{
		__enable_irq();
		return 0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	e0d1      	b.n	8006efa <readDHT11+0x2e8>
	}

//	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	for(int j = 0; j < 40; j++)
 8006d56:	2300      	movs	r3, #0
 8006d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d5a:	e05d      	b.n	8006e18 <readDHT11+0x206>
	{
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2200      	movs	r2, #0
 8006d64:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8006d66:	e00b      	b.n	8006d80 <readDHT11+0x16e>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006d76:	d903      	bls.n	8006d80 <readDHT11+0x16e>
  __ASM volatile ("cpsie i" : : : "memory");
 8006d78:	b662      	cpsie	i
}
 8006d7a:	bf00      	nop
				__enable_irq();
				return 0;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	e0bc      	b.n	8006efa <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	889b      	ldrh	r3, [r3, #4]
 8006d88:	4619      	mov	r1, r3
 8006d8a:	4610      	mov	r0, r2
 8006d8c:	f002 f9b2 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0e8      	beq.n	8006d68 <readDHT11+0x156>
			}

		}
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006da0:	e00b      	b.n	8006dba <readDHT11+0x1a8>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006db0:	d903      	bls.n	8006dba <readDHT11+0x1a8>
  __ASM volatile ("cpsie i" : : : "memory");
 8006db2:	b662      	cpsie	i
}
 8006db4:	bf00      	nop
				__enable_irq();
				return 0;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e09f      	b.n	8006efa <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	889b      	ldrh	r3, [r3, #4]
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	f002 f995 	bl	80090f4 <HAL_GPIO_ReadPin>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d0e8      	beq.n	8006da2 <readDHT11+0x190>
			}

		}
		mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd8:	86fb      	strh	r3, [r7, #54]	@ 0x36

		//check pass time in high state
		//if pass time 25uS set as LOW
		if(mTime1 > 20 && mTime1 < 30)
 8006dda:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006ddc:	2b14      	cmp	r3, #20
 8006dde:	d906      	bls.n	8006dee <readDHT11+0x1dc>
 8006de0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006de2:	2b1d      	cmp	r3, #29
 8006de4:	d803      	bhi.n	8006dee <readDHT11+0x1dc>
		{
			mBit = 0;
 8006de6:	2300      	movs	r3, #0
 8006de8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006dec:	e008      	b.n	8006e00 <readDHT11+0x1ee>
		}
		else if(mTime1 > 60 && mTime1 < 80) //if pass time 70 uS set as HIGH
 8006dee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006df0:	2b3c      	cmp	r3, #60	@ 0x3c
 8006df2:	d905      	bls.n	8006e00 <readDHT11+0x1ee>
 8006df4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006df6:	2b4f      	cmp	r3, #79	@ 0x4f
 8006df8:	d802      	bhi.n	8006e00 <readDHT11+0x1ee>
		{
			 mBit = 1;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		}

		//set i th data in data buffer
		mData[j] = mBit;
 8006e00:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006e04:	b2d9      	uxtb	r1, r3
 8006e06:	f107 0208 	add.w	r2, r7, #8
 8006e0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e0c:	4413      	add	r3, r2
 8006e0e:	460a      	mov	r2, r1
 8006e10:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 40; j++)
 8006e12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e14:	3301      	adds	r3, #1
 8006e16:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e1a:	2b27      	cmp	r3, #39	@ 0x27
 8006e1c:	dd9e      	ble.n	8006d5c <readDHT11+0x14a>

	}

	HAL_TIM_Base_Stop(dht->htim); //stop timer
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f004 fb90 	bl	800b548 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 8006e28:	b662      	cpsie	i
}
 8006e2a:	bf00      	nop
	__enable_irq(); //enable all interrupts

	//get hum value from data buffer
	for(int i = 0; i < 8; i++)
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e30:	e011      	b.n	8006e56 <readDHT11+0x244>
	{
		humVal += mData[i];
 8006e32:	f107 0208 	add.w	r2, r7, #8
 8006e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e38:	4413      	add	r3, r2
 8006e3a:	781a      	ldrb	r2, [r3, #0]
 8006e3c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006e40:	4413      	add	r3, r2
 8006e42:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
		humVal = humVal << 1;
 8006e46:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for(int i = 0; i < 8; i++)
 8006e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e52:	3301      	adds	r3, #1
 8006e54:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e58:	2b07      	cmp	r3, #7
 8006e5a:	ddea      	ble.n	8006e32 <readDHT11+0x220>
	}

	//get temp value from data buffer
	for(int i = 16; i < 24; i++)
 8006e5c:	2310      	movs	r3, #16
 8006e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e60:	e011      	b.n	8006e86 <readDHT11+0x274>
	{
		tempVal += mData[i];
 8006e62:	f107 0208 	add.w	r2, r7, #8
 8006e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e68:	4413      	add	r3, r2
 8006e6a:	781a      	ldrb	r2, [r3, #0]
 8006e6c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8006e70:	4413      	add	r3, r2
 8006e72:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
		tempVal = tempVal << 1;
 8006e76:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8006e7a:	005b      	lsls	r3, r3, #1
 8006e7c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
	for(int i = 16; i < 24; i++)
 8006e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e82:	3301      	adds	r3, #1
 8006e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e88:	2b17      	cmp	r3, #23
 8006e8a:	ddea      	ble.n	8006e62 <readDHT11+0x250>
	}

	//get parity value from data buffer
	for(int i = 32; i < 40; i++)
 8006e8c:	2320      	movs	r3, #32
 8006e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e90:	e011      	b.n	8006eb6 <readDHT11+0x2a4>
	{
		parityVal += mData[i];
 8006e92:	f107 0208 	add.w	r2, r7, #8
 8006e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e98:	4413      	add	r3, r2
 8006e9a:	781a      	ldrb	r2, [r3, #0]
 8006e9c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
		parityVal = parityVal << 1;
 8006ea6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	for(int i = 32; i < 40; i++)
 8006eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb8:	2b27      	cmp	r3, #39	@ 0x27
 8006eba:	ddea      	ble.n	8006e92 <readDHT11+0x280>
	}

	parityVal = parityVal >> 1;
 8006ebc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006ec0:	085b      	lsrs	r3, r3, #1
 8006ec2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	humVal = humVal >> 1;
 8006ec6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006eca:	085b      	lsrs	r3, r3, #1
 8006ecc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	tempVal = tempVal >> 1;
 8006ed0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	genParity = humVal + tempVal;
 8006eda:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8006ede:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8006ee2:	4413      	add	r3, r2
 8006ee4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

//	if(genParity == parityVal)

	dht->temperature = tempVal;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8006eee:	731a      	strb	r2, [r3, #12]
	dht->humidty = humVal;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8006ef6:	735a      	strb	r2, [r3, #13]


	return 1;
 8006ef8:	2301      	movs	r3, #1
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3750      	adds	r7, #80	@ 0x50
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
	...

08006f04 <DHT22_Init>:
static uint8_t oneWirePin_Idx;

//*** Functions prototypes ***//
//OneWire Initialise
void DHT22_Init(GPIO_TypeDef* DataPort, uint16_t DataPin)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	807b      	strh	r3, [r7, #2]
	oneWire_PORT = DataPort;
 8006f10:	4a10      	ldr	r2, [pc, #64]	@ (8006f54 <DHT22_Init+0x50>)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6013      	str	r3, [r2, #0]
	oneWire_PIN = DataPin;
 8006f16:	4a10      	ldr	r2, [pc, #64]	@ (8006f58 <DHT22_Init+0x54>)
 8006f18:	887b      	ldrh	r3, [r7, #2]
 8006f1a:	8013      	strh	r3, [r2, #0]
	for(uint8_t i=0; i<16; i++)
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	73fb      	strb	r3, [r7, #15]
 8006f20:	e00e      	b.n	8006f40 <DHT22_Init+0x3c>
	{
		if(DataPin & (1 << i))
 8006f22:	887a      	ldrh	r2, [r7, #2]
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
 8006f26:	fa42 f303 	asr.w	r3, r2, r3
 8006f2a:	f003 0301 	and.w	r3, r3, #1
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <DHT22_Init+0x36>
		{
			oneWirePin_Idx = i;
 8006f32:	4a0a      	ldr	r2, [pc, #40]	@ (8006f5c <DHT22_Init+0x58>)
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
 8006f36:	7013      	strb	r3, [r2, #0]
			break;
 8006f38:	e006      	b.n	8006f48 <DHT22_Init+0x44>
	for(uint8_t i=0; i<16; i++)
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	73fb      	strb	r3, [r7, #15]
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	2b0f      	cmp	r3, #15
 8006f44:	d9ed      	bls.n	8006f22 <DHT22_Init+0x1e>
		}
	}

	
}
 8006f46:	bf00      	nop
 8006f48:	bf00      	nop
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	200003e4 	.word	0x200003e4
 8006f58:	200003e8 	.word	0x200003e8
 8006f5c:	200003ea 	.word	0x200003ea

08006f60 <cyclic_routine>:
extern struct SOIL_MOIST_obj OBJ_SOIL_MOIST_sensor_1;	// Object for soil moisture sensor 1
extern struct SOIL_MOIST_obj OBJ_SOIL_MOIST_sensor_2;	// Object for soil moisture sensor 2

struct APP_ZIGBEE_cyclic_data data = {0};

void cyclic_routine(void){
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af02      	add	r7, sp, #8
	//Temp Humid: connect DHT11 and check if general approach works
	//For that, build JST -> Pinheader connector

	TEMP_HUMID_read(&OBJ_TEMP_HUMID);
 8006f66:	481c      	ldr	r0, [pc, #112]	@ (8006fd8 <cyclic_routine+0x78>)
 8006f68:	f000 f97e 	bl	8007268 <TEMP_HUMID_read>
	data.temperature = TEMP_HUMID_get_temperature(&OBJ_TEMP_HUMID);
 8006f6c:	481a      	ldr	r0, [pc, #104]	@ (8006fd8 <cyclic_routine+0x78>)
 8006f6e:	f000 f9c5 	bl	80072fc <TEMP_HUMID_get_temperature>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	4919      	ldr	r1, [pc, #100]	@ (8006fdc <cyclic_routine+0x7c>)
 8006f78:	e9c1 2300 	strd	r2, r3, [r1]
	data.humidity = TEMP_HUMID_get_humidity(&OBJ_TEMP_HUMID);
 8006f7c:	4816      	ldr	r0, [pc, #88]	@ (8006fd8 <cyclic_routine+0x78>)
 8006f7e:	f000 f9d4 	bl	800732a <TEMP_HUMID_get_humidity>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	4915      	ldr	r1, [pc, #84]	@ (8006fdc <cyclic_routine+0x7c>)
 8006f88:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data.soil_moisture_1 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_1);
 8006f8c:	4814      	ldr	r0, [pc, #80]	@ (8006fe0 <cyclic_routine+0x80>)
 8006f8e:	f000 f90b 	bl	80071a8 <SOIL_MOIST_get_moisture_percent>
 8006f92:	4603      	mov	r3, r0
 8006f94:	461a      	mov	r2, r3
 8006f96:	4b11      	ldr	r3, [pc, #68]	@ (8006fdc <cyclic_routine+0x7c>)
 8006f98:	821a      	strh	r2, [r3, #16]
//	data.soil_moisture_2 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_2);
#ifdef DEGBUG_PRINTF
	printf("Temperature: %d, Humidity: %d\n", data.temperature, data.humidity);
 8006f9a:	4b10      	ldr	r3, [pc, #64]	@ (8006fdc <cyclic_routine+0x7c>)
 8006f9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8006fdc <cyclic_routine+0x7c>)
 8006fa2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006fa6:	e9cd 2300 	strd	r2, r3, [sp]
 8006faa:	4602      	mov	r2, r0
 8006fac:	460b      	mov	r3, r1
 8006fae:	480d      	ldr	r0, [pc, #52]	@ (8006fe4 <cyclic_routine+0x84>)
 8006fb0:	f008 fc24 	bl	800f7fc <iprintf>
	printf("Soil Moisture1: %d promille\n", data.soil_moisture_1);
 8006fb4:	4b09      	ldr	r3, [pc, #36]	@ (8006fdc <cyclic_routine+0x7c>)
 8006fb6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006fba:	4619      	mov	r1, r3
 8006fbc:	480a      	ldr	r0, [pc, #40]	@ (8006fe8 <cyclic_routine+0x88>)
 8006fbe:	f008 fc1d 	bl	800f7fc <iprintf>
#endif
	APP_ZIGBEE_cyclic_reporting(&data);
 8006fc2:	4806      	ldr	r0, [pc, #24]	@ (8006fdc <cyclic_routine+0x7c>)
 8006fc4:	f007 fe9c 	bl	800ed00 <APP_ZIGBEE_cyclic_reporting>
	HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8006fc8:	2110      	movs	r1, #16
 8006fca:	4808      	ldr	r0, [pc, #32]	@ (8006fec <cyclic_routine+0x8c>)
 8006fcc:	f002 f8c2 	bl	8009154 <HAL_GPIO_TogglePin>
}
 8006fd0:	bf00      	nop
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	200003ac 	.word	0x200003ac
 8006fdc:	200003f0 	.word	0x200003f0
 8006fe0:	200003c8 	.word	0x200003c8
 8006fe4:	08010680 	.word	0x08010680
 8006fe8:	080106a0 	.word	0x080106a0
 8006fec:	48001000 	.word	0x48001000

08006ff0 <RGB_init>:
void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse);
uint16_t saturate_color(uint16_t in);
struct RGB_colors xy_to_RGB(float x, float y, float brightness);
void update_color_xy(struct RGB_obj *obj);

void RGB_init(struct RGB_obj *obj, TIM_HandleTypeDef *timer, uint32_t channel_red, uint32_t channel_green, uint32_t channel_blue){
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b086      	sub	sp, #24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
 8006ffc:	603b      	str	r3, [r7, #0]
	struct RGB_colors zero_col = {0};
 8006ffe:	f107 0310 	add.w	r3, r7, #16
 8007002:	2200      	movs	r2, #0
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	809a      	strh	r2, [r3, #4]
	obj->timer = timer;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	601a      	str	r2, [r3, #0]
	obj->channel_red = channel_red;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	605a      	str	r2, [r3, #4]
	obj->channel_green = channel_green;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	609a      	str	r2, [r3, #8]
	obj->channel_blue = channel_blue;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6a3a      	ldr	r2, [r7, #32]
 800701e:	60da      	str	r2, [r3, #12]
	obj->XY_col.x = 0;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	821a      	strh	r2, [r3, #16]
	obj->XY_col.y = 0,
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	825a      	strh	r2, [r3, #18]
	obj->XY_col.brightness = 0xFF,
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	22ff      	movs	r2, #255	@ 0xff
 8007030:	829a      	strh	r2, [r3, #20]
	obj->on_status = false;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	759a      	strb	r2, [r3, #22]
	RGB_set(obj, zero_col);
 8007038:	f107 0310 	add.w	r3, r7, #16
 800703c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 f804 	bl	800704e <RGB_set>
}
 8007046:	bf00      	nop
 8007048:	3718      	adds	r7, #24
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <RGB_set>:
void RGB_set_brightness(struct RGB_obj *obj, uint16_t brightness){
	obj->XY_col.brightness = brightness;
	update_color_xy(obj);
}

void RGB_set(struct RGB_obj *obj, struct RGB_colors color){
 800704e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007050:	b097      	sub	sp, #92	@ 0x5c
 8007052:	af12      	add	r7, sp, #72	@ 0x48
 8007054:	60f8      	str	r0, [r7, #12]
 8007056:	1d3b      	adds	r3, r7, #4
 8007058:	e883 0006 	stmia.w	r3, {r1, r2}
	setPWM_normal_timer(*obj->timer, obj->channel_blue, color.b);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681e      	ldr	r6, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	893a      	ldrh	r2, [r7, #8]
 8007066:	9210      	str	r2, [sp, #64]	@ 0x40
 8007068:	930f      	str	r3, [sp, #60]	@ 0x3c
 800706a:	466d      	mov	r5, sp
 800706c:	f106 0410 	add.w	r4, r6, #16
 8007070:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007072:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007074:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007076:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007078:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800707a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800707c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8007080:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8007084:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8007088:	f000 f834 	bl	80070f4 <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_green, color.g);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681e      	ldr	r6, [r3, #0]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	88fa      	ldrh	r2, [r7, #6]
 8007096:	9210      	str	r2, [sp, #64]	@ 0x40
 8007098:	930f      	str	r3, [sp, #60]	@ 0x3c
 800709a:	466d      	mov	r5, sp
 800709c:	f106 0410 	add.w	r4, r6, #16
 80070a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070ac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80070b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80070b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80070b8:	f000 f81c 	bl	80070f4 <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_red, color.r);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681e      	ldr	r6, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	88ba      	ldrh	r2, [r7, #4]
 80070c6:	9210      	str	r2, [sp, #64]	@ 0x40
 80070c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80070ca:	466d      	mov	r5, sp
 80070cc:	f106 0410 	add.w	r4, r6, #16
 80070d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80070da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80070dc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80070e0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80070e4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80070e8:	f000 f804 	bl	80070f4 <setPWM_normal_timer>
}
 80070ec:	bf00      	nop
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070f4 <setPWM_normal_timer>:
void RGB_turn_on(struct RGB_obj *obj){
	obj->on_status = true;
	update_color_xy(obj);
}

void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse) {
 80070f4:	b084      	sub	sp, #16
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b088      	sub	sp, #32
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 8007100:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_TIM_PWM_Stop(&timer, channel); 								// stop generation of pwm
 8007104:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8007106:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800710a:	f004 fbc5 	bl	800b898 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef sConfigOC;
	timer.Init.Period = MAX_BRIGHTNESS; 							// set the period duration
 800710e:	2364      	movs	r3, #100	@ 0x64
 8007110:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIM_PWM_Init(&timer); 										// re-inititialize with new period value
 8007112:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8007116:	f004 fa8d 	bl	800b634 <HAL_TIM_PWM_Init>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800711a:	2360      	movs	r3, #96	@ 0x60
 800711c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = saturate_color(pulse); 										// set the pulse duration
 800711e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8007122:	4618      	mov	r0, r3
 8007124:	f000 f81e 	bl	8007164 <saturate_color>
 8007128:	4603      	mov	r3, r0
 800712a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800712c:	2300      	movs	r3, #0
 800712e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007130:	2300      	movs	r3, #0
 8007132:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8007134:	1d3b      	adds	r3, r7, #4
 8007136:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007138:	4619      	mov	r1, r3
 800713a:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800713e:	f004 fd3b 	bl	800bbb8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 8007142:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8007144:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8007148:	f004 facc 	bl	800b6e4 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&timer, channel);
 800714c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800714e:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8007152:	f005 faf1 	bl	800c738 <HAL_TIMEx_PWMN_Start>
}
 8007156:	bf00      	nop
 8007158:	3720      	adds	r7, #32
 800715a:	46bd      	mov	sp, r7
 800715c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007160:	b004      	add	sp, #16
 8007162:	4770      	bx	lr

08007164 <saturate_color>:

uint16_t saturate_color(uint16_t in){
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	4603      	mov	r3, r0
 800716c:	80fb      	strh	r3, [r7, #6]
	if(in > MAX_BRIGHTNESS){
 800716e:	88fb      	ldrh	r3, [r7, #6]
 8007170:	2b64      	cmp	r3, #100	@ 0x64
 8007172:	d901      	bls.n	8007178 <saturate_color+0x14>
		return MAX_BRIGHTNESS;
 8007174:	2364      	movs	r3, #100	@ 0x64
 8007176:	e000      	b.n	800717a <saturate_color+0x16>
	}else{
		return in;
 8007178:	88fb      	ldrh	r3, [r7, #6]
	}
}
 800717a:	4618      	mov	r0, r3
 800717c:	370c      	adds	r7, #12
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <SOIL_MOIST_init>:
#define VAL_RANGE (MAX_ADC-WATER_MEAS)

uint16_t saturate(uint16_t val);


void SOIL_MOIST_init(struct SOIL_MOIST_obj *obj, uint16_t *DMA_location){
 8007186:	b480      	push	{r7}
 8007188:	b083      	sub	sp, #12
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
 800718e:	6039      	str	r1, [r7, #0]
	obj->type = SOIL_MOIST;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	701a      	strb	r2, [r3, #0]
	obj->ADC_val = DMA_location;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	683a      	ldr	r2, [r7, #0]
 800719a:	605a      	str	r2, [r3, #4]
}
 800719c:	bf00      	nop
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <SOIL_MOIST_get_moisture_percent>:


int16_t SOIL_MOIST_get_moisture_percent(struct SOIL_MOIST_obj *obj){
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
	int32_t working_val = saturate(*obj->ADC_val) -  WATER_MEAS;	// saturated and offset compensated
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	881b      	ldrh	r3, [r3, #0]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 f81e 	bl	80071f8 <saturate>
 80071bc:	4603      	mov	r3, r0
 80071be:	f6a3 13c4 	subw	r3, r3, #2500	@ 0x9c4
 80071c2:	60fb      	str	r3, [r7, #12]
	working_val = 1000 * working_val / VAL_RANGE;					// multiplication order is important to avoid overflow
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80071ca:	fb02 f303 	mul.w	r3, r2, r3
 80071ce:	4a09      	ldr	r2, [pc, #36]	@ (80071f4 <SOIL_MOIST_get_moisture_percent+0x4c>)
 80071d0:	fb82 1203 	smull	r1, r2, r2, r3
 80071d4:	1212      	asrs	r2, r2, #8
 80071d6:	17db      	asrs	r3, r3, #31
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	60fb      	str	r3, [r7, #12]
	working_val = 1000 - working_val;								// invert, since high adc is low moisture
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80071e2:	60fb      	str	r3, [r7, #12]
	int16_t shortened = (int16_t)(working_val);						// cast back to 16 bit
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	817b      	strh	r3, [r7, #10]
	return shortened;
 80071e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	2916a177 	.word	0x2916a177

080071f8 <saturate>:



// private FCT

uint16_t saturate(uint16_t val){
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	4603      	mov	r3, r0
 8007200:	80fb      	strh	r3, [r7, #6]
	if(val > MAX_ADC){
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007208:	d302      	bcc.n	8007210 <saturate+0x18>
		return MAX_ADC;
 800720a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800720e:	e008      	b.n	8007222 <saturate+0x2a>
	}else if(val < WATER_MEAS){
 8007210:	88fb      	ldrh	r3, [r7, #6]
 8007212:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8007216:	4293      	cmp	r3, r2
 8007218:	d802      	bhi.n	8007220 <saturate+0x28>
		return WATER_MEAS;
 800721a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800721e:	e000      	b.n	8007222 <saturate+0x2a>
	}else{
		return val;
 8007220:	88fb      	ldrh	r3, [r7, #6]
	}
}
 8007222:	4618      	mov	r0, r3
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr

0800722e <TEMP_HUMID_init>:
#include "TEMP_HUMID.h"


void TEMP_HUMID_init(struct TEMP_HUMID_obj *obj, enum TEMP_HUMID_sensortype type, TIM_HandleTypeDef *timer, GPIO_TypeDef* port, uint16_t pin){
 800722e:	b580      	push	{r7, lr}
 8007230:	b084      	sub	sp, #16
 8007232:	af00      	add	r7, sp, #0
 8007234:	60f8      	str	r0, [r7, #12]
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	603b      	str	r3, [r7, #0]
 800723a:	460b      	mov	r3, r1
 800723c:	72fb      	strb	r3, [r7, #11]
	obj->type = type;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	7afa      	ldrb	r2, [r7, #11]
 8007242:	701a      	strb	r2, [r3, #0]
	//make tim16 maybe to tim17
	switch(obj->type){
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d008      	beq.n	800725e <TEMP_HUMID_init+0x30>
 800724c:	2b01      	cmp	r3, #1
 800724e:	d000      	beq.n	8007252 <TEMP_HUMID_init+0x24>
		break;
	case DHT22:
		DHT22_Init(port, pin);
		break;
	default:
		break;
 8007250:	e006      	b.n	8007260 <TEMP_HUMID_init+0x32>
		DHT22_Init(port, pin);
 8007252:	8b3b      	ldrh	r3, [r7, #24]
 8007254:	4619      	mov	r1, r3
 8007256:	6838      	ldr	r0, [r7, #0]
 8007258:	f7ff fe54 	bl	8006f04 <DHT22_Init>
		break;
 800725c:	e000      	b.n	8007260 <TEMP_HUMID_init+0x32>
		break;
 800725e:	bf00      	nop
	}
}
 8007260:	bf00      	nop
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <TEMP_HUMID_read>:

void TEMP_HUMID_read(struct TEMP_HUMID_obj *obj){
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
	switch (obj->type){
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <TEMP_HUMID_read+0x16>
 8007278:	2b01      	cmp	r3, #1
 800727a:	d018      	beq.n	80072ae <TEMP_HUMID_read+0x46>
 800727c:	e02f      	b.n	80072de <TEMP_HUMID_read+0x76>
	case DHT11:
		readDHT11(&obj->dht11);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	330c      	adds	r3, #12
 8007282:	4618      	mov	r0, r3
 8007284:	f7ff fcc5 	bl	8006c12 <readDHT11>
		obj->temperature_degC = (float)obj->dht11.temperature;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	7e1b      	ldrb	r3, [r3, #24]
 800728c:	ee07 3a90 	vmov	s15, r3
 8007290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	edc3 7a01 	vstr	s15, [r3, #4]
		obj->humidity_percent = (float)obj->dht11.humidty;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	7e5b      	ldrb	r3, [r3, #25]
 800729e:	ee07 3a90 	vmov	s15, r3
 80072a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	edc3 7a02 	vstr	s15, [r3, #8]
		break;
 80072ac:	e020      	b.n	80072f0 <TEMP_HUMID_read+0x88>
	case DHT22:
		DHT_DataTypedef data;
		DHT_GetData(&data);
 80072ae:	f107 0308 	add.w	r3, r7, #8
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fc0c 	bl	8006ad0 <DHT_GetData>
//		DHT22_GetTemp_Humidity(&obj->temperature_degC, &obj->humidity_percent);
		obj->temperature_degC = data.Temperature;
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	605a      	str	r2, [r3, #4]
		obj->humidity_percent = data.Humidity;
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	609a      	str	r2, [r3, #8]
		printf("temperature: %d\n", (int16_t)(obj->temperature_degC));
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80072ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072ce:	ee17 3a90 	vmov	r3, s15
 80072d2:	b21b      	sxth	r3, r3
 80072d4:	4619      	mov	r1, r3
 80072d6:	4808      	ldr	r0, [pc, #32]	@ (80072f8 <TEMP_HUMID_read+0x90>)
 80072d8:	f008 fa90 	bl	800f7fc <iprintf>

		break;
 80072dc:	e008      	b.n	80072f0 <TEMP_HUMID_read+0x88>
	default:
		obj->temperature_degC = 0;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f04f 0200 	mov.w	r2, #0
 80072e4:	605a      	str	r2, [r3, #4]
		obj->humidity_percent = 0;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f04f 0200 	mov.w	r2, #0
 80072ec:	609a      	str	r2, [r3, #8]
		break;
 80072ee:	bf00      	nop
	}
}
 80072f0:	bf00      	nop
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	080106c0 	.word	0x080106c0

080072fc <TEMP_HUMID_get_temperature>:

long long TEMP_HUMID_get_temperature(struct TEMP_HUMID_obj *obj){
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
	float value_mul = obj->temperature_degC * 10.0f;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	edd3 7a01 	vldr	s15, [r3, #4]
 800730a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800730e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007312:	edc7 7a03 	vstr	s15, [r7, #12]
	return ((long long)(value_mul));
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f7fe f82c 	bl	8005374 <__aeabi_f2lz>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
}
 8007320:	4610      	mov	r0, r2
 8007322:	4619      	mov	r1, r3
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <TEMP_HUMID_get_humidity>:

long long TEMP_HUMID_get_humidity(struct TEMP_HUMID_obj *obj){
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
	float value_mul = obj->humidity_percent * 10.0f;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	edd3 7a02 	vldr	s15, [r3, #8]
 8007338:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800733c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007340:	edc7 7a03 	vstr	s15, [r7, #12]
	return ((long long)(value_mul));
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f7fe f815 	bl	8005374 <__aeabi_f2lz>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
}
 800734e:	4610      	mov	r0, r2
 8007350:	4619      	mov	r1, r3
 8007352:	3710      	adds	r7, #16
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007362:	4b0c      	ldr	r3, [pc, #48]	@ (8007394 <HAL_Init+0x3c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a0b      	ldr	r2, [pc, #44]	@ (8007394 <HAL_Init+0x3c>)
 8007368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800736c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800736e:	2003      	movs	r0, #3
 8007370:	f001 f9de 	bl	8008730 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007374:	200f      	movs	r0, #15
 8007376:	f000 f80f 	bl	8007398 <HAL_InitTick>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d002      	beq.n	8007386 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	71fb      	strb	r3, [r7, #7]
 8007384:	e001      	b.n	800738a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007386:	f7fe fede 	bl	8006146 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800738a:	79fb      	ldrb	r3, [r7, #7]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3708      	adds	r7, #8
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	58004000 	.word	0x58004000

08007398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80073a4:	4b17      	ldr	r3, [pc, #92]	@ (8007404 <HAL_InitTick+0x6c>)
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d024      	beq.n	80073f6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80073ac:	f003 f97c 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 80073b0:	4602      	mov	r2, r0
 80073b2:	4b14      	ldr	r3, [pc, #80]	@ (8007404 <HAL_InitTick+0x6c>)
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	4619      	mov	r1, r3
 80073b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80073bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80073c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c4:	4618      	mov	r0, r3
 80073c6:	f001 f9e6 	bl	8008796 <HAL_SYSTICK_Config>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10f      	bne.n	80073f0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b0f      	cmp	r3, #15
 80073d4:	d809      	bhi.n	80073ea <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80073d6:	2200      	movs	r2, #0
 80073d8:	6879      	ldr	r1, [r7, #4]
 80073da:	f04f 30ff 	mov.w	r0, #4294967295
 80073de:	f001 f9b2 	bl	8008746 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80073e2:	4a09      	ldr	r2, [pc, #36]	@ (8007408 <HAL_InitTick+0x70>)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	e007      	b.n	80073fa <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	73fb      	strb	r3, [r7, #15]
 80073ee:	e004      	b.n	80073fa <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	73fb      	strb	r3, [r7, #15]
 80073f4:	e001      	b.n	80073fa <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	20000010 	.word	0x20000010
 8007408:	2000000c 	.word	0x2000000c

0800740c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007410:	4b06      	ldr	r3, [pc, #24]	@ (800742c <HAL_IncTick+0x20>)
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	461a      	mov	r2, r3
 8007416:	4b06      	ldr	r3, [pc, #24]	@ (8007430 <HAL_IncTick+0x24>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4413      	add	r3, r2
 800741c:	4a04      	ldr	r2, [pc, #16]	@ (8007430 <HAL_IncTick+0x24>)
 800741e:	6013      	str	r3, [r2, #0]
}
 8007420:	bf00      	nop
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	20000010 	.word	0x20000010
 8007430:	20000408 	.word	0x20000408

08007434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007434:	b480      	push	{r7}
 8007436:	af00      	add	r7, sp, #0
  return uwTick;
 8007438:	4b03      	ldr	r3, [pc, #12]	@ (8007448 <HAL_GetTick+0x14>)
 800743a:	681b      	ldr	r3, [r3, #0]
}
 800743c:	4618      	mov	r0, r3
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000408 	.word	0x20000408

0800744c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800744c:	b480      	push	{r7}
 800744e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8007450:	4b03      	ldr	r3, [pc, #12]	@ (8007460 <HAL_GetTickPrio+0x14>)
 8007452:	681b      	ldr	r3, [r3, #0]
}
 8007454:	4618      	mov	r0, r3
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	2000000c 	.word	0x2000000c

08007464 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8007464:	b480      	push	{r7}
 8007466:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8007468:	4b03      	ldr	r3, [pc, #12]	@ (8007478 <HAL_GetTickFreq+0x14>)
 800746a:	781b      	ldrb	r3, [r3, #0]
}
 800746c:	4618      	mov	r0, r3
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	20000010 	.word	0x20000010

0800747c <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	431a      	orrs	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8007496:	bf00      	nop
 8007498:	370c      	adds	r7, #12
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b083      	sub	sp, #12
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	431a      	orrs	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	609a      	str	r2, [r3, #8]
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80074d8:	4618      	mov	r0, r3
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
 80074f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	3360      	adds	r3, #96	@ 0x60
 80074f6:	461a      	mov	r2, r3
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4413      	add	r3, r2
 80074fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	4b08      	ldr	r3, [pc, #32]	@ (8007528 <LL_ADC_SetOffset+0x44>)
 8007506:	4013      	ands	r3, r2
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	430a      	orrs	r2, r1
 8007512:	4313      	orrs	r3, r2
 8007514:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800751c:	bf00      	nop
 800751e:	371c      	adds	r7, #28
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr
 8007528:	03fff000 	.word	0x03fff000

0800752c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	3360      	adds	r3, #96	@ 0x60
 800753a:	461a      	mov	r2, r3
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	4413      	add	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007558:	b480      	push	{r7}
 800755a:	b087      	sub	sp, #28
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3360      	adds	r3, #96	@ 0x60
 8007568:	461a      	mov	r2, r3
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	4413      	add	r3, r2
 8007570:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	431a      	orrs	r2, r3
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007582:	bf00      	nop
 8007584:	371c      	adds	r7, #28
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80075a2:	2301      	movs	r3, #1
 80075a4:	e000      	b.n	80075a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80075a6:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	370c      	adds	r7, #12
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b087      	sub	sp, #28
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	3330      	adds	r3, #48	@ 0x30
 80075c4:	461a      	mov	r2, r3
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	0a1b      	lsrs	r3, r3, #8
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	f003 030c 	and.w	r3, r3, #12
 80075d0:	4413      	add	r3, r2
 80075d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f003 031f 	and.w	r3, r3, #31
 80075de:	211f      	movs	r1, #31
 80075e0:	fa01 f303 	lsl.w	r3, r1, r3
 80075e4:	43db      	mvns	r3, r3
 80075e6:	401a      	ands	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	0e9b      	lsrs	r3, r3, #26
 80075ec:	f003 011f 	and.w	r1, r3, #31
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	f003 031f 	and.w	r3, r3, #31
 80075f6:	fa01 f303 	lsl.w	r3, r1, r3
 80075fa:	431a      	orrs	r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8007600:	bf00      	nop
 8007602:	371c      	adds	r7, #28
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800760c:	b480      	push	{r7}
 800760e:	b087      	sub	sp, #28
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3314      	adds	r3, #20
 800761c:	461a      	mov	r2, r3
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	0e5b      	lsrs	r3, r3, #25
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	f003 0304 	and.w	r3, r3, #4
 8007628:	4413      	add	r3, r2
 800762a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	0d1b      	lsrs	r3, r3, #20
 8007634:	f003 031f 	and.w	r3, r3, #31
 8007638:	2107      	movs	r1, #7
 800763a:	fa01 f303 	lsl.w	r3, r1, r3
 800763e:	43db      	mvns	r3, r3
 8007640:	401a      	ands	r2, r3
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	0d1b      	lsrs	r3, r3, #20
 8007646:	f003 031f 	and.w	r3, r3, #31
 800764a:	6879      	ldr	r1, [r7, #4]
 800764c:	fa01 f303 	lsl.w	r3, r1, r3
 8007650:	431a      	orrs	r2, r3
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8007656:	bf00      	nop
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
	...

08007664 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800767c:	43db      	mvns	r3, r3
 800767e:	401a      	ands	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f003 0318 	and.w	r3, r3, #24
 8007686:	4908      	ldr	r1, [pc, #32]	@ (80076a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007688:	40d9      	lsrs	r1, r3
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	400b      	ands	r3, r1
 800768e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007692:	431a      	orrs	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800769a:	bf00      	nop
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	0007ffff 	.word	0x0007ffff

080076ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80076bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	6093      	str	r3, [r2, #8]
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80076e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076e4:	d101      	bne.n	80076ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80076e6:	2301      	movs	r3, #1
 80076e8:	e000      	b.n	80076ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007708:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800770c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007730:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007734:	d101      	bne.n	800773a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007736:	2301      	movs	r3, #1
 8007738:	e000      	b.n	800773c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007758:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800775c:	f043 0201 	orr.w	r2, r3, #1
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b01      	cmp	r3, #1
 8007782:	d101      	bne.n	8007788 <LL_ADC_IsEnabled+0x18>
 8007784:	2301      	movs	r3, #1
 8007786:	e000      	b.n	800778a <LL_ADC_IsEnabled+0x1a>
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr

08007796 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007796:	b480      	push	{r7}
 8007798:	b083      	sub	sp, #12
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80077aa:	f043 0204 	orr.w	r2, r3, #4
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80077b2:	bf00      	nop
 80077b4:	370c      	adds	r7, #12
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr

080077be <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80077be:	b480      	push	{r7}
 80077c0:	b083      	sub	sp, #12
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 0304 	and.w	r3, r3, #4
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d101      	bne.n	80077d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80077d2:	2301      	movs	r3, #1
 80077d4:	e000      	b.n	80077d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	f003 0308 	and.w	r3, r3, #8
 80077f4:	2b08      	cmp	r3, #8
 80077f6:	d101      	bne.n	80077fc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80077f8:	2301      	movs	r3, #1
 80077fa:	e000      	b.n	80077fe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
	...

0800780c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b088      	sub	sp, #32
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8007818:	2300      	movs	r3, #0
 800781a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800781c:	2300      	movs	r3, #0
 800781e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e12e      	b.n	8007a88 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007834:	2b00      	cmp	r3, #0
 8007836:	d109      	bne.n	800784c <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f7fe fc95 	bl	8006168 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff ff3d 	bl	80076d0 <LL_ADC_IsDeepPowerDownEnabled>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d004      	beq.n	8007866 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4618      	mov	r0, r3
 8007862:	f7ff ff23 	bl	80076ac <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff ff58 	bl	8007720 <LL_ADC_IsInternalRegulatorEnabled>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d115      	bne.n	80078a2 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff ff3c 	bl	80076f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007880:	4b83      	ldr	r3, [pc, #524]	@ (8007a90 <HAL_ADC_Init+0x284>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	099b      	lsrs	r3, r3, #6
 8007886:	4a83      	ldr	r2, [pc, #524]	@ (8007a94 <HAL_ADC_Init+0x288>)
 8007888:	fba2 2303 	umull	r2, r3, r2, r3
 800788c:	099b      	lsrs	r3, r3, #6
 800788e:	3301      	adds	r3, #1
 8007890:	005b      	lsls	r3, r3, #1
 8007892:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007894:	e002      	b.n	800789c <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	3b01      	subs	r3, #1
 800789a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1f9      	bne.n	8007896 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7ff ff3a 	bl	8007720 <LL_ADC_IsInternalRegulatorEnabled>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10d      	bne.n	80078ce <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b6:	f043 0210 	orr.w	r2, r3, #16
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078c2:	f043 0201 	orr.w	r2, r3, #1
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7ff ff73 	bl	80077be <LL_ADC_REG_IsConversionOngoing>
 80078d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078de:	f003 0310 	and.w	r3, r3, #16
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f040 80c7 	bne.w	8007a76 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 80c3 	bne.w	8007a76 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078f4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80078f8:	f043 0202 	orr.w	r2, r3, #2
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ff33 	bl	8007770 <LL_ADC_IsEnabled>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10b      	bne.n	8007928 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007910:	4861      	ldr	r0, [pc, #388]	@ (8007a98 <HAL_ADC_Init+0x28c>)
 8007912:	f7ff ff2d 	bl	8007770 <LL_ADC_IsEnabled>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d105      	bne.n	8007928 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	4619      	mov	r1, r3
 8007922:	485e      	ldr	r0, [pc, #376]	@ (8007a9c <HAL_ADC_Init+0x290>)
 8007924:	f7ff fdaa 	bl	800747c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	7e5b      	ldrb	r3, [r3, #25]
 800792c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007932:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007938:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800793e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007946:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8007948:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	4313      	orrs	r3, r2
 800794e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d106      	bne.n	8007968 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795e:	3b01      	subs	r3, #1
 8007960:	045b      	lsls	r3, r3, #17
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	4313      	orrs	r3, r2
 8007966:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	d009      	beq.n	8007984 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007974:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800797e:	69ba      	ldr	r2, [r7, #24]
 8007980:	4313      	orrs	r3, r2
 8007982:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68da      	ldr	r2, [r3, #12]
 800798a:	4b45      	ldr	r3, [pc, #276]	@ (8007aa0 <HAL_ADC_Init+0x294>)
 800798c:	4013      	ands	r3, r2
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	6812      	ldr	r2, [r2, #0]
 8007992:	69b9      	ldr	r1, [r7, #24]
 8007994:	430b      	orrs	r3, r1
 8007996:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4618      	mov	r0, r3
 800799e:	f7ff ff0e 	bl	80077be <LL_ADC_REG_IsConversionOngoing>
 80079a2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7ff ff1b 	bl	80077e4 <LL_ADC_INJ_IsConversionOngoing>
 80079ae:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d13d      	bne.n	8007a32 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d13a      	bne.n	8007a32 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80079c0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80079c8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80079ca:	4313      	orrs	r3, r2
 80079cc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079d8:	f023 0302 	bic.w	r3, r3, #2
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	6812      	ldr	r2, [r2, #0]
 80079e0:	69b9      	ldr	r1, [r7, #24]
 80079e2:	430b      	orrs	r3, r1
 80079e4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d118      	bne.n	8007a22 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80079fa:	f023 0304 	bic.w	r3, r3, #4
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007a06:	4311      	orrs	r1, r2
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007a0c:	4311      	orrs	r1, r2
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007a12:	430a      	orrs	r2, r1
 8007a14:	431a      	orrs	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f042 0201 	orr.w	r2, r2, #1
 8007a1e:	611a      	str	r2, [r3, #16]
 8007a20:	e007      	b.n	8007a32 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	691a      	ldr	r2, [r3, #16]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f022 0201 	bic.w	r2, r2, #1
 8007a30:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d10c      	bne.n	8007a54 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a40:	f023 010f 	bic.w	r1, r3, #15
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	1e5a      	subs	r2, r3, #1
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a52:	e007      	b.n	8007a64 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f022 020f 	bic.w	r2, r2, #15
 8007a62:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a68:	f023 0303 	bic.w	r3, r3, #3
 8007a6c:	f043 0201 	orr.w	r2, r3, #1
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	655a      	str	r2, [r3, #84]	@ 0x54
 8007a74:	e007      	b.n	8007a86 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a7a:	f043 0210 	orr.w	r2, r3, #16
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007a86:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3720      	adds	r7, #32
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	20000008 	.word	0x20000008
 8007a94:	053e2d63 	.word	0x053e2d63
 8007a98:	50040000 	.word	0x50040000
 8007a9c:	50040300 	.word	0x50040300
 8007aa0:	fff0c007 	.word	0xfff0c007

08007aa4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b086      	sub	sp, #24
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7ff fe82 	bl	80077be <LL_ADC_REG_IsConversionOngoing>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d167      	bne.n	8007b90 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_ADC_Start_DMA+0x2a>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e063      	b.n	8007b96 <HAL_ADC_Start_DMA+0xf2>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8007ad6:	68f8      	ldr	r0, [r7, #12]
 8007ad8:	f000 fc4c 	bl	8008374 <ADC_Enable>
 8007adc:	4603      	mov	r3, r0
 8007ade:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007ae0:	7dfb      	ldrb	r3, [r7, #23]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d14f      	bne.n	8007b86 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007aee:	f023 0301 	bic.w	r3, r3, #1
 8007af2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d006      	beq.n	8007b14 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b0a:	f023 0206 	bic.w	r2, r3, #6
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	659a      	str	r2, [r3, #88]	@ 0x58
 8007b12:	e002      	b.n	8007b1a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b1e:	4a20      	ldr	r2, [pc, #128]	@ (8007ba0 <HAL_ADC_Start_DMA+0xfc>)
 8007b20:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b26:	4a1f      	ldr	r2, [pc, #124]	@ (8007ba4 <HAL_ADC_Start_DMA+0x100>)
 8007b28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b2e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ba8 <HAL_ADC_Start_DMA+0x104>)
 8007b30:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	221c      	movs	r2, #28
 8007b38:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	685a      	ldr	r2, [r3, #4]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f042 0210 	orr.w	r2, r2, #16
 8007b50:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68da      	ldr	r2, [r3, #12]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0201 	orr.w	r2, r2, #1
 8007b60:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3340      	adds	r3, #64	@ 0x40
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f000 fec5 	bl	8008900 <HAL_DMA_Start_IT>
 8007b76:	4603      	mov	r3, r0
 8007b78:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7ff fe09 	bl	8007796 <LL_ADC_REG_StartConversion>
 8007b84:	e006      	b.n	8007b94 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8007b8e:	e001      	b.n	8007b94 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007b90:	2302      	movs	r3, #2
 8007b92:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3718      	adds	r7, #24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	08008469 	.word	0x08008469
 8007ba4:	08008541 	.word	0x08008541
 8007ba8:	0800855d 	.word	0x0800855d

08007bac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007bc8:	bf00      	nop
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b0b6      	sub	sp, #216	@ 0xd8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d101      	bne.n	8007c0a <HAL_ADC_ConfigChannel+0x22>
 8007c06:	2302      	movs	r3, #2
 8007c08:	e39f      	b.n	800834a <HAL_ADC_ConfigChannel+0x762>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7ff fdd1 	bl	80077be <LL_ADC_REG_IsConversionOngoing>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f040 8384 	bne.w	800832c <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6818      	ldr	r0, [r3, #0]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	6859      	ldr	r1, [r3, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	461a      	mov	r2, r3
 8007c32:	f7ff fcbf 	bl	80075b4 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7ff fdbf 	bl	80077be <LL_ADC_REG_IsConversionOngoing>
 8007c40:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7ff fdcb 	bl	80077e4 <LL_ADC_INJ_IsConversionOngoing>
 8007c4e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007c52:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f040 81a6 	bne.w	8007fa8 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007c5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f040 81a1 	bne.w	8007fa8 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6818      	ldr	r0, [r3, #0]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	6819      	ldr	r1, [r3, #0]
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	461a      	mov	r2, r3
 8007c74:	f7ff fcca 	bl	800760c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	695a      	ldr	r2, [r3, #20]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	08db      	lsrs	r3, r3, #3
 8007c84:	f003 0303 	and.w	r3, r3, #3
 8007c88:	005b      	lsls	r3, r3, #1
 8007c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	2b04      	cmp	r3, #4
 8007c98:	d00a      	beq.n	8007cb0 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6818      	ldr	r0, [r3, #0]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	6919      	ldr	r1, [r3, #16]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007caa:	f7ff fc1b 	bl	80074e4 <LL_ADC_SetOffset>
 8007cae:	e17b      	b.n	8007fa8 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff fc38 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10a      	bne.n	8007cdc <HAL_ADC_ConfigChannel+0xf4>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2100      	movs	r1, #0
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7ff fc2d 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	0e9b      	lsrs	r3, r3, #26
 8007cd6:	f003 021f 	and.w	r2, r3, #31
 8007cda:	e01e      	b.n	8007d1a <HAL_ADC_ConfigChannel+0x132>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7ff fc22 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007cf2:	fa93 f3a3 	rbit	r3, r3
 8007cf6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007cfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007cfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007d02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d101      	bne.n	8007d0e <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8007d0a:	2320      	movs	r3, #32
 8007d0c:	e004      	b.n	8007d18 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8007d0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d12:	fab3 f383 	clz	r3, r3
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	461a      	mov	r2, r3
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d105      	bne.n	8007d32 <HAL_ADC_ConfigChannel+0x14a>
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	0e9b      	lsrs	r3, r3, #26
 8007d2c:	f003 031f 	and.w	r3, r3, #31
 8007d30:	e018      	b.n	8007d64 <HAL_ADC_ConfigChannel+0x17c>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007d3e:	fa93 f3a3 	rbit	r3, r3
 8007d42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007d4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8007d56:	2320      	movs	r3, #32
 8007d58:	e004      	b.n	8007d64 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8007d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d5e:	fab3 f383 	clz	r3, r3
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d106      	bne.n	8007d76 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	2100      	movs	r1, #0
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7ff fbf1 	bl	8007558 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2101      	movs	r1, #1
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff fbd5 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007d82:	4603      	mov	r3, r0
 8007d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10a      	bne.n	8007da2 <HAL_ADC_ConfigChannel+0x1ba>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2101      	movs	r1, #1
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7ff fbca 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	0e9b      	lsrs	r3, r3, #26
 8007d9c:	f003 021f 	and.w	r2, r3, #31
 8007da0:	e01e      	b.n	8007de0 <HAL_ADC_ConfigChannel+0x1f8>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2101      	movs	r1, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7ff fbbf 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007dae:	4603      	mov	r3, r0
 8007db0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007db4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007db8:	fa93 f3a3 	rbit	r3, r3
 8007dbc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007dc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007dc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8007dd0:	2320      	movs	r3, #32
 8007dd2:	e004      	b.n	8007dde <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8007dd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dd8:	fab3 f383 	clz	r3, r3
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d105      	bne.n	8007df8 <HAL_ADC_ConfigChannel+0x210>
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	0e9b      	lsrs	r3, r3, #26
 8007df2:	f003 031f 	and.w	r3, r3, #31
 8007df6:	e018      	b.n	8007e2a <HAL_ADC_ConfigChannel+0x242>
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e04:	fa93 f3a3 	rbit	r3, r3
 8007e08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007e14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d101      	bne.n	8007e20 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8007e1c:	2320      	movs	r3, #32
 8007e1e:	e004      	b.n	8007e2a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8007e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e24:	fab3 f383 	clz	r3, r3
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d106      	bne.n	8007e3c <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2200      	movs	r2, #0
 8007e34:	2101      	movs	r1, #1
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7ff fb8e 	bl	8007558 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2102      	movs	r1, #2
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7ff fb72 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10a      	bne.n	8007e68 <HAL_ADC_ConfigChannel+0x280>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2102      	movs	r1, #2
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7ff fb67 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	0e9b      	lsrs	r3, r3, #26
 8007e62:	f003 021f 	and.w	r2, r3, #31
 8007e66:	e01e      	b.n	8007ea6 <HAL_ADC_ConfigChannel+0x2be>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2102      	movs	r1, #2
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff fb5c 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007e74:	4603      	mov	r3, r0
 8007e76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e7e:	fa93 f3a3 	rbit	r3, r3
 8007e82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007e8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007e8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8007e96:	2320      	movs	r3, #32
 8007e98:	e004      	b.n	8007ea4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8007e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e9e:	fab3 f383 	clz	r3, r3
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d105      	bne.n	8007ebe <HAL_ADC_ConfigChannel+0x2d6>
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	0e9b      	lsrs	r3, r3, #26
 8007eb8:	f003 031f 	and.w	r3, r3, #31
 8007ebc:	e016      	b.n	8007eec <HAL_ADC_ConfigChannel+0x304>
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007eca:	fa93 f3a3 	rbit	r3, r3
 8007ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007ed0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ed2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8007ed6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8007ede:	2320      	movs	r3, #32
 8007ee0:	e004      	b.n	8007eec <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8007ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ee6:	fab3 f383 	clz	r3, r3
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d106      	bne.n	8007efe <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2102      	movs	r1, #2
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7ff fb2d 	bl	8007558 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2103      	movs	r1, #3
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7ff fb11 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10a      	bne.n	8007f2a <HAL_ADC_ConfigChannel+0x342>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2103      	movs	r1, #3
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7ff fb06 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007f20:	4603      	mov	r3, r0
 8007f22:	0e9b      	lsrs	r3, r3, #26
 8007f24:	f003 021f 	and.w	r2, r3, #31
 8007f28:	e017      	b.n	8007f5a <HAL_ADC_ConfigChannel+0x372>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2103      	movs	r1, #3
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7ff fafb 	bl	800752c <LL_ADC_GetOffsetChannel>
 8007f36:	4603      	mov	r3, r0
 8007f38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f3c:	fa93 f3a3 	rbit	r3, r3
 8007f40:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007f42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f44:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007f46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d101      	bne.n	8007f50 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8007f4c:	2320      	movs	r3, #32
 8007f4e:	e003      	b.n	8007f58 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8007f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f52:	fab3 f383 	clz	r3, r3
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	461a      	mov	r2, r3
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d105      	bne.n	8007f72 <HAL_ADC_ConfigChannel+0x38a>
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	0e9b      	lsrs	r3, r3, #26
 8007f6c:	f003 031f 	and.w	r3, r3, #31
 8007f70:	e011      	b.n	8007f96 <HAL_ADC_ConfigChannel+0x3ae>
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f7a:	fa93 f3a3 	rbit	r3, r3
 8007f7e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f82:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d101      	bne.n	8007f8e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8007f8a:	2320      	movs	r3, #32
 8007f8c:	e003      	b.n	8007f96 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8007f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f90:	fab3 f383 	clz	r3, r3
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d106      	bne.n	8007fa8 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	2103      	movs	r1, #3
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7ff fad8 	bl	8007558 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7ff fbdf 	bl	8007770 <LL_ADC_IsEnabled>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f040 81c2 	bne.w	800833e <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	6819      	ldr	r1, [r3, #0]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	f7ff fb4c 	bl	8007664 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	4a8e      	ldr	r2, [pc, #568]	@ (800820c <HAL_ADC_ConfigChannel+0x624>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	f040 8130 	bne.w	8008238 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10b      	bne.n	8008000 <HAL_ADC_ConfigChannel+0x418>
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	0e9b      	lsrs	r3, r3, #26
 8007fee:	3301      	adds	r3, #1
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	2b09      	cmp	r3, #9
 8007ff6:	bf94      	ite	ls
 8007ff8:	2301      	movls	r3, #1
 8007ffa:	2300      	movhi	r3, #0
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	e019      	b.n	8008034 <HAL_ADC_ConfigChannel+0x44c>
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008008:	fa93 f3a3 	rbit	r3, r3
 800800c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800800e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008010:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8008018:	2320      	movs	r3, #32
 800801a:	e003      	b.n	8008024 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 800801c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800801e:	fab3 f383 	clz	r3, r3
 8008022:	b2db      	uxtb	r3, r3
 8008024:	3301      	adds	r3, #1
 8008026:	f003 031f 	and.w	r3, r3, #31
 800802a:	2b09      	cmp	r3, #9
 800802c:	bf94      	ite	ls
 800802e:	2301      	movls	r3, #1
 8008030:	2300      	movhi	r3, #0
 8008032:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008034:	2b00      	cmp	r3, #0
 8008036:	d079      	beq.n	800812c <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008040:	2b00      	cmp	r3, #0
 8008042:	d107      	bne.n	8008054 <HAL_ADC_ConfigChannel+0x46c>
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	0e9b      	lsrs	r3, r3, #26
 800804a:	3301      	adds	r3, #1
 800804c:	069b      	lsls	r3, r3, #26
 800804e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008052:	e015      	b.n	8008080 <HAL_ADC_ConfigChannel+0x498>
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800805a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800805c:	fa93 f3a3 	rbit	r3, r3
 8008060:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008064:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800806c:	2320      	movs	r3, #32
 800806e:	e003      	b.n	8008078 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8008070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008072:	fab3 f383 	clz	r3, r3
 8008076:	b2db      	uxtb	r3, r3
 8008078:	3301      	adds	r3, #1
 800807a:	069b      	lsls	r3, r3, #26
 800807c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008088:	2b00      	cmp	r3, #0
 800808a:	d109      	bne.n	80080a0 <HAL_ADC_ConfigChannel+0x4b8>
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	0e9b      	lsrs	r3, r3, #26
 8008092:	3301      	adds	r3, #1
 8008094:	f003 031f 	and.w	r3, r3, #31
 8008098:	2101      	movs	r1, #1
 800809a:	fa01 f303 	lsl.w	r3, r1, r3
 800809e:	e017      	b.n	80080d0 <HAL_ADC_ConfigChannel+0x4e8>
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080a8:	fa93 f3a3 	rbit	r3, r3
 80080ac:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80080ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80080b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d101      	bne.n	80080bc <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 80080b8:	2320      	movs	r3, #32
 80080ba:	e003      	b.n	80080c4 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 80080bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080be:	fab3 f383 	clz	r3, r3
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	3301      	adds	r3, #1
 80080c6:	f003 031f 	and.w	r3, r3, #31
 80080ca:	2101      	movs	r1, #1
 80080cc:	fa01 f303 	lsl.w	r3, r1, r3
 80080d0:	ea42 0103 	orr.w	r1, r2, r3
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d10a      	bne.n	80080f6 <HAL_ADC_ConfigChannel+0x50e>
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	0e9b      	lsrs	r3, r3, #26
 80080e6:	3301      	adds	r3, #1
 80080e8:	f003 021f 	and.w	r2, r3, #31
 80080ec:	4613      	mov	r3, r2
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	4413      	add	r3, r2
 80080f2:	051b      	lsls	r3, r3, #20
 80080f4:	e018      	b.n	8008128 <HAL_ADC_ConfigChannel+0x540>
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fe:	fa93 f3a3 	rbit	r3, r3
 8008102:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800810a:	2b00      	cmp	r3, #0
 800810c:	d101      	bne.n	8008112 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800810e:	2320      	movs	r3, #32
 8008110:	e003      	b.n	800811a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8008112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008114:	fab3 f383 	clz	r3, r3
 8008118:	b2db      	uxtb	r3, r3
 800811a:	3301      	adds	r3, #1
 800811c:	f003 021f 	and.w	r2, r3, #31
 8008120:	4613      	mov	r3, r2
 8008122:	005b      	lsls	r3, r3, #1
 8008124:	4413      	add	r3, r2
 8008126:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008128:	430b      	orrs	r3, r1
 800812a:	e080      	b.n	800822e <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008134:	2b00      	cmp	r3, #0
 8008136:	d107      	bne.n	8008148 <HAL_ADC_ConfigChannel+0x560>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	0e9b      	lsrs	r3, r3, #26
 800813e:	3301      	adds	r3, #1
 8008140:	069b      	lsls	r3, r3, #26
 8008142:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008146:	e015      	b.n	8008174 <HAL_ADC_ConfigChannel+0x58c>
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800814e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008150:	fa93 f3a3 	rbit	r3, r3
 8008154:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008158:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800815a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815c:	2b00      	cmp	r3, #0
 800815e:	d101      	bne.n	8008164 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8008160:	2320      	movs	r3, #32
 8008162:	e003      	b.n	800816c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8008164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008166:	fab3 f383 	clz	r3, r3
 800816a:	b2db      	uxtb	r3, r3
 800816c:	3301      	adds	r3, #1
 800816e:	069b      	lsls	r3, r3, #26
 8008170:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800817c:	2b00      	cmp	r3, #0
 800817e:	d109      	bne.n	8008194 <HAL_ADC_ConfigChannel+0x5ac>
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	0e9b      	lsrs	r3, r3, #26
 8008186:	3301      	adds	r3, #1
 8008188:	f003 031f 	and.w	r3, r3, #31
 800818c:	2101      	movs	r1, #1
 800818e:	fa01 f303 	lsl.w	r3, r1, r3
 8008192:	e017      	b.n	80081c4 <HAL_ADC_ConfigChannel+0x5dc>
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800819a:	6a3b      	ldr	r3, [r7, #32]
 800819c:	fa93 f3a3 	rbit	r3, r3
 80081a0:	61fb      	str	r3, [r7, #28]
  return result;
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 80081ac:	2320      	movs	r3, #32
 80081ae:	e003      	b.n	80081b8 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	fab3 f383 	clz	r3, r3
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	3301      	adds	r3, #1
 80081ba:	f003 031f 	and.w	r3, r3, #31
 80081be:	2101      	movs	r1, #1
 80081c0:	fa01 f303 	lsl.w	r3, r1, r3
 80081c4:	ea42 0103 	orr.w	r1, r2, r3
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10d      	bne.n	80081f0 <HAL_ADC_ConfigChannel+0x608>
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	0e9b      	lsrs	r3, r3, #26
 80081da:	3301      	adds	r3, #1
 80081dc:	f003 021f 	and.w	r2, r3, #31
 80081e0:	4613      	mov	r3, r2
 80081e2:	005b      	lsls	r3, r3, #1
 80081e4:	4413      	add	r3, r2
 80081e6:	3b1e      	subs	r3, #30
 80081e8:	051b      	lsls	r3, r3, #20
 80081ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80081ee:	e01d      	b.n	800822c <HAL_ADC_ConfigChannel+0x644>
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	fa93 f3a3 	rbit	r3, r3
 80081fc:	613b      	str	r3, [r7, #16]
  return result;
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d103      	bne.n	8008210 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8008208:	2320      	movs	r3, #32
 800820a:	e005      	b.n	8008218 <HAL_ADC_ConfigChannel+0x630>
 800820c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	fab3 f383 	clz	r3, r3
 8008216:	b2db      	uxtb	r3, r3
 8008218:	3301      	adds	r3, #1
 800821a:	f003 021f 	and.w	r2, r3, #31
 800821e:	4613      	mov	r3, r2
 8008220:	005b      	lsls	r3, r3, #1
 8008222:	4413      	add	r3, r2
 8008224:	3b1e      	subs	r3, #30
 8008226:	051b      	lsls	r3, r3, #20
 8008228:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800822c:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800822e:	683a      	ldr	r2, [r7, #0]
 8008230:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008232:	4619      	mov	r1, r3
 8008234:	f7ff f9ea 	bl	800760c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	4b45      	ldr	r3, [pc, #276]	@ (8008354 <HAL_ADC_ConfigChannel+0x76c>)
 800823e:	4013      	ands	r3, r2
 8008240:	2b00      	cmp	r3, #0
 8008242:	d07c      	beq.n	800833e <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008244:	4844      	ldr	r0, [pc, #272]	@ (8008358 <HAL_ADC_ConfigChannel+0x770>)
 8008246:	f7ff f93f 	bl	80074c8 <LL_ADC_GetCommonPathInternalCh>
 800824a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800824e:	4843      	ldr	r0, [pc, #268]	@ (800835c <HAL_ADC_ConfigChannel+0x774>)
 8008250:	f7ff fa8e 	bl	8007770 <LL_ADC_IsEnabled>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d15e      	bne.n	8008318 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a40      	ldr	r2, [pc, #256]	@ (8008360 <HAL_ADC_ConfigChannel+0x778>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d127      	bne.n	80082b4 <HAL_ADC_ConfigChannel+0x6cc>
 8008264:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008268:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d121      	bne.n	80082b4 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a39      	ldr	r2, [pc, #228]	@ (800835c <HAL_ADC_ConfigChannel+0x774>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d161      	bne.n	800833e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800827a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800827e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008282:	4619      	mov	r1, r3
 8008284:	4834      	ldr	r0, [pc, #208]	@ (8008358 <HAL_ADC_ConfigChannel+0x770>)
 8008286:	f7ff f90c 	bl	80074a2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800828a:	4b36      	ldr	r3, [pc, #216]	@ (8008364 <HAL_ADC_ConfigChannel+0x77c>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	099b      	lsrs	r3, r3, #6
 8008290:	4a35      	ldr	r2, [pc, #212]	@ (8008368 <HAL_ADC_ConfigChannel+0x780>)
 8008292:	fba2 2303 	umull	r2, r3, r2, r3
 8008296:	099b      	lsrs	r3, r3, #6
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	4613      	mov	r3, r2
 800829c:	005b      	lsls	r3, r3, #1
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80082a4:	e002      	b.n	80082ac <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	3b01      	subs	r3, #1
 80082aa:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1f9      	bne.n	80082a6 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80082b2:	e044      	b.n	800833e <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a2c      	ldr	r2, [pc, #176]	@ (800836c <HAL_ADC_ConfigChannel+0x784>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d113      	bne.n	80082e6 <HAL_ADC_ConfigChannel+0x6fe>
 80082be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80082c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10d      	bne.n	80082e6 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a23      	ldr	r2, [pc, #140]	@ (800835c <HAL_ADC_ConfigChannel+0x774>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d134      	bne.n	800833e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80082d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80082d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082dc:	4619      	mov	r1, r3
 80082de:	481e      	ldr	r0, [pc, #120]	@ (8008358 <HAL_ADC_ConfigChannel+0x770>)
 80082e0:	f7ff f8df 	bl	80074a2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80082e4:	e02b      	b.n	800833e <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a21      	ldr	r2, [pc, #132]	@ (8008370 <HAL_ADC_ConfigChannel+0x788>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d126      	bne.n	800833e <HAL_ADC_ConfigChannel+0x756>
 80082f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80082f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d120      	bne.n	800833e <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a16      	ldr	r2, [pc, #88]	@ (800835c <HAL_ADC_ConfigChannel+0x774>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d11b      	bne.n	800833e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8008306:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800830a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800830e:	4619      	mov	r1, r3
 8008310:	4811      	ldr	r0, [pc, #68]	@ (8008358 <HAL_ADC_ConfigChannel+0x770>)
 8008312:	f7ff f8c6 	bl	80074a2 <LL_ADC_SetCommonPathInternalCh>
 8008316:	e012      	b.n	800833e <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800831c:	f043 0220 	orr.w	r2, r3, #32
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800832a:	e008      	b.n	800833e <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008330:	f043 0220 	orr.w	r2, r3, #32
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8008346:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800834a:	4618      	mov	r0, r3
 800834c:	37d8      	adds	r7, #216	@ 0xd8
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	80080000 	.word	0x80080000
 8008358:	50040300 	.word	0x50040300
 800835c:	50040000 	.word	0x50040000
 8008360:	c7520000 	.word	0xc7520000
 8008364:	20000008 	.word	0x20000008
 8008368:	053e2d63 	.word	0x053e2d63
 800836c:	cb840000 	.word	0xcb840000
 8008370:	80000001 	.word	0x80000001

08008374 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800837c:	2300      	movs	r3, #0
 800837e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4618      	mov	r0, r3
 8008386:	f7ff f9f3 	bl	8007770 <LL_ADC_IsEnabled>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d15e      	bne.n	800844e <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689a      	ldr	r2, [r3, #8]
 8008396:	4b30      	ldr	r3, [pc, #192]	@ (8008458 <ADC_Enable+0xe4>)
 8008398:	4013      	ands	r3, r2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00d      	beq.n	80083ba <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a2:	f043 0210 	orr.w	r2, r3, #16
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083ae:	f043 0201 	orr.w	r2, r3, #1
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e04a      	b.n	8008450 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4618      	mov	r0, r3
 80083c0:	f7ff f9c2 	bl	8007748 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80083c4:	4825      	ldr	r0, [pc, #148]	@ (800845c <ADC_Enable+0xe8>)
 80083c6:	f7ff f87f 	bl	80074c8 <LL_ADC_GetCommonPathInternalCh>
 80083ca:	4603      	mov	r3, r0
 80083cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d00f      	beq.n	80083f4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80083d4:	4b22      	ldr	r3, [pc, #136]	@ (8008460 <ADC_Enable+0xec>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	099b      	lsrs	r3, r3, #6
 80083da:	4a22      	ldr	r2, [pc, #136]	@ (8008464 <ADC_Enable+0xf0>)
 80083dc:	fba2 2303 	umull	r2, r3, r2, r3
 80083e0:	099b      	lsrs	r3, r3, #6
 80083e2:	3301      	adds	r3, #1
 80083e4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80083e6:	e002      	b.n	80083ee <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	3b01      	subs	r3, #1
 80083ec:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1f9      	bne.n	80083e8 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80083f4:	f7ff f81e 	bl	8007434 <HAL_GetTick>
 80083f8:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80083fa:	e021      	b.n	8008440 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4618      	mov	r0, r3
 8008402:	f7ff f9b5 	bl	8007770 <LL_ADC_IsEnabled>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d104      	bne.n	8008416 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4618      	mov	r0, r3
 8008412:	f7ff f999 	bl	8007748 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008416:	f7ff f80d 	bl	8007434 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	2b02      	cmp	r3, #2
 8008422:	d90d      	bls.n	8008440 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008428:	f043 0210 	orr.w	r2, r3, #16
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008434:	f043 0201 	orr.w	r2, r3, #1
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	e007      	b.n	8008450 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0301 	and.w	r3, r3, #1
 800844a:	2b01      	cmp	r3, #1
 800844c:	d1d6      	bne.n	80083fc <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	8000003f 	.word	0x8000003f
 800845c:	50040300 	.word	0x50040300
 8008460:	20000008 	.word	0x20000008
 8008464:	053e2d63 	.word	0x053e2d63

08008468 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008474:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800847a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800847e:	2b00      	cmp	r3, #0
 8008480:	d14b      	bne.n	800851a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008486:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0308 	and.w	r3, r3, #8
 8008498:	2b00      	cmp	r3, #0
 800849a:	d021      	beq.n	80084e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7ff f874 	bl	800758e <LL_ADC_REG_IsTriggerSourceSWStart>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d032      	beq.n	8008512 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d12b      	bne.n	8008512 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d11f      	bne.n	8008512 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084d6:	f043 0201 	orr.w	r2, r3, #1
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	655a      	str	r2, [r3, #84]	@ 0x54
 80084de:	e018      	b.n	8008512 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	f003 0302 	and.w	r3, r3, #2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d111      	bne.n	8008512 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d105      	bne.n	8008512 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800850a:	f043 0201 	orr.w	r2, r3, #1
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008512:	68f8      	ldr	r0, [r7, #12]
 8008514:	f7ff fb4a 	bl	8007bac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008518:	e00e      	b.n	8008538 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851e:	f003 0310 	and.w	r3, r3, #16
 8008522:	2b00      	cmp	r3, #0
 8008524:	d003      	beq.n	800852e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f7ff fb54 	bl	8007bd4 <HAL_ADC_ErrorCallback>
}
 800852c:	e004      	b.n	8008538 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	4798      	blx	r3
}
 8008538:	bf00      	nop
 800853a:	3710      	adds	r7, #16
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800854c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f7ff fb36 	bl	8007bc0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008554:	bf00      	nop
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008568:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800856e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857a:	f043 0204 	orr.w	r2, r3, #4
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f7ff fb26 	bl	8007bd4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008588:	bf00      	nop
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f003 0307 	and.w	r3, r3, #7
 800859e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80085a0:	4b0c      	ldr	r3, [pc, #48]	@ (80085d4 <__NVIC_SetPriorityGrouping+0x44>)
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80085a6:	68ba      	ldr	r2, [r7, #8]
 80085a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80085ac:	4013      	ands	r3, r2
 80085ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80085b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80085bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80085c2:	4a04      	ldr	r2, [pc, #16]	@ (80085d4 <__NVIC_SetPriorityGrouping+0x44>)
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	60d3      	str	r3, [r2, #12]
}
 80085c8:	bf00      	nop
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr
 80085d4:	e000ed00 	.word	0xe000ed00

080085d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80085d8:	b480      	push	{r7}
 80085da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80085dc:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <__NVIC_GetPriorityGrouping+0x18>)
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	0a1b      	lsrs	r3, r3, #8
 80085e2:	f003 0307 	and.w	r3, r3, #7
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	e000ed00 	.word	0xe000ed00

080085f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	4603      	mov	r3, r0
 80085fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008602:	2b00      	cmp	r3, #0
 8008604:	db0b      	blt.n	800861e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008606:	79fb      	ldrb	r3, [r7, #7]
 8008608:	f003 021f 	and.w	r2, r3, #31
 800860c:	4907      	ldr	r1, [pc, #28]	@ (800862c <__NVIC_EnableIRQ+0x38>)
 800860e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008612:	095b      	lsrs	r3, r3, #5
 8008614:	2001      	movs	r0, #1
 8008616:	fa00 f202 	lsl.w	r2, r0, r2
 800861a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800861e:	bf00      	nop
 8008620:	370c      	adds	r7, #12
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	e000e100 	.word	0xe000e100

08008630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	4603      	mov	r3, r0
 8008638:	6039      	str	r1, [r7, #0]
 800863a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800863c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008640:	2b00      	cmp	r3, #0
 8008642:	db0a      	blt.n	800865a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	b2da      	uxtb	r2, r3
 8008648:	490c      	ldr	r1, [pc, #48]	@ (800867c <__NVIC_SetPriority+0x4c>)
 800864a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800864e:	0112      	lsls	r2, r2, #4
 8008650:	b2d2      	uxtb	r2, r2
 8008652:	440b      	add	r3, r1
 8008654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008658:	e00a      	b.n	8008670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	b2da      	uxtb	r2, r3
 800865e:	4908      	ldr	r1, [pc, #32]	@ (8008680 <__NVIC_SetPriority+0x50>)
 8008660:	79fb      	ldrb	r3, [r7, #7]
 8008662:	f003 030f 	and.w	r3, r3, #15
 8008666:	3b04      	subs	r3, #4
 8008668:	0112      	lsls	r2, r2, #4
 800866a:	b2d2      	uxtb	r2, r2
 800866c:	440b      	add	r3, r1
 800866e:	761a      	strb	r2, [r3, #24]
}
 8008670:	bf00      	nop
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	e000e100 	.word	0xe000e100
 8008680:	e000ed00 	.word	0xe000ed00

08008684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008684:	b480      	push	{r7}
 8008686:	b089      	sub	sp, #36	@ 0x24
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f003 0307 	and.w	r3, r3, #7
 8008696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	f1c3 0307 	rsb	r3, r3, #7
 800869e:	2b04      	cmp	r3, #4
 80086a0:	bf28      	it	cs
 80086a2:	2304      	movcs	r3, #4
 80086a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	3304      	adds	r3, #4
 80086aa:	2b06      	cmp	r3, #6
 80086ac:	d902      	bls.n	80086b4 <NVIC_EncodePriority+0x30>
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	3b03      	subs	r3, #3
 80086b2:	e000      	b.n	80086b6 <NVIC_EncodePriority+0x32>
 80086b4:	2300      	movs	r3, #0
 80086b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80086b8:	f04f 32ff 	mov.w	r2, #4294967295
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	fa02 f303 	lsl.w	r3, r2, r3
 80086c2:	43da      	mvns	r2, r3
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	401a      	ands	r2, r3
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80086cc:	f04f 31ff 	mov.w	r1, #4294967295
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	fa01 f303 	lsl.w	r3, r1, r3
 80086d6:	43d9      	mvns	r1, r3
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80086dc:	4313      	orrs	r3, r2
         );
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3724      	adds	r7, #36	@ 0x24
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
	...

080086ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	3b01      	subs	r3, #1
 80086f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086fc:	d301      	bcc.n	8008702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80086fe:	2301      	movs	r3, #1
 8008700:	e00f      	b.n	8008722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008702:	4a0a      	ldr	r2, [pc, #40]	@ (800872c <SysTick_Config+0x40>)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	3b01      	subs	r3, #1
 8008708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800870a:	210f      	movs	r1, #15
 800870c:	f04f 30ff 	mov.w	r0, #4294967295
 8008710:	f7ff ff8e 	bl	8008630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008714:	4b05      	ldr	r3, [pc, #20]	@ (800872c <SysTick_Config+0x40>)
 8008716:	2200      	movs	r2, #0
 8008718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800871a:	4b04      	ldr	r3, [pc, #16]	@ (800872c <SysTick_Config+0x40>)
 800871c:	2207      	movs	r2, #7
 800871e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	e000e010 	.word	0xe000e010

08008730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f7ff ff29 	bl	8008590 <__NVIC_SetPriorityGrouping>
}
 800873e:	bf00      	nop
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}

08008746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008746:	b580      	push	{r7, lr}
 8008748:	b086      	sub	sp, #24
 800874a:	af00      	add	r7, sp, #0
 800874c:	4603      	mov	r3, r0
 800874e:	60b9      	str	r1, [r7, #8]
 8008750:	607a      	str	r2, [r7, #4]
 8008752:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008754:	f7ff ff40 	bl	80085d8 <__NVIC_GetPriorityGrouping>
 8008758:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	68b9      	ldr	r1, [r7, #8]
 800875e:	6978      	ldr	r0, [r7, #20]
 8008760:	f7ff ff90 	bl	8008684 <NVIC_EncodePriority>
 8008764:	4602      	mov	r2, r0
 8008766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800876a:	4611      	mov	r1, r2
 800876c:	4618      	mov	r0, r3
 800876e:	f7ff ff5f 	bl	8008630 <__NVIC_SetPriority>
}
 8008772:	bf00      	nop
 8008774:	3718      	adds	r7, #24
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b082      	sub	sp, #8
 800877e:	af00      	add	r7, sp, #0
 8008780:	4603      	mov	r3, r0
 8008782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008788:	4618      	mov	r0, r3
 800878a:	f7ff ff33 	bl	80085f4 <__NVIC_EnableIRQ>
}
 800878e:	bf00      	nop
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b082      	sub	sp, #8
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f7ff ffa4 	bl	80086ec <SysTick_Config>
 80087a4:	4603      	mov	r3, r0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e08e      	b.n	80088e0 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	461a      	mov	r2, r3
 80087c8:	4b47      	ldr	r3, [pc, #284]	@ (80088e8 <HAL_DMA_Init+0x138>)
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d80f      	bhi.n	80087ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	461a      	mov	r2, r3
 80087d4:	4b45      	ldr	r3, [pc, #276]	@ (80088ec <HAL_DMA_Init+0x13c>)
 80087d6:	4413      	add	r3, r2
 80087d8:	4a45      	ldr	r2, [pc, #276]	@ (80088f0 <HAL_DMA_Init+0x140>)
 80087da:	fba2 2303 	umull	r2, r3, r2, r3
 80087de:	091b      	lsrs	r3, r3, #4
 80087e0:	009a      	lsls	r2, r3, #2
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a42      	ldr	r2, [pc, #264]	@ (80088f4 <HAL_DMA_Init+0x144>)
 80087ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80087ec:	e00e      	b.n	800880c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	4b40      	ldr	r3, [pc, #256]	@ (80088f8 <HAL_DMA_Init+0x148>)
 80087f6:	4413      	add	r3, r2
 80087f8:	4a3d      	ldr	r2, [pc, #244]	@ (80088f0 <HAL_DMA_Init+0x140>)
 80087fa:	fba2 2303 	umull	r2, r3, r2, r3
 80087fe:	091b      	lsrs	r3, r3, #4
 8008800:	009a      	lsls	r2, r3, #2
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a3c      	ldr	r2, [pc, #240]	@ (80088fc <HAL_DMA_Init+0x14c>)
 800880a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008826:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008830:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800883c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699b      	ldr	r3, [r3, #24]
 8008842:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008848:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	4313      	orrs	r3, r2
 8008854:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fa74 	bl	8008d4c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800886c:	d102      	bne.n	8008874 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800887c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008880:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800888a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d010      	beq.n	80088b6 <HAL_DMA_Init+0x106>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	2b04      	cmp	r3, #4
 800889a:	d80c      	bhi.n	80088b6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fa93 	bl	8008dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088a6:	2200      	movs	r2, #0
 80088a8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80088b2:	605a      	str	r2, [r3, #4]
 80088b4:	e008      	b.n	80088c8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3710      	adds	r7, #16
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	40020407 	.word	0x40020407
 80088ec:	bffdfff8 	.word	0xbffdfff8
 80088f0:	cccccccd 	.word	0xcccccccd
 80088f4:	40020000 	.word	0x40020000
 80088f8:	bffdfbf8 	.word	0xbffdfbf8
 80088fc:	40020400 	.word	0x40020400

08008900 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b086      	sub	sp, #24
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
 800890c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008918:	2b01      	cmp	r3, #1
 800891a:	d101      	bne.n	8008920 <HAL_DMA_Start_IT+0x20>
 800891c:	2302      	movs	r3, #2
 800891e:	e066      	b.n	80089ee <HAL_DMA_Start_IT+0xee>
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	d155      	bne.n	80089e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2202      	movs	r2, #2
 8008938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f022 0201 	bic.w	r2, r2, #1
 8008950:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	68b9      	ldr	r1, [r7, #8]
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f000 f9b9 	bl	8008cd0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008962:	2b00      	cmp	r3, #0
 8008964:	d008      	beq.n	8008978 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f042 020e 	orr.w	r2, r2, #14
 8008974:	601a      	str	r2, [r3, #0]
 8008976:	e00f      	b.n	8008998 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f022 0204 	bic.w	r2, r2, #4
 8008986:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f042 020a 	orr.w	r2, r2, #10
 8008996:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d007      	beq.n	80089b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d007      	beq.n	80089ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089cc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f042 0201 	orr.w	r2, r2, #1
 80089dc:	601a      	str	r2, [r3, #0]
 80089de:	e005      	b.n	80089ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80089e8:	2302      	movs	r3, #2
 80089ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80089ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d101      	bne.n	8008a08 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e04f      	b.n	8008aa8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	2b02      	cmp	r3, #2
 8008a12:	d008      	beq.n	8008a26 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2204      	movs	r2, #4
 8008a18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	e040      	b.n	8008aa8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 020e 	bic.w	r2, r2, #14
 8008a34:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f022 0201 	bic.w	r2, r2, #1
 8008a54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a5a:	f003 021c 	and.w	r2, r3, #28
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a62:	2101      	movs	r1, #1
 8008a64:	fa01 f202 	lsl.w	r2, r1, r2
 8008a68:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008a72:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00c      	beq.n	8008a96 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a8a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008a94:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	370c      	adds	r7, #12
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b084      	sub	sp, #16
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008abc:	2300      	movs	r3, #0
 8008abe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d005      	beq.n	8008ad8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2204      	movs	r2, #4
 8008ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	73fb      	strb	r3, [r7, #15]
 8008ad6:	e047      	b.n	8008b68 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 020e 	bic.w	r2, r2, #14
 8008ae6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f022 0201 	bic.w	r2, r2, #1
 8008af6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b0c:	f003 021c 	and.w	r2, r3, #28
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b14:	2101      	movs	r1, #1
 8008b16:	fa01 f202 	lsl.w	r2, r1, r2
 8008b1a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b24:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00c      	beq.n	8008b48 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b3c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b46:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d003      	beq.n	8008b68 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	4798      	blx	r3
    }
  }
  return status;
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b084      	sub	sp, #16
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b8e:	f003 031c 	and.w	r3, r3, #28
 8008b92:	2204      	movs	r2, #4
 8008b94:	409a      	lsls	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	4013      	ands	r3, r2
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d026      	beq.n	8008bec <HAL_DMA_IRQHandler+0x7a>
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	f003 0304 	and.w	r3, r3, #4
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d021      	beq.n	8008bec <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f003 0320 	and.w	r3, r3, #32
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d107      	bne.n	8008bc6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 0204 	bic.w	r2, r2, #4
 8008bc4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bca:	f003 021c 	and.w	r2, r3, #28
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd2:	2104      	movs	r1, #4
 8008bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8008bd8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d071      	beq.n	8008cc6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008bea:	e06c      	b.n	8008cc6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bf0:	f003 031c 	and.w	r3, r3, #28
 8008bf4:	2202      	movs	r2, #2
 8008bf6:	409a      	lsls	r2, r3
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d02e      	beq.n	8008c5e <HAL_DMA_IRQHandler+0xec>
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d029      	beq.n	8008c5e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 0320 	and.w	r3, r3, #32
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10b      	bne.n	8008c30 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 020a 	bic.w	r2, r2, #10
 8008c26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c34:	f003 021c 	and.w	r2, r3, #28
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c3c:	2102      	movs	r1, #2
 8008c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8008c42:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d038      	beq.n	8008cc6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008c5c:	e033      	b.n	8008cc6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c62:	f003 031c 	and.w	r3, r3, #28
 8008c66:	2208      	movs	r2, #8
 8008c68:	409a      	lsls	r2, r3
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d02a      	beq.n	8008cc8 <HAL_DMA_IRQHandler+0x156>
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	f003 0308 	and.w	r3, r3, #8
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d025      	beq.n	8008cc8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f022 020e 	bic.w	r2, r2, #14
 8008c8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c90:	f003 021c 	and.w	r2, r3, #28
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c98:	2101      	movs	r1, #1
 8008c9a:	fa01 f202 	lsl.w	r2, r1, r2
 8008c9e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2201      	movs	r2, #1
 8008caa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d004      	beq.n	8008cc8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008cc6:	bf00      	nop
 8008cc8:	bf00      	nop
}
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]
 8008cdc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008ce6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d004      	beq.n	8008cfa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008cf8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cfe:	f003 021c 	and.w	r2, r3, #28
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d06:	2101      	movs	r1, #1
 8008d08:	fa01 f202 	lsl.w	r2, r1, r2
 8008d0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	2b10      	cmp	r3, #16
 8008d1c:	d108      	bne.n	8008d30 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008d2e:	e007      	b.n	8008d40 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	68ba      	ldr	r2, [r7, #8]
 8008d36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	60da      	str	r2, [r3, #12]
}
 8008d40:	bf00      	nop
 8008d42:	3714      	adds	r7, #20
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	461a      	mov	r2, r3
 8008d5a:	4b17      	ldr	r3, [pc, #92]	@ (8008db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d80a      	bhi.n	8008d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d64:	089b      	lsrs	r3, r3, #2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008d6c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	6493      	str	r3, [r2, #72]	@ 0x48
 8008d74:	e007      	b.n	8008d86 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d7a:	089b      	lsrs	r3, r3, #2
 8008d7c:	009a      	lsls	r2, r3, #2
 8008d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8008dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008d80:	4413      	add	r3, r2
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	3b08      	subs	r3, #8
 8008d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8008dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008d90:	fba2 2303 	umull	r2, r3, r2, r3
 8008d94:	091b      	lsrs	r3, r3, #4
 8008d96:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8008dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008d9c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f003 031f 	and.w	r3, r3, #31
 8008da4:	2201      	movs	r2, #1
 8008da6:	409a      	lsls	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008dac:	bf00      	nop
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	40020407 	.word	0x40020407
 8008dbc:	4002081c 	.word	0x4002081c
 8008dc0:	cccccccd 	.word	0xcccccccd
 8008dc4:	40020880 	.word	0x40020880

08008dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008dd8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8008e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008dde:	4413      	add	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	461a      	mov	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a09      	ldr	r2, [pc, #36]	@ (8008e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8008dec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	3b01      	subs	r3, #1
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	2201      	movs	r2, #1
 8008df8:	409a      	lsls	r2, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008dfe:	bf00      	nop
 8008e00:	3714      	adds	r7, #20
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	1000823f 	.word	0x1000823f
 8008e10:	40020940 	.word	0x40020940

08008e14 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008e22:	e14c      	b.n	80090be <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	2101      	movs	r1, #1
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e30:	4013      	ands	r3, r2
 8008e32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f000 813e 	beq.w	80090b8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d005      	beq.n	8008e54 <HAL_GPIO_Init+0x40>
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	f003 0303 	and.w	r3, r3, #3
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d130      	bne.n	8008eb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	005b      	lsls	r3, r3, #1
 8008e5e:	2203      	movs	r2, #3
 8008e60:	fa02 f303 	lsl.w	r3, r2, r3
 8008e64:	43db      	mvns	r3, r3
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	4013      	ands	r3, r2
 8008e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	68da      	ldr	r2, [r3, #12]
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	005b      	lsls	r3, r3, #1
 8008e74:	fa02 f303 	lsl.w	r3, r2, r3
 8008e78:	693a      	ldr	r2, [r7, #16]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e92:	43db      	mvns	r3, r3
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	4013      	ands	r3, r2
 8008e98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	091b      	lsrs	r3, r3, #4
 8008ea0:	f003 0201 	and.w	r2, r3, #1
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f003 0303 	and.w	r3, r3, #3
 8008ebe:	2b03      	cmp	r3, #3
 8008ec0:	d017      	beq.n	8008ef2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	005b      	lsls	r3, r3, #1
 8008ecc:	2203      	movs	r2, #3
 8008ece:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed2:	43db      	mvns	r3, r3
 8008ed4:	693a      	ldr	r2, [r7, #16]
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	689a      	ldr	r2, [r3, #8]
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	005b      	lsls	r3, r3, #1
 8008ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f003 0303 	and.w	r3, r3, #3
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	d123      	bne.n	8008f46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	08da      	lsrs	r2, r3, #3
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	3208      	adds	r2, #8
 8008f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	f003 0307 	and.w	r3, r3, #7
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	220f      	movs	r2, #15
 8008f16:	fa02 f303 	lsl.w	r3, r2, r3
 8008f1a:	43db      	mvns	r3, r3
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	4013      	ands	r3, r2
 8008f20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	691a      	ldr	r2, [r3, #16]
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f003 0307 	and.w	r3, r3, #7
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	08da      	lsrs	r2, r3, #3
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	3208      	adds	r2, #8
 8008f40:	6939      	ldr	r1, [r7, #16]
 8008f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	005b      	lsls	r3, r3, #1
 8008f50:	2203      	movs	r2, #3
 8008f52:	fa02 f303 	lsl.w	r3, r2, r3
 8008f56:	43db      	mvns	r3, r3
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f003 0203 	and.w	r2, r3, #3
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	005b      	lsls	r3, r3, #1
 8008f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 8098 	beq.w	80090b8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008f88:	4a54      	ldr	r2, [pc, #336]	@ (80090dc <HAL_GPIO_Init+0x2c8>)
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	089b      	lsrs	r3, r3, #2
 8008f8e:	3302      	adds	r3, #2
 8008f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	f003 0303 	and.w	r3, r3, #3
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	220f      	movs	r2, #15
 8008fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa4:	43db      	mvns	r3, r3
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	4013      	ands	r3, r2
 8008faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008fb2:	d019      	beq.n	8008fe8 <HAL_GPIO_Init+0x1d4>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a4a      	ldr	r2, [pc, #296]	@ (80090e0 <HAL_GPIO_Init+0x2cc>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d013      	beq.n	8008fe4 <HAL_GPIO_Init+0x1d0>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a49      	ldr	r2, [pc, #292]	@ (80090e4 <HAL_GPIO_Init+0x2d0>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d00d      	beq.n	8008fe0 <HAL_GPIO_Init+0x1cc>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a48      	ldr	r2, [pc, #288]	@ (80090e8 <HAL_GPIO_Init+0x2d4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d007      	beq.n	8008fdc <HAL_GPIO_Init+0x1c8>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a47      	ldr	r2, [pc, #284]	@ (80090ec <HAL_GPIO_Init+0x2d8>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d101      	bne.n	8008fd8 <HAL_GPIO_Init+0x1c4>
 8008fd4:	2304      	movs	r3, #4
 8008fd6:	e008      	b.n	8008fea <HAL_GPIO_Init+0x1d6>
 8008fd8:	2307      	movs	r3, #7
 8008fda:	e006      	b.n	8008fea <HAL_GPIO_Init+0x1d6>
 8008fdc:	2303      	movs	r3, #3
 8008fde:	e004      	b.n	8008fea <HAL_GPIO_Init+0x1d6>
 8008fe0:	2302      	movs	r3, #2
 8008fe2:	e002      	b.n	8008fea <HAL_GPIO_Init+0x1d6>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <HAL_GPIO_Init+0x1d6>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	697a      	ldr	r2, [r7, #20]
 8008fec:	f002 0203 	and.w	r2, r2, #3
 8008ff0:	0092      	lsls	r2, r2, #2
 8008ff2:	4093      	lsls	r3, r2
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008ffa:	4938      	ldr	r1, [pc, #224]	@ (80090dc <HAL_GPIO_Init+0x2c8>)
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	089b      	lsrs	r3, r3, #2
 8009000:	3302      	adds	r3, #2
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009008:	4b39      	ldr	r3, [pc, #228]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	43db      	mvns	r3, r3
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	4013      	ands	r3, r2
 8009016:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009020:	2b00      	cmp	r3, #0
 8009022:	d003      	beq.n	800902c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	4313      	orrs	r3, r2
 800902a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800902c:	4a30      	ldr	r2, [pc, #192]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009032:	4b2f      	ldr	r3, [pc, #188]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	43db      	mvns	r3, r3
 800903c:	693a      	ldr	r2, [r7, #16]
 800903e:	4013      	ands	r3, r2
 8009040:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800904a:	2b00      	cmp	r3, #0
 800904c:	d003      	beq.n	8009056 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	4313      	orrs	r3, r2
 8009054:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009056:	4a26      	ldr	r2, [pc, #152]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800905c:	4b24      	ldr	r3, [pc, #144]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 800905e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	43db      	mvns	r3, r3
 8009068:	693a      	ldr	r2, [r7, #16]
 800906a:	4013      	ands	r3, r2
 800906c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009076:	2b00      	cmp	r3, #0
 8009078:	d003      	beq.n	8009082 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4313      	orrs	r3, r2
 8009080:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009082:	4a1b      	ldr	r2, [pc, #108]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800908a:	4b19      	ldr	r3, [pc, #100]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 800908c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	43db      	mvns	r3, r3
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	4013      	ands	r3, r2
 800909a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80090a8:	693a      	ldr	r2, [r7, #16]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80090b0:	4a0f      	ldr	r2, [pc, #60]	@ (80090f0 <HAL_GPIO_Init+0x2dc>)
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	3301      	adds	r3, #1
 80090bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	fa22 f303 	lsr.w	r3, r2, r3
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f47f aeab 	bne.w	8008e24 <HAL_GPIO_Init+0x10>
  }
}
 80090ce:	bf00      	nop
 80090d0:	bf00      	nop
 80090d2:	371c      	adds	r7, #28
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr
 80090dc:	40010000 	.word	0x40010000
 80090e0:	48000400 	.word	0x48000400
 80090e4:	48000800 	.word	0x48000800
 80090e8:	48000c00 	.word	0x48000c00
 80090ec:	48001000 	.word	0x48001000
 80090f0:	58000800 	.word	0x58000800

080090f4 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	460b      	mov	r3, r1
 80090fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	691a      	ldr	r2, [r3, #16]
 8009104:	887b      	ldrh	r3, [r7, #2]
 8009106:	4013      	ands	r3, r2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d002      	beq.n	8009112 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800910c:	2301      	movs	r3, #1
 800910e:	73fb      	strb	r3, [r7, #15]
 8009110:	e001      	b.n	8009116 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009116:	7bfb      	ldrb	r3, [r7, #15]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	460b      	mov	r3, r1
 800912e:	807b      	strh	r3, [r7, #2]
 8009130:	4613      	mov	r3, r2
 8009132:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009134:	787b      	ldrb	r3, [r7, #1]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d003      	beq.n	8009142 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800913a:	887a      	ldrh	r2, [r7, #2]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009140:	e002      	b.n	8009148 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009142:	887a      	ldrh	r2, [r7, #2]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009166:	887a      	ldrh	r2, [r7, #2]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	4013      	ands	r3, r2
 800916c:	041a      	lsls	r2, r3, #16
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	43d9      	mvns	r1, r3
 8009172:	887b      	ldrh	r3, [r7, #2]
 8009174:	400b      	ands	r3, r1
 8009176:	431a      	orrs	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	619a      	str	r2, [r3, #24]
}
 800917c:	bf00      	nop
 800917e:	3714      	adds	r7, #20
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800918e:	4b0a      	ldr	r3, [pc, #40]	@ (80091b8 <HAL_HSEM_IRQHandler+0x30>)
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8009194:	4b08      	ldr	r3, [pc, #32]	@ (80091b8 <HAL_HSEM_IRQHandler+0x30>)
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	43db      	mvns	r3, r3
 800919c:	4906      	ldr	r1, [pc, #24]	@ (80091b8 <HAL_HSEM_IRQHandler+0x30>)
 800919e:	4013      	ands	r3, r2
 80091a0:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80091a2:	4a05      	ldr	r2, [pc, #20]	@ (80091b8 <HAL_HSEM_IRQHandler+0x30>)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 f807 	bl	80091bc <HAL_HSEM_FreeCallback>
}
 80091ae:	bf00      	nop
 80091b0:	3708      	adds	r7, #8
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	58001500 	.word	0x58001500

080091bc <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80091c4:	bf00      	nop
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b082      	sub	sp, #8
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d101      	bne.n	80091e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e08d      	b.n	80092fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d106      	bne.n	80091fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f7fd f836 	bl	8006268 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2224      	movs	r2, #36	@ 0x24
 8009200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0201 	bic.w	r2, r2, #1
 8009212:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009220:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009230:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d107      	bne.n	800924a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689a      	ldr	r2, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009246:	609a      	str	r2, [r3, #8]
 8009248:	e006      	b.n	8009258 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	689a      	ldr	r2, [r3, #8]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009256:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	2b02      	cmp	r3, #2
 800925e:	d108      	bne.n	8009272 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	685a      	ldr	r2, [r3, #4]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800926e:	605a      	str	r2, [r3, #4]
 8009270:	e007      	b.n	8009282 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685a      	ldr	r2, [r3, #4]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009280:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	687a      	ldr	r2, [r7, #4]
 800928a:	6812      	ldr	r2, [r2, #0]
 800928c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009290:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009294:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	68da      	ldr	r2, [r3, #12]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80092a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	691a      	ldr	r2, [r3, #16]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	430a      	orrs	r2, r1
 80092be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	69d9      	ldr	r1, [r3, #28]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a1a      	ldr	r2, [r3, #32]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	430a      	orrs	r2, r1
 80092ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f042 0201 	orr.w	r2, r2, #1
 80092de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2220      	movs	r2, #32
 80092ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009306:	b480      	push	{r7}
 8009308:	b083      	sub	sp, #12
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
 800930e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b20      	cmp	r3, #32
 800931a:	d138      	bne.n	800938e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009322:	2b01      	cmp	r3, #1
 8009324:	d101      	bne.n	800932a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009326:	2302      	movs	r3, #2
 8009328:	e032      	b.n	8009390 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2201      	movs	r2, #1
 800932e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2224      	movs	r2, #36	@ 0x24
 8009336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f022 0201 	bic.w	r2, r2, #1
 8009348:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009358:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	6819      	ldr	r1, [r3, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	683a      	ldr	r2, [r7, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f042 0201 	orr.w	r2, r2, #1
 8009378:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2220      	movs	r2, #32
 800937e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800938a:	2300      	movs	r3, #0
 800938c:	e000      	b.n	8009390 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800938e:	2302      	movs	r3, #2
  }
}
 8009390:	4618      	mov	r0, r3
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800939c:	b480      	push	{r7}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b20      	cmp	r3, #32
 80093b0:	d139      	bne.n	8009426 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d101      	bne.n	80093c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80093bc:	2302      	movs	r3, #2
 80093be:	e033      	b.n	8009428 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2224      	movs	r2, #36	@ 0x24
 80093cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f022 0201 	bic.w	r2, r2, #1
 80093de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80093ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	021b      	lsls	r3, r3, #8
 80093f4:	68fa      	ldr	r2, [r7, #12]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f042 0201 	orr.w	r2, r2, #1
 8009410:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2220      	movs	r2, #32
 8009416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2200      	movs	r2, #0
 800941e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	e000      	b.n	8009428 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009426:	2302      	movs	r3, #2
  }
}
 8009428:	4618      	mov	r0, r3
 800942a:	3714      	adds	r7, #20
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d01e      	beq.n	8009484 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8009446:	4b13      	ldr	r3, [pc, #76]	@ (8009494 <HAL_IPCC_Init+0x60>)
 8009448:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009450:	b2db      	uxtb	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d102      	bne.n	800945c <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f7fc ff4e 	bl	80062f8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800945c:	68b8      	ldr	r0, [r7, #8]
 800945e:	f000 f85b 	bl	8009518 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f82c 	bl	80094cc <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2200      	movs	r2, #0
 8009478:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8009482:	e001      	b.n	8009488 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8009488:	7bfb      	ldrb	r3, [r7, #15]
}
 800948a:	4618      	mov	r0, r3
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	58000c00 	.word	0x58000c00

08009498 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	4613      	mov	r3, r2
 80094a4:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80094a6:	bf00      	nop
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80094b2:	b480      	push	{r7}
 80094b4:	b085      	sub	sp, #20
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	60f8      	str	r0, [r7, #12]
 80094ba:	60b9      	str	r1, [r7, #8]
 80094bc:	4613      	mov	r3, r2
 80094be:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80094c0:	bf00      	nop
 80094c2:	3714      	adds	r7, #20
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr

080094cc <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80094d4:	2300      	movs	r3, #0
 80094d6:	60fb      	str	r3, [r7, #12]
 80094d8:	e00f      	b.n	80094fa <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4413      	add	r3, r2
 80094e2:	4a0b      	ldr	r2, [pc, #44]	@ (8009510 <IPCC_SetDefaultCallbacks+0x44>)
 80094e4:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3306      	adds	r3, #6
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	4413      	add	r3, r2
 80094f0:	4a08      	ldr	r2, [pc, #32]	@ (8009514 <IPCC_SetDefaultCallbacks+0x48>)
 80094f2:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	3301      	adds	r3, #1
 80094f8:	60fb      	str	r3, [r7, #12]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2b05      	cmp	r3, #5
 80094fe:	d9ec      	bls.n	80094da <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8009500:	bf00      	nop
 8009502:	bf00      	nop
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	08009499 	.word	0x08009499
 8009514:	080094b3 	.word	0x080094b3

08009518 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800952c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	223f      	movs	r2, #63	@ 0x3f
 8009532:	609a      	str	r2, [r3, #8]
}
 8009534:	bf00      	nop
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr

08009540 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009544:	4b05      	ldr	r3, [pc, #20]	@ (800955c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a04      	ldr	r2, [pc, #16]	@ (800955c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800954a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800954e:	6013      	str	r3, [r2, #0]
}
 8009550:	bf00      	nop
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	58000400 	.word	0x58000400

08009560 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009560:	b480      	push	{r7}
 8009562:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009564:	4b04      	ldr	r3, [pc, #16]	@ (8009578 <HAL_PWREx_GetVoltageRange+0x18>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800956c:	4618      	mov	r0, r3
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	58000400 	.word	0x58000400

0800957c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800957c:	b480      	push	{r7}
 800957e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800958a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800958e:	d101      	bne.n	8009594 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009590:	2301      	movs	r3, #1
 8009592:	e000      	b.n	8009596 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <LL_RCC_HSE_Enable>:
{
 80095a0:	b480      	push	{r7}
 80095a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80095a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80095b2:	6013      	str	r3, [r2, #0]
}
 80095b4:	bf00      	nop
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr

080095be <LL_RCC_HSE_Disable>:
{
 80095be:	b480      	push	{r7}
 80095c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80095c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095d0:	6013      	str	r3, [r2, #0]
}
 80095d2:	bf00      	nop
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <LL_RCC_HSE_IsReady>:
{
 80095dc:	b480      	push	{r7}
 80095de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80095e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095ee:	d101      	bne.n	80095f4 <LL_RCC_HSE_IsReady+0x18>
 80095f0:	2301      	movs	r3, #1
 80095f2:	e000      	b.n	80095f6 <LL_RCC_HSE_IsReady+0x1a>
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr

08009600 <LL_RCC_HSI_Enable>:
{
 8009600:	b480      	push	{r7}
 8009602:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800960e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009612:	6013      	str	r3, [r2, #0]
}
 8009614:	bf00      	nop
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr

0800961e <LL_RCC_HSI_Disable>:
{
 800961e:	b480      	push	{r7}
 8009620:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800962c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009630:	6013      	str	r3, [r2, #0]
}
 8009632:	bf00      	nop
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <LL_RCC_HSI_IsReady>:
{
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800964a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800964e:	d101      	bne.n	8009654 <LL_RCC_HSI_IsReady+0x18>
 8009650:	2301      	movs	r3, #1
 8009652:	e000      	b.n	8009656 <LL_RCC_HSI_IsReady+0x1a>
 8009654:	2300      	movs	r3, #0
}
 8009656:	4618      	mov	r0, r3
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <LL_RCC_HSI_SetCalibTrimming>:
{
 8009660:	b480      	push	{r7}
 8009662:	b083      	sub	sp, #12
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	061b      	lsls	r3, r3, #24
 8009676:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800967a:	4313      	orrs	r3, r2
 800967c:	604b      	str	r3, [r1, #4]
}
 800967e:	bf00      	nop
 8009680:	370c      	adds	r7, #12
 8009682:	46bd      	mov	sp, r7
 8009684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009688:	4770      	bx	lr

0800968a <LL_RCC_HSI48_Enable>:
{
 800968a:	b480      	push	{r7}
 800968c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800968e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009692:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009696:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800969a:	f043 0301 	orr.w	r3, r3, #1
 800969e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80096a2:	bf00      	nop
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr

080096ac <LL_RCC_HSI48_Disable>:
{
 80096ac:	b480      	push	{r7}
 80096ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80096b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80096bc:	f023 0301 	bic.w	r3, r3, #1
 80096c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80096c4:	bf00      	nop
 80096c6:	46bd      	mov	sp, r7
 80096c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096cc:	4770      	bx	lr

080096ce <LL_RCC_HSI48_IsReady>:
{
 80096ce:	b480      	push	{r7}
 80096d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80096d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096da:	f003 0302 	and.w	r3, r3, #2
 80096de:	2b02      	cmp	r3, #2
 80096e0:	d101      	bne.n	80096e6 <LL_RCC_HSI48_IsReady+0x18>
 80096e2:	2301      	movs	r3, #1
 80096e4:	e000      	b.n	80096e8 <LL_RCC_HSI48_IsReady+0x1a>
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr

080096f2 <LL_RCC_LSE_Enable>:
{
 80096f2:	b480      	push	{r7}
 80096f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80096f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009702:	f043 0301 	orr.w	r3, r3, #1
 8009706:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800970a:	bf00      	nop
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <LL_RCC_LSE_Disable>:
{
 8009714:	b480      	push	{r7}
 8009716:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800971c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009720:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009724:	f023 0301 	bic.w	r3, r3, #1
 8009728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800972c:	bf00      	nop
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr

08009736 <LL_RCC_LSE_EnableBypass>:
{
 8009736:	b480      	push	{r7}
 8009738:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800973a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800973e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009742:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009746:	f043 0304 	orr.w	r3, r3, #4
 800974a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800974e:	bf00      	nop
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <LL_RCC_LSE_DisableBypass>:
{
 8009758:	b480      	push	{r7}
 800975a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800975c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009764:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009768:	f023 0304 	bic.w	r3, r3, #4
 800976c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009770:	bf00      	nop
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <LL_RCC_LSE_IsReady>:
{
 800977a:	b480      	push	{r7}
 800977c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800977e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009786:	f003 0302 	and.w	r3, r3, #2
 800978a:	2b02      	cmp	r3, #2
 800978c:	d101      	bne.n	8009792 <LL_RCC_LSE_IsReady+0x18>
 800978e:	2301      	movs	r3, #1
 8009790:	e000      	b.n	8009794 <LL_RCC_LSE_IsReady+0x1a>
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <LL_RCC_LSI1_Enable>:
{
 800979e:	b480      	push	{r7}
 80097a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80097a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80097ae:	f043 0301 	orr.w	r3, r3, #1
 80097b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80097b6:	bf00      	nop
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <LL_RCC_LSI1_Disable>:
{
 80097c0:	b480      	push	{r7}
 80097c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80097c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80097d0:	f023 0301 	bic.w	r3, r3, #1
 80097d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80097d8:	bf00      	nop
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <LL_RCC_LSI1_IsReady>:
{
 80097e2:	b480      	push	{r7}
 80097e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80097e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097ee:	f003 0302 	and.w	r3, r3, #2
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	d101      	bne.n	80097fa <LL_RCC_LSI1_IsReady+0x18>
 80097f6:	2301      	movs	r3, #1
 80097f8:	e000      	b.n	80097fc <LL_RCC_LSI1_IsReady+0x1a>
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <LL_RCC_LSI2_Enable>:
{
 8009806:	b480      	push	{r7}
 8009808:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800980a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800980e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009812:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009816:	f043 0304 	orr.w	r3, r3, #4
 800981a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800981e:	bf00      	nop
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <LL_RCC_LSI2_Disable>:
{
 8009828:	b480      	push	{r7}
 800982a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800982c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009838:	f023 0304 	bic.w	r3, r3, #4
 800983c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009840:	bf00      	nop
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr

0800984a <LL_RCC_LSI2_IsReady>:
{
 800984a:	b480      	push	{r7}
 800984c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800984e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009852:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009856:	f003 0308 	and.w	r3, r3, #8
 800985a:	2b08      	cmp	r3, #8
 800985c:	d101      	bne.n	8009862 <LL_RCC_LSI2_IsReady+0x18>
 800985e:	2301      	movs	r3, #1
 8009860:	e000      	b.n	8009864 <LL_RCC_LSI2_IsReady+0x1a>
 8009862:	2300      	movs	r3, #0
}
 8009864:	4618      	mov	r0, r3
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr

0800986e <LL_RCC_LSI2_SetTrimming>:
{
 800986e:	b480      	push	{r7}
 8009870:	b083      	sub	sp, #12
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800987a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800987e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	021b      	lsls	r3, r3, #8
 8009886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800988a:	4313      	orrs	r3, r2
 800988c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr

0800989c <LL_RCC_MSI_Enable>:
{
 800989c:	b480      	push	{r7}
 800989e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80098a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80098aa:	f043 0301 	orr.w	r3, r3, #1
 80098ae:	6013      	str	r3, [r2, #0]
}
 80098b0:	bf00      	nop
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <LL_RCC_MSI_Disable>:
{
 80098ba:	b480      	push	{r7}
 80098bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80098be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80098c8:	f023 0301 	bic.w	r3, r3, #1
 80098cc:	6013      	str	r3, [r2, #0]
}
 80098ce:	bf00      	nop
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr

080098d8 <LL_RCC_MSI_IsReady>:
{
 80098d8:	b480      	push	{r7}
 80098da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80098dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f003 0302 	and.w	r3, r3, #2
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d101      	bne.n	80098ee <LL_RCC_MSI_IsReady+0x16>
 80098ea:	2301      	movs	r3, #1
 80098ec:	e000      	b.n	80098f0 <LL_RCC_MSI_IsReady+0x18>
 80098ee:	2300      	movs	r3, #0
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr

080098fa <LL_RCC_MSI_SetRange>:
{
 80098fa:	b480      	push	{r7}
 80098fc:	b083      	sub	sp, #12
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8009902:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800990c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4313      	orrs	r3, r2
 8009914:	600b      	str	r3, [r1, #0]
}
 8009916:	bf00      	nop
 8009918:	370c      	adds	r7, #12
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr

08009922 <LL_RCC_MSI_GetRange>:
{
 8009922:	b480      	push	{r7}
 8009924:	b083      	sub	sp, #12
 8009926:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8009928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009932:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2bb0      	cmp	r3, #176	@ 0xb0
 8009938:	d901      	bls.n	800993e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800993a:	23b0      	movs	r3, #176	@ 0xb0
 800993c:	607b      	str	r3, [r7, #4]
  return msiRange;
 800993e:	687b      	ldr	r3, [r7, #4]
}
 8009940:	4618      	mov	r0, r3
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <LL_RCC_MSI_SetCalibTrimming>:
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8009954:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	021b      	lsls	r3, r3, #8
 8009962:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009966:	4313      	orrs	r3, r2
 8009968:	604b      	str	r3, [r1, #4]
}
 800996a:	bf00      	nop
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <LL_RCC_SetSysClkSource>:
{
 8009976:	b480      	push	{r7}
 8009978:	b083      	sub	sp, #12
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800997e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	f023 0203 	bic.w	r2, r3, #3
 8009988:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4313      	orrs	r3, r2
 8009990:	608b      	str	r3, [r1, #8]
}
 8009992:	bf00      	nop
 8009994:	370c      	adds	r7, #12
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr

0800999e <LL_RCC_GetSysClkSource>:
{
 800999e:	b480      	push	{r7}
 80099a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80099a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	f003 030c 	and.w	r3, r3, #12
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <LL_RCC_SetAHBPrescaler>:
{
 80099b6:	b480      	push	{r7}
 80099b8:	b083      	sub	sp, #12
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80099be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099c2:	689b      	ldr	r3, [r3, #8]
 80099c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80099c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4313      	orrs	r3, r2
 80099d0:	608b      	str	r3, [r1, #8]
}
 80099d2:	bf00      	nop
 80099d4:	370c      	adds	r7, #12
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr

080099de <LL_C2_RCC_SetAHBPrescaler>:
{
 80099de:	b480      	push	{r7}
 80099e0:	b083      	sub	sp, #12
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80099e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80099ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80099f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4313      	orrs	r3, r2
 80099fa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80099fe:	bf00      	nop
 8009a00:	370c      	adds	r7, #12
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr

08009a0a <LL_RCC_SetAHB4Prescaler>:
{
 8009a0a:	b480      	push	{r7}
 8009a0c:	b083      	sub	sp, #12
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8009a12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a16:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009a1a:	f023 020f 	bic.w	r2, r3, #15
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	091b      	lsrs	r3, r3, #4
 8009a22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a26:	4313      	orrs	r3, r2
 8009a28:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <LL_RCC_SetAPB1Prescaler>:
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009a4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4313      	orrs	r3, r2
 8009a52:	608b      	str	r3, [r1, #8]
}
 8009a54:	bf00      	nop
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <LL_RCC_SetAPB2Prescaler>:
{
 8009a60:	b480      	push	{r7}
 8009a62:	b083      	sub	sp, #12
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009a72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	608b      	str	r3, [r1, #8]
}
 8009a7c:	bf00      	nop
 8009a7e:	370c      	adds	r7, #12
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <LL_RCC_GetAHBPrescaler>:
{
 8009a88:	b480      	push	{r7}
 8009a8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <LL_RCC_GetAHB4Prescaler>:
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8009aa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009aa8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009aac:	011b      	lsls	r3, r3, #4
 8009aae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <LL_RCC_GetAPB1Prescaler>:
{
 8009abc:	b480      	push	{r7}
 8009abe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8009ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <LL_RCC_GetAPB2Prescaler>:
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8009ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8009aec:	b480      	push	{r7}
 8009aee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009af0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009afa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009afe:	6013      	str	r3, [r2, #0]
}
 8009b00:	bf00      	nop
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr

08009b0a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8009b0a:	b480      	push	{r7}
 8009b0c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8009b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009b18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b1c:	6013      	str	r3, [r2, #0]
}
 8009b1e:	bf00      	nop
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8009b2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b3a:	d101      	bne.n	8009b40 <LL_RCC_PLL_IsReady+0x18>
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e000      	b.n	8009b42 <LL_RCC_PLL_IsReady+0x1a>
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8009b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b54:	68db      	ldr	r3, [r3, #12]
 8009b56:	0a1b      	lsrs	r3, r3, #8
 8009b58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr

08009b66 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009b66:	b480      	push	{r7}
 8009b68:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009b6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr

08009b7e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009b7e:	b480      	push	{r7}
 8009b80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009b82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009b96:	b480      	push	{r7}
 8009b98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009b9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	f003 0303 	and.w	r3, r3, #3
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8009bae:	b480      	push	{r7}
 8009bb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8009bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bc0:	d101      	bne.n	8009bc6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	e000      	b.n	8009bc8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8009bc6:	2300      	movs	r3, #0
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr

08009bd2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8009bd2:	b480      	push	{r7}
 8009bd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8009bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bda:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009be6:	d101      	bne.n	8009bec <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8009be8:	2301      	movs	r3, #1
 8009bea:	e000      	b.n	8009bee <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8009bfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c00:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c0c:	d101      	bne.n	8009c12 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e000      	b.n	8009c14 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8009c12:	2300      	movs	r3, #0
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8009c1e:	b480      	push	{r7}
 8009c20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8009c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c30:	d101      	bne.n	8009c36 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8009c32:	2301      	movs	r3, #1
 8009c34:	e000      	b.n	8009c38 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c40:	4770      	bx	lr

08009c42 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8009c42:	b480      	push	{r7}
 8009c44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8009c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c54:	d101      	bne.n	8009c5a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8009c56:	2301      	movs	r3, #1
 8009c58:	e000      	b.n	8009c5c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8009c5a:	2300      	movs	r3, #0
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
	...

08009c68 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c68:	b590      	push	{r4, r7, lr}
 8009c6a:	b08d      	sub	sp, #52	@ 0x34
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d101      	bne.n	8009c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	e363      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 0320 	and.w	r3, r3, #32
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	f000 808d 	beq.w	8009da2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c88:	f7ff fe89 	bl	800999e <LL_RCC_GetSysClkSource>
 8009c8c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009c8e:	f7ff ff82 	bl	8009b96 <LL_RCC_PLL_GetMainSource>
 8009c92:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x3e>
 8009c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9c:	2b0c      	cmp	r3, #12
 8009c9e:	d147      	bne.n	8009d30 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8009ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d144      	bne.n	8009d30 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	69db      	ldr	r3, [r3, #28]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d101      	bne.n	8009cb2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e347      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8009cb6:	f7ff fe34 	bl	8009922 <LL_RCC_MSI_GetRange>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	429c      	cmp	r4, r3
 8009cbe:	d914      	bls.n	8009cea <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f000 fd2f 	bl	800a728 <RCC_SetFlashLatencyFromMSIRange>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d001      	beq.n	8009cd4 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e336      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7ff fe0e 	bl	80098fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6a1b      	ldr	r3, [r3, #32]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7ff fe32 	bl	800994c <LL_RCC_MSI_SetCalibTrimming>
 8009ce8:	e013      	b.n	8009d12 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7ff fe03 	bl	80098fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7ff fe27 	bl	800994c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 fd10 	bl	800a728 <RCC_SetFlashLatencyFromMSIRange>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d001      	beq.n	8009d12 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e317      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009d12:	f000 fcc9 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 8009d16:	4603      	mov	r3, r0
 8009d18:	4aa4      	ldr	r2, [pc, #656]	@ (8009fac <HAL_RCC_OscConfig+0x344>)
 8009d1a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009d1c:	4ba4      	ldr	r3, [pc, #656]	@ (8009fb0 <HAL_RCC_OscConfig+0x348>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4618      	mov	r0, r3
 8009d22:	f7fd fb39 	bl	8007398 <HAL_InitTick>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d039      	beq.n	8009da0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e308      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	69db      	ldr	r3, [r3, #28]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d01e      	beq.n	8009d76 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009d38:	f7ff fdb0 	bl	800989c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009d3c:	f7fd fb7a 	bl	8007434 <HAL_GetTick>
 8009d40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8009d42:	e008      	b.n	8009d56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009d44:	f7fd fb76 	bl	8007434 <HAL_GetTick>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d901      	bls.n	8009d56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009d52:	2303      	movs	r3, #3
 8009d54:	e2f5      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8009d56:	f7ff fdbf 	bl	80098d8 <LL_RCC_MSI_IsReady>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d0f1      	beq.n	8009d44 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d64:	4618      	mov	r0, r3
 8009d66:	f7ff fdc8 	bl	80098fa <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6a1b      	ldr	r3, [r3, #32]
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff fdec 	bl	800994c <LL_RCC_MSI_SetCalibTrimming>
 8009d74:	e015      	b.n	8009da2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009d76:	f7ff fda0 	bl	80098ba <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009d7a:	f7fd fb5b 	bl	8007434 <HAL_GetTick>
 8009d7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8009d80:	e008      	b.n	8009d94 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009d82:	f7fd fb57 	bl	8007434 <HAL_GetTick>
 8009d86:	4602      	mov	r2, r0
 8009d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8a:	1ad3      	subs	r3, r2, r3
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d901      	bls.n	8009d94 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e2d6      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009d94:	f7ff fda0 	bl	80098d8 <LL_RCC_MSI_IsReady>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d1f1      	bne.n	8009d82 <HAL_RCC_OscConfig+0x11a>
 8009d9e:	e000      	b.n	8009da2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009da0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f003 0301 	and.w	r3, r3, #1
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d047      	beq.n	8009e3e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dae:	f7ff fdf6 	bl	800999e <LL_RCC_GetSysClkSource>
 8009db2:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009db4:	f7ff feef 	bl	8009b96 <LL_RCC_PLL_GetMainSource>
 8009db8:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009dba:	6a3b      	ldr	r3, [r7, #32]
 8009dbc:	2b08      	cmp	r3, #8
 8009dbe:	d005      	beq.n	8009dcc <HAL_RCC_OscConfig+0x164>
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	2b0c      	cmp	r3, #12
 8009dc4:	d108      	bne.n	8009dd8 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	2b03      	cmp	r3, #3
 8009dca:	d105      	bne.n	8009dd8 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d134      	bne.n	8009e3e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	e2b4      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009de0:	d102      	bne.n	8009de8 <HAL_RCC_OscConfig+0x180>
 8009de2:	f7ff fbdd 	bl	80095a0 <LL_RCC_HSE_Enable>
 8009de6:	e001      	b.n	8009dec <HAL_RCC_OscConfig+0x184>
 8009de8:	f7ff fbe9 	bl	80095be <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d012      	beq.n	8009e1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009df4:	f7fd fb1e 	bl	8007434 <HAL_GetTick>
 8009df8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8009dfa:	e008      	b.n	8009e0e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009dfc:	f7fd fb1a 	bl	8007434 <HAL_GetTick>
 8009e00:	4602      	mov	r2, r0
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	2b64      	cmp	r3, #100	@ 0x64
 8009e08:	d901      	bls.n	8009e0e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009e0a:	2303      	movs	r3, #3
 8009e0c:	e299      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8009e0e:	f7ff fbe5 	bl	80095dc <LL_RCC_HSE_IsReady>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d0f1      	beq.n	8009dfc <HAL_RCC_OscConfig+0x194>
 8009e18:	e011      	b.n	8009e3e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e1a:	f7fd fb0b 	bl	8007434 <HAL_GetTick>
 8009e1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8009e20:	e008      	b.n	8009e34 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e22:	f7fd fb07 	bl	8007434 <HAL_GetTick>
 8009e26:	4602      	mov	r2, r0
 8009e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2a:	1ad3      	subs	r3, r2, r3
 8009e2c:	2b64      	cmp	r3, #100	@ 0x64
 8009e2e:	d901      	bls.n	8009e34 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e286      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8009e34:	f7ff fbd2 	bl	80095dc <LL_RCC_HSE_IsReady>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1f1      	bne.n	8009e22 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f003 0302 	and.w	r3, r3, #2
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d04c      	beq.n	8009ee4 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e4a:	f7ff fda8 	bl	800999e <LL_RCC_GetSysClkSource>
 8009e4e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e50:	f7ff fea1 	bl	8009b96 <LL_RCC_PLL_GetMainSource>
 8009e54:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	2b04      	cmp	r3, #4
 8009e5a:	d005      	beq.n	8009e68 <HAL_RCC_OscConfig+0x200>
 8009e5c:	69bb      	ldr	r3, [r7, #24]
 8009e5e:	2b0c      	cmp	r3, #12
 8009e60:	d10e      	bne.n	8009e80 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d10b      	bne.n	8009e80 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d101      	bne.n	8009e74 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	e266      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7ff fbf1 	bl	8009660 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009e7e:	e031      	b.n	8009ee4 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d019      	beq.n	8009ebc <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e88:	f7ff fbba 	bl	8009600 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e8c:	f7fd fad2 	bl	8007434 <HAL_GetTick>
 8009e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009e92:	e008      	b.n	8009ea6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e94:	f7fd face 	bl	8007434 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d901      	bls.n	8009ea6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	e24d      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8009ea6:	f7ff fbc9 	bl	800963c <LL_RCC_HSI_IsReady>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d0f1      	beq.n	8009e94 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	691b      	ldr	r3, [r3, #16]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fbd3 	bl	8009660 <LL_RCC_HSI_SetCalibTrimming>
 8009eba:	e013      	b.n	8009ee4 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009ebc:	f7ff fbaf 	bl	800961e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ec0:	f7fd fab8 	bl	8007434 <HAL_GetTick>
 8009ec4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009ec6:	e008      	b.n	8009eda <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ec8:	f7fd fab4 	bl	8007434 <HAL_GetTick>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d901      	bls.n	8009eda <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e233      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009eda:	f7ff fbaf 	bl	800963c <LL_RCC_HSI_IsReady>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1f1      	bne.n	8009ec8 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f003 0308 	and.w	r3, r3, #8
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d106      	bne.n	8009efe <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f000 80a3 	beq.w	800a044 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d076      	beq.n	8009ff4 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0310 	and.w	r3, r3, #16
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d046      	beq.n	8009fa0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8009f12:	f7ff fc66 	bl	80097e2 <LL_RCC_LSI1_IsReady>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d113      	bne.n	8009f44 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8009f1c:	f7ff fc3f 	bl	800979e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f20:	f7fd fa88 	bl	8007434 <HAL_GetTick>
 8009f24:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009f26:	e008      	b.n	8009f3a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009f28:	f7fd fa84 	bl	8007434 <HAL_GetTick>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f30:	1ad3      	subs	r3, r2, r3
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d901      	bls.n	8009f3a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e203      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009f3a:	f7ff fc52 	bl	80097e2 <LL_RCC_LSI1_IsReady>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d0f1      	beq.n	8009f28 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8009f44:	f7ff fc5f 	bl	8009806 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f48:	f7fd fa74 	bl	8007434 <HAL_GetTick>
 8009f4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009f4e:	e008      	b.n	8009f62 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009f50:	f7fd fa70 	bl	8007434 <HAL_GetTick>
 8009f54:	4602      	mov	r2, r0
 8009f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	2b03      	cmp	r3, #3
 8009f5c:	d901      	bls.n	8009f62 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8009f5e:	2303      	movs	r3, #3
 8009f60:	e1ef      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009f62:	f7ff fc72 	bl	800984a <LL_RCC_LSI2_IsReady>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d0f1      	beq.n	8009f50 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	699b      	ldr	r3, [r3, #24]
 8009f70:	4618      	mov	r0, r3
 8009f72:	f7ff fc7c 	bl	800986e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8009f76:	f7ff fc23 	bl	80097c0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f7a:	f7fd fa5b 	bl	8007434 <HAL_GetTick>
 8009f7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009f80:	e008      	b.n	8009f94 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009f82:	f7fd fa57 	bl	8007434 <HAL_GetTick>
 8009f86:	4602      	mov	r2, r0
 8009f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8a:	1ad3      	subs	r3, r2, r3
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d901      	bls.n	8009f94 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8009f90:	2303      	movs	r3, #3
 8009f92:	e1d6      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009f94:	f7ff fc25 	bl	80097e2 <LL_RCC_LSI1_IsReady>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1f1      	bne.n	8009f82 <HAL_RCC_OscConfig+0x31a>
 8009f9e:	e051      	b.n	800a044 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8009fa0:	f7ff fbfd 	bl	800979e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa4:	f7fd fa46 	bl	8007434 <HAL_GetTick>
 8009fa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009faa:	e00c      	b.n	8009fc6 <HAL_RCC_OscConfig+0x35e>
 8009fac:	20000008 	.word	0x20000008
 8009fb0:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009fb4:	f7fd fa3e 	bl	8007434 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d901      	bls.n	8009fc6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e1bd      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009fc6:	f7ff fc0c 	bl	80097e2 <LL_RCC_LSI1_IsReady>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d0f1      	beq.n	8009fb4 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8009fd0:	f7ff fc2a 	bl	8009828 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009fd4:	e008      	b.n	8009fe8 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009fd6:	f7fd fa2d 	bl	8007434 <HAL_GetTick>
 8009fda:	4602      	mov	r2, r0
 8009fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fde:	1ad3      	subs	r3, r2, r3
 8009fe0:	2b03      	cmp	r3, #3
 8009fe2:	d901      	bls.n	8009fe8 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e1ac      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009fe8:	f7ff fc2f 	bl	800984a <LL_RCC_LSI2_IsReady>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1f1      	bne.n	8009fd6 <HAL_RCC_OscConfig+0x36e>
 8009ff2:	e027      	b.n	800a044 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8009ff4:	f7ff fc18 	bl	8009828 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ff8:	f7fd fa1c 	bl	8007434 <HAL_GetTick>
 8009ffc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009ffe:	e008      	b.n	800a012 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a000:	f7fd fa18 	bl	8007434 <HAL_GetTick>
 800a004:	4602      	mov	r2, r0
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	1ad3      	subs	r3, r2, r3
 800a00a:	2b03      	cmp	r3, #3
 800a00c:	d901      	bls.n	800a012 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a00e:	2303      	movs	r3, #3
 800a010:	e197      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a012:	f7ff fc1a 	bl	800984a <LL_RCC_LSI2_IsReady>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1f1      	bne.n	800a000 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a01c:	f7ff fbd0 	bl	80097c0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a020:	f7fd fa08 	bl	8007434 <HAL_GetTick>
 800a024:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a026:	e008      	b.n	800a03a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a028:	f7fd fa04 	bl	8007434 <HAL_GetTick>
 800a02c:	4602      	mov	r2, r0
 800a02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	2b02      	cmp	r3, #2
 800a034:	d901      	bls.n	800a03a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a036:	2303      	movs	r3, #3
 800a038:	e183      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a03a:	f7ff fbd2 	bl	80097e2 <LL_RCC_LSI1_IsReady>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1f1      	bne.n	800a028 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f003 0304 	and.w	r3, r3, #4
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d05b      	beq.n	800a108 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a050:	4ba7      	ldr	r3, [pc, #668]	@ (800a2f0 <HAL_RCC_OscConfig+0x688>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d114      	bne.n	800a086 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a05c:	f7ff fa70 	bl	8009540 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a060:	f7fd f9e8 	bl	8007434 <HAL_GetTick>
 800a064:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a066:	e008      	b.n	800a07a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a068:	f7fd f9e4 	bl	8007434 <HAL_GetTick>
 800a06c:	4602      	mov	r2, r0
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	1ad3      	subs	r3, r2, r3
 800a072:	2b02      	cmp	r3, #2
 800a074:	d901      	bls.n	800a07a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a076:	2303      	movs	r3, #3
 800a078:	e163      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a07a:	4b9d      	ldr	r3, [pc, #628]	@ (800a2f0 <HAL_RCC_OscConfig+0x688>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a082:	2b00      	cmp	r3, #0
 800a084:	d0f0      	beq.n	800a068 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d102      	bne.n	800a094 <HAL_RCC_OscConfig+0x42c>
 800a08e:	f7ff fb30 	bl	80096f2 <LL_RCC_LSE_Enable>
 800a092:	e00c      	b.n	800a0ae <HAL_RCC_OscConfig+0x446>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	2b05      	cmp	r3, #5
 800a09a:	d104      	bne.n	800a0a6 <HAL_RCC_OscConfig+0x43e>
 800a09c:	f7ff fb4b 	bl	8009736 <LL_RCC_LSE_EnableBypass>
 800a0a0:	f7ff fb27 	bl	80096f2 <LL_RCC_LSE_Enable>
 800a0a4:	e003      	b.n	800a0ae <HAL_RCC_OscConfig+0x446>
 800a0a6:	f7ff fb35 	bl	8009714 <LL_RCC_LSE_Disable>
 800a0aa:	f7ff fb55 	bl	8009758 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d014      	beq.n	800a0e0 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0b6:	f7fd f9bd 	bl	8007434 <HAL_GetTick>
 800a0ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800a0bc:	e00a      	b.n	800a0d4 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0be:	f7fd f9b9 	bl	8007434 <HAL_GetTick>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c6:	1ad3      	subs	r3, r2, r3
 800a0c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d901      	bls.n	800a0d4 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800a0d0:	2303      	movs	r3, #3
 800a0d2:	e136      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800a0d4:	f7ff fb51 	bl	800977a <LL_RCC_LSE_IsReady>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d0ef      	beq.n	800a0be <HAL_RCC_OscConfig+0x456>
 800a0de:	e013      	b.n	800a108 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0e0:	f7fd f9a8 	bl	8007434 <HAL_GetTick>
 800a0e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800a0e6:	e00a      	b.n	800a0fe <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0e8:	f7fd f9a4 	bl	8007434 <HAL_GetTick>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f0:	1ad3      	subs	r3, r2, r3
 800a0f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d901      	bls.n	800a0fe <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800a0fa:	2303      	movs	r3, #3
 800a0fc:	e121      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800a0fe:	f7ff fb3c 	bl	800977a <LL_RCC_LSE_IsReady>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1ef      	bne.n	800a0e8 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a110:	2b00      	cmp	r3, #0
 800a112:	d02c      	beq.n	800a16e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d014      	beq.n	800a146 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a11c:	f7ff fab5 	bl	800968a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a120:	f7fd f988 	bl	8007434 <HAL_GetTick>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a126:	e008      	b.n	800a13a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a128:	f7fd f984 	bl	8007434 <HAL_GetTick>
 800a12c:	4602      	mov	r2, r0
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	1ad3      	subs	r3, r2, r3
 800a132:	2b02      	cmp	r3, #2
 800a134:	d901      	bls.n	800a13a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800a136:	2303      	movs	r3, #3
 800a138:	e103      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a13a:	f7ff fac8 	bl	80096ce <LL_RCC_HSI48_IsReady>
 800a13e:	4603      	mov	r3, r0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d0f1      	beq.n	800a128 <HAL_RCC_OscConfig+0x4c0>
 800a144:	e013      	b.n	800a16e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a146:	f7ff fab1 	bl	80096ac <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a14a:	f7fd f973 	bl	8007434 <HAL_GetTick>
 800a14e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a150:	e008      	b.n	800a164 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a152:	f7fd f96f 	bl	8007434 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d901      	bls.n	800a164 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	e0ee      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a164:	f7ff fab3 	bl	80096ce <LL_RCC_HSI48_IsReady>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1f1      	bne.n	800a152 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 80e4 	beq.w	800a340 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a178:	f7ff fc11 	bl	800999e <LL_RCC_GetSysClkSource>
 800a17c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800a17e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	f040 80b4 	bne.w	800a2f8 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f003 0203 	and.w	r2, r3, #3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d123      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d11c      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	0a1b      	lsrs	r3, r3, #8
 800a1b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d114      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d10d      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d106      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d05d      	beq.n	800a2a2 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	2b0c      	cmp	r3, #12
 800a1ea:	d058      	beq.n	800a29e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a1ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d001      	beq.n	800a1fe <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e0a1      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a1fe:	f7ff fc84 	bl	8009b0a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a202:	f7fd f917 	bl	8007434 <HAL_GetTick>
 800a206:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a208:	e008      	b.n	800a21c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a20a:	f7fd f913 	bl	8007434 <HAL_GetTick>
 800a20e:	4602      	mov	r2, r0
 800a210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a212:	1ad3      	subs	r3, r2, r3
 800a214:	2b02      	cmp	r3, #2
 800a216:	d901      	bls.n	800a21c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800a218:	2303      	movs	r3, #3
 800a21a:	e092      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a21c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1ef      	bne.n	800a20a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a22a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a22e:	68da      	ldr	r2, [r3, #12]
 800a230:	4b30      	ldr	r3, [pc, #192]	@ (800a2f4 <HAL_RCC_OscConfig+0x68c>)
 800a232:	4013      	ands	r3, r2
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a23c:	4311      	orrs	r1, r2
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a242:	0212      	lsls	r2, r2, #8
 800a244:	4311      	orrs	r1, r2
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a24a:	4311      	orrs	r1, r2
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a250:	4311      	orrs	r1, r2
 800a252:	687a      	ldr	r2, [r7, #4]
 800a254:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a256:	430a      	orrs	r2, r1
 800a258:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a25c:	4313      	orrs	r3, r2
 800a25e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a260:	f7ff fc44 	bl	8009aec <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a268:	68db      	ldr	r3, [r3, #12]
 800a26a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a26e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a272:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a274:	f7fd f8de 	bl	8007434 <HAL_GetTick>
 800a278:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a27a:	e008      	b.n	800a28e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a27c:	f7fd f8da 	bl	8007434 <HAL_GetTick>
 800a280:	4602      	mov	r2, r0
 800a282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	2b02      	cmp	r3, #2
 800a288:	d901      	bls.n	800a28e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e059      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a28e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d0ef      	beq.n	800a27c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a29c:	e050      	b.n	800a340 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e04f      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d147      	bne.n	800a340 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a2b0:	f7ff fc1c 	bl	8009aec <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a2b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a2be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a2c4:	f7fd f8b6 	bl	8007434 <HAL_GetTick>
 800a2c8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2ca:	e008      	b.n	800a2de <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2cc:	f7fd f8b2 	bl	8007434 <HAL_GetTick>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d901      	bls.n	800a2de <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	e031      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d0ef      	beq.n	800a2cc <HAL_RCC_OscConfig+0x664>
 800a2ec:	e028      	b.n	800a340 <HAL_RCC_OscConfig+0x6d8>
 800a2ee:	bf00      	nop
 800a2f0:	58000400 	.word	0x58000400
 800a2f4:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	2b0c      	cmp	r3, #12
 800a2fc:	d01e      	beq.n	800a33c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a2fe:	f7ff fc04 	bl	8009b0a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a302:	f7fd f897 	bl	8007434 <HAL_GetTick>
 800a306:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a308:	e008      	b.n	800a31c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a30a:	f7fd f893 	bl	8007434 <HAL_GetTick>
 800a30e:	4602      	mov	r2, r0
 800a310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d901      	bls.n	800a31c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	e012      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a31c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a326:	2b00      	cmp	r3, #0
 800a328:	d1ef      	bne.n	800a30a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800a32a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a32e:	68da      	ldr	r2, [r3, #12]
 800a330:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a334:	4b05      	ldr	r3, [pc, #20]	@ (800a34c <HAL_RCC_OscConfig+0x6e4>)
 800a336:	4013      	ands	r3, r2
 800a338:	60cb      	str	r3, [r1, #12]
 800a33a:	e001      	b.n	800a340 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	e000      	b.n	800a342 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3734      	adds	r7, #52	@ 0x34
 800a346:	46bd      	mov	sp, r7
 800a348:	bd90      	pop	{r4, r7, pc}
 800a34a:	bf00      	nop
 800a34c:	eefefffc 	.word	0xeefefffc

0800a350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d101      	bne.n	800a364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	e12d      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a364:	4b98      	ldr	r3, [pc, #608]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	683a      	ldr	r2, [r7, #0]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d91b      	bls.n	800a3aa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a372:	4b95      	ldr	r3, [pc, #596]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f023 0207 	bic.w	r2, r3, #7
 800a37a:	4993      	ldr	r1, [pc, #588]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	4313      	orrs	r3, r2
 800a380:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a382:	f7fd f857 	bl	8007434 <HAL_GetTick>
 800a386:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a388:	e008      	b.n	800a39c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a38a:	f7fd f853 	bl	8007434 <HAL_GetTick>
 800a38e:	4602      	mov	r2, r0
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	1ad3      	subs	r3, r2, r3
 800a394:	2b02      	cmp	r3, #2
 800a396:	d901      	bls.n	800a39c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800a398:	2303      	movs	r3, #3
 800a39a:	e111      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a39c:	4b8a      	ldr	r3, [pc, #552]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f003 0307 	and.w	r3, r3, #7
 800a3a4:	683a      	ldr	r2, [r7, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d1ef      	bne.n	800a38a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f003 0302 	and.w	r3, r3, #2
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d016      	beq.n	800a3e4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7ff fafb 	bl	80099b6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a3c0:	f7fd f838 	bl	8007434 <HAL_GetTick>
 800a3c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a3c6:	e008      	b.n	800a3da <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a3c8:	f7fd f834 	bl	8007434 <HAL_GetTick>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d901      	bls.n	800a3da <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e0f2      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a3da:	f7ff fbe8 	bl	8009bae <LL_RCC_IsActiveFlag_HPRE>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d0f1      	beq.n	800a3c8 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f003 0320 	and.w	r3, r3, #32
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d016      	beq.n	800a41e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	695b      	ldr	r3, [r3, #20]
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7ff faf2 	bl	80099de <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a3fa:	f7fd f81b 	bl	8007434 <HAL_GetTick>
 800a3fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a400:	e008      	b.n	800a414 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a402:	f7fd f817 	bl	8007434 <HAL_GetTick>
 800a406:	4602      	mov	r2, r0
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	1ad3      	subs	r3, r2, r3
 800a40c:	2b02      	cmp	r3, #2
 800a40e:	d901      	bls.n	800a414 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800a410:	2303      	movs	r3, #3
 800a412:	e0d5      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a414:	f7ff fbdd 	bl	8009bd2 <LL_RCC_IsActiveFlag_C2HPRE>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d0f1      	beq.n	800a402 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a426:	2b00      	cmp	r3, #0
 800a428:	d016      	beq.n	800a458 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	4618      	mov	r0, r3
 800a430:	f7ff faeb 	bl	8009a0a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a434:	f7fc fffe 	bl	8007434 <HAL_GetTick>
 800a438:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a43a:	e008      	b.n	800a44e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a43c:	f7fc fffa 	bl	8007434 <HAL_GetTick>
 800a440:	4602      	mov	r2, r0
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	1ad3      	subs	r3, r2, r3
 800a446:	2b02      	cmp	r3, #2
 800a448:	d901      	bls.n	800a44e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800a44a:	2303      	movs	r3, #3
 800a44c:	e0b8      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a44e:	f7ff fbd3 	bl	8009bf8 <LL_RCC_IsActiveFlag_SHDHPRE>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d0f1      	beq.n	800a43c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f003 0304 	and.w	r3, r3, #4
 800a460:	2b00      	cmp	r3, #0
 800a462:	d016      	beq.n	800a492 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	4618      	mov	r0, r3
 800a46a:	f7ff fae5 	bl	8009a38 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a46e:	f7fc ffe1 	bl	8007434 <HAL_GetTick>
 800a472:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a474:	e008      	b.n	800a488 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a476:	f7fc ffdd 	bl	8007434 <HAL_GetTick>
 800a47a:	4602      	mov	r2, r0
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	1ad3      	subs	r3, r2, r3
 800a480:	2b02      	cmp	r3, #2
 800a482:	d901      	bls.n	800a488 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800a484:	2303      	movs	r3, #3
 800a486:	e09b      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a488:	f7ff fbc9 	bl	8009c1e <LL_RCC_IsActiveFlag_PPRE1>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d0f1      	beq.n	800a476 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f003 0308 	and.w	r3, r3, #8
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d017      	beq.n	800a4ce <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	691b      	ldr	r3, [r3, #16]
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7ff fadb 	bl	8009a60 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a4aa:	f7fc ffc3 	bl	8007434 <HAL_GetTick>
 800a4ae:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a4b0:	e008      	b.n	800a4c4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a4b2:	f7fc ffbf 	bl	8007434 <HAL_GetTick>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d901      	bls.n	800a4c4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a4c0:	2303      	movs	r3, #3
 800a4c2:	e07d      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a4c4:	f7ff fbbd 	bl	8009c42 <LL_RCC_IsActiveFlag_PPRE2>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d0f1      	beq.n	800a4b2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f003 0301 	and.w	r3, r3, #1
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d043      	beq.n	800a562 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	2b02      	cmp	r3, #2
 800a4e0:	d106      	bne.n	800a4f0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a4e2:	f7ff f87b 	bl	80095dc <LL_RCC_HSE_IsReady>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d11e      	bne.n	800a52a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e067      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	2b03      	cmp	r3, #3
 800a4f6:	d106      	bne.n	800a506 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a4f8:	f7ff fb16 	bl	8009b28 <LL_RCC_PLL_IsReady>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d113      	bne.n	800a52a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a502:	2301      	movs	r3, #1
 800a504:	e05c      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d106      	bne.n	800a51c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a50e:	f7ff f9e3 	bl	80098d8 <LL_RCC_MSI_IsReady>
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	d108      	bne.n	800a52a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a518:	2301      	movs	r3, #1
 800a51a:	e051      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a51c:	f7ff f88e 	bl	800963c <LL_RCC_HSI_IsReady>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d101      	bne.n	800a52a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a526:	2301      	movs	r3, #1
 800a528:	e04a      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	4618      	mov	r0, r3
 800a530:	f7ff fa21 	bl	8009976 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a534:	f7fc ff7e 	bl	8007434 <HAL_GetTick>
 800a538:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a53a:	e00a      	b.n	800a552 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a53c:	f7fc ff7a 	bl	8007434 <HAL_GetTick>
 800a540:	4602      	mov	r2, r0
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	1ad3      	subs	r3, r2, r3
 800a546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d901      	bls.n	800a552 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a54e:	2303      	movs	r3, #3
 800a550:	e036      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a552:	f7ff fa24 	bl	800999e <LL_RCC_GetSysClkSource>
 800a556:	4602      	mov	r2, r0
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	429a      	cmp	r2, r3
 800a560:	d1ec      	bne.n	800a53c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a562:	4b19      	ldr	r3, [pc, #100]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 0307 	and.w	r3, r3, #7
 800a56a:	683a      	ldr	r2, [r7, #0]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d21b      	bcs.n	800a5a8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a570:	4b15      	ldr	r3, [pc, #84]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f023 0207 	bic.w	r2, r3, #7
 800a578:	4913      	ldr	r1, [pc, #76]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	4313      	orrs	r3, r2
 800a57e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a580:	f7fc ff58 	bl	8007434 <HAL_GetTick>
 800a584:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a586:	e008      	b.n	800a59a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a588:	f7fc ff54 	bl	8007434 <HAL_GetTick>
 800a58c:	4602      	mov	r2, r0
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	2b02      	cmp	r3, #2
 800a594:	d901      	bls.n	800a59a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a596:	2303      	movs	r3, #3
 800a598:	e012      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a59a:	4b0b      	ldr	r3, [pc, #44]	@ (800a5c8 <HAL_RCC_ClockConfig+0x278>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 0307 	and.w	r3, r3, #7
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d1ef      	bne.n	800a588 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a5a8:	f000 f87e 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	4a07      	ldr	r2, [pc, #28]	@ (800a5cc <HAL_RCC_ClockConfig+0x27c>)
 800a5b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800a5b2:	f7fc ff4b 	bl	800744c <HAL_GetTickPrio>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f7fc feed 	bl	8007398 <HAL_InitTick>
 800a5be:	4603      	mov	r3, r0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	58004000 	.word	0x58004000
 800a5cc:	20000008 	.word	0x20000008

0800a5d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a5d0:	b590      	push	{r4, r7, lr}
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5d6:	f7ff f9e2 	bl	800999e <LL_RCC_GetSysClkSource>
 800a5da:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d10a      	bne.n	800a5f8 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a5e2:	f7ff f99e 	bl	8009922 <LL_RCC_MSI_GetRange>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	091b      	lsrs	r3, r3, #4
 800a5ea:	f003 030f 	and.w	r3, r3, #15
 800a5ee:	4a2b      	ldr	r2, [pc, #172]	@ (800a69c <HAL_RCC_GetSysClockFreq+0xcc>)
 800a5f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5f4:	60fb      	str	r3, [r7, #12]
 800a5f6:	e04b      	b.n	800a690 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2b04      	cmp	r3, #4
 800a5fc:	d102      	bne.n	800a604 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a5fe:	4b28      	ldr	r3, [pc, #160]	@ (800a6a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a600:	60fb      	str	r3, [r7, #12]
 800a602:	e045      	b.n	800a690 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2b08      	cmp	r3, #8
 800a608:	d10a      	bne.n	800a620 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a60a:	f7fe ffb7 	bl	800957c <LL_RCC_HSE_IsEnabledDiv2>
 800a60e:	4603      	mov	r3, r0
 800a610:	2b01      	cmp	r3, #1
 800a612:	d102      	bne.n	800a61a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800a614:	4b22      	ldr	r3, [pc, #136]	@ (800a6a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a616:	60fb      	str	r3, [r7, #12]
 800a618:	e03a      	b.n	800a690 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800a61a:	4b22      	ldr	r3, [pc, #136]	@ (800a6a4 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a61c:	60fb      	str	r3, [r7, #12]
 800a61e:	e037      	b.n	800a690 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800a620:	f7ff fab9 	bl	8009b96 <LL_RCC_PLL_GetMainSource>
 800a624:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d003      	beq.n	800a634 <HAL_RCC_GetSysClockFreq+0x64>
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	2b03      	cmp	r3, #3
 800a630:	d003      	beq.n	800a63a <HAL_RCC_GetSysClockFreq+0x6a>
 800a632:	e00d      	b.n	800a650 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800a634:	4b1a      	ldr	r3, [pc, #104]	@ (800a6a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a636:	60bb      	str	r3, [r7, #8]
        break;
 800a638:	e015      	b.n	800a666 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a63a:	f7fe ff9f 	bl	800957c <LL_RCC_HSE_IsEnabledDiv2>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b01      	cmp	r3, #1
 800a642:	d102      	bne.n	800a64a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800a644:	4b16      	ldr	r3, [pc, #88]	@ (800a6a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a646:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800a648:	e00d      	b.n	800a666 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800a64a:	4b16      	ldr	r3, [pc, #88]	@ (800a6a4 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a64c:	60bb      	str	r3, [r7, #8]
        break;
 800a64e:	e00a      	b.n	800a666 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a650:	f7ff f967 	bl	8009922 <LL_RCC_MSI_GetRange>
 800a654:	4603      	mov	r3, r0
 800a656:	091b      	lsrs	r3, r3, #4
 800a658:	f003 030f 	and.w	r3, r3, #15
 800a65c:	4a0f      	ldr	r2, [pc, #60]	@ (800a69c <HAL_RCC_GetSysClockFreq+0xcc>)
 800a65e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a662:	60bb      	str	r3, [r7, #8]
        break;
 800a664:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800a666:	f7ff fa71 	bl	8009b4c <LL_RCC_PLL_GetN>
 800a66a:	4602      	mov	r2, r0
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	fb03 f402 	mul.w	r4, r3, r2
 800a672:	f7ff fa84 	bl	8009b7e <LL_RCC_PLL_GetDivider>
 800a676:	4603      	mov	r3, r0
 800a678:	091b      	lsrs	r3, r3, #4
 800a67a:	3301      	adds	r3, #1
 800a67c:	fbb4 f4f3 	udiv	r4, r4, r3
 800a680:	f7ff fa71 	bl	8009b66 <LL_RCC_PLL_GetR>
 800a684:	4603      	mov	r3, r0
 800a686:	0f5b      	lsrs	r3, r3, #29
 800a688:	3301      	adds	r3, #1
 800a68a:	fbb4 f3f3 	udiv	r3, r4, r3
 800a68e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800a690:	68fb      	ldr	r3, [r7, #12]
}
 800a692:	4618      	mov	r0, r3
 800a694:	3714      	adds	r7, #20
 800a696:	46bd      	mov	sp, r7
 800a698:	bd90      	pop	{r4, r7, pc}
 800a69a:	bf00      	nop
 800a69c:	080108b8 	.word	0x080108b8
 800a6a0:	00f42400 	.word	0x00f42400
 800a6a4:	01e84800 	.word	0x01e84800

0800a6a8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a6a8:	b598      	push	{r3, r4, r7, lr}
 800a6aa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800a6ac:	f7ff ff90 	bl	800a5d0 <HAL_RCC_GetSysClockFreq>
 800a6b0:	4604      	mov	r4, r0
 800a6b2:	f7ff f9e9 	bl	8009a88 <LL_RCC_GetAHBPrescaler>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	091b      	lsrs	r3, r3, #4
 800a6ba:	f003 030f 	and.w	r3, r3, #15
 800a6be:	4a03      	ldr	r2, [pc, #12]	@ (800a6cc <HAL_RCC_GetHCLKFreq+0x24>)
 800a6c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6c4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	bd98      	pop	{r3, r4, r7, pc}
 800a6cc:	08010858 	.word	0x08010858

0800a6d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6d0:	b598      	push	{r3, r4, r7, lr}
 800a6d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a6d4:	f7ff ffe8 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 800a6d8:	4604      	mov	r4, r0
 800a6da:	f7ff f9ef 	bl	8009abc <LL_RCC_GetAPB1Prescaler>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	0a1b      	lsrs	r3, r3, #8
 800a6e2:	f003 0307 	and.w	r3, r3, #7
 800a6e6:	4a04      	ldr	r2, [pc, #16]	@ (800a6f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a6e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ec:	f003 031f 	and.w	r3, r3, #31
 800a6f0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	bd98      	pop	{r3, r4, r7, pc}
 800a6f8:	08010898 	.word	0x08010898

0800a6fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6fc:	b598      	push	{r3, r4, r7, lr}
 800a6fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800a700:	f7ff ffd2 	bl	800a6a8 <HAL_RCC_GetHCLKFreq>
 800a704:	4604      	mov	r4, r0
 800a706:	f7ff f9e5 	bl	8009ad4 <LL_RCC_GetAPB2Prescaler>
 800a70a:	4603      	mov	r3, r0
 800a70c:	0adb      	lsrs	r3, r3, #11
 800a70e:	f003 0307 	and.w	r3, r3, #7
 800a712:	4a04      	ldr	r2, [pc, #16]	@ (800a724 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a718:	f003 031f 	and.w	r3, r3, #31
 800a71c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a720:	4618      	mov	r0, r3
 800a722:	bd98      	pop	{r3, r4, r7, pc}
 800a724:	08010898 	.word	0x08010898

0800a728 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800a728:	b590      	push	{r4, r7, lr}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2bb0      	cmp	r3, #176	@ 0xb0
 800a734:	d903      	bls.n	800a73e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800a736:	4b15      	ldr	r3, [pc, #84]	@ (800a78c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	e007      	b.n	800a74e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	091b      	lsrs	r3, r3, #4
 800a742:	f003 030f 	and.w	r3, r3, #15
 800a746:	4a11      	ldr	r2, [pc, #68]	@ (800a78c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a74c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800a74e:	f7ff f9a7 	bl	8009aa0 <LL_RCC_GetAHB4Prescaler>
 800a752:	4603      	mov	r3, r0
 800a754:	091b      	lsrs	r3, r3, #4
 800a756:	f003 030f 	and.w	r3, r3, #15
 800a75a:	4a0d      	ldr	r2, [pc, #52]	@ (800a790 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800a75c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	fbb2 f3f3 	udiv	r3, r2, r3
 800a766:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	4a0a      	ldr	r2, [pc, #40]	@ (800a794 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800a76c:	fba2 2303 	umull	r2, r3, r2, r3
 800a770:	0c9c      	lsrs	r4, r3, #18
 800a772:	f7fe fef5 	bl	8009560 <HAL_PWREx_GetVoltageRange>
 800a776:	4603      	mov	r3, r0
 800a778:	4619      	mov	r1, r3
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 f80c 	bl	800a798 <RCC_SetFlashLatency>
 800a780:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800a782:	4618      	mov	r0, r3
 800a784:	3714      	adds	r7, #20
 800a786:	46bd      	mov	sp, r7
 800a788:	bd90      	pop	{r4, r7, pc}
 800a78a:	bf00      	nop
 800a78c:	080108b8 	.word	0x080108b8
 800a790:	08010858 	.word	0x08010858
 800a794:	431bde83 	.word	0x431bde83

0800a798 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800a798:	b590      	push	{r4, r7, lr}
 800a79a:	b093      	sub	sp, #76	@ 0x4c
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800a7a2:	4b37      	ldr	r3, [pc, #220]	@ (800a880 <RCC_SetFlashLatency+0xe8>)
 800a7a4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a7a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a7aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800a7ae:	4a35      	ldr	r2, [pc, #212]	@ (800a884 <RCC_SetFlashLatency+0xec>)
 800a7b0:	f107 031c 	add.w	r3, r7, #28
 800a7b4:	ca07      	ldmia	r2, {r0, r1, r2}
 800a7b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800a7ba:	4b33      	ldr	r3, [pc, #204]	@ (800a888 <RCC_SetFlashLatency+0xf0>)
 800a7bc:	f107 040c 	add.w	r4, r7, #12
 800a7c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a7c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d0:	d11a      	bne.n	800a808 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7d6:	e013      	b.n	800a800 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800a7d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	3348      	adds	r3, #72	@ 0x48
 800a7de:	443b      	add	r3, r7
 800a7e0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d807      	bhi.n	800a7fa <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a7ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	3348      	adds	r3, #72	@ 0x48
 800a7f0:	443b      	add	r3, r7
 800a7f2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a7f6:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a7f8:	e020      	b.n	800a83c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a7fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800a800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a802:	2b03      	cmp	r3, #3
 800a804:	d9e8      	bls.n	800a7d8 <RCC_SetFlashLatency+0x40>
 800a806:	e019      	b.n	800a83c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a808:	2300      	movs	r3, #0
 800a80a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a80c:	e013      	b.n	800a836 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800a80e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	3348      	adds	r3, #72	@ 0x48
 800a814:	443b      	add	r3, r7
 800a816:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d807      	bhi.n	800a830 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	3348      	adds	r3, #72	@ 0x48
 800a826:	443b      	add	r3, r7
 800a828:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a82c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a82e:	e005      	b.n	800a83c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a832:	3301      	adds	r3, #1
 800a834:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a838:	2b02      	cmp	r3, #2
 800a83a:	d9e8      	bls.n	800a80e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800a83c:	4b13      	ldr	r3, [pc, #76]	@ (800a88c <RCC_SetFlashLatency+0xf4>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f023 0207 	bic.w	r2, r3, #7
 800a844:	4911      	ldr	r1, [pc, #68]	@ (800a88c <RCC_SetFlashLatency+0xf4>)
 800a846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a848:	4313      	orrs	r3, r2
 800a84a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a84c:	f7fc fdf2 	bl	8007434 <HAL_GetTick>
 800a850:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a852:	e008      	b.n	800a866 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a854:	f7fc fdee 	bl	8007434 <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d901      	bls.n	800a866 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800a862:	2303      	movs	r3, #3
 800a864:	e007      	b.n	800a876 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a866:	4b09      	ldr	r3, [pc, #36]	@ (800a88c <RCC_SetFlashLatency+0xf4>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a870:	429a      	cmp	r2, r3
 800a872:	d1ef      	bne.n	800a854 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800a874:	2300      	movs	r3, #0
}
 800a876:	4618      	mov	r0, r3
 800a878:	374c      	adds	r7, #76	@ 0x4c
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd90      	pop	{r4, r7, pc}
 800a87e:	bf00      	nop
 800a880:	080106d4 	.word	0x080106d4
 800a884:	080106e4 	.word	0x080106e4
 800a888:	080106f0 	.word	0x080106f0
 800a88c:	58004000 	.word	0x58004000

0800a890 <LL_RCC_LSE_IsEnabled>:
{
 800a890:	b480      	push	{r7}
 800a892:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800a894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a89c:	f003 0301 	and.w	r3, r3, #1
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d101      	bne.n	800a8a8 <LL_RCC_LSE_IsEnabled+0x18>
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e000      	b.n	800a8aa <LL_RCC_LSE_IsEnabled+0x1a>
 800a8a8:	2300      	movs	r3, #0
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <LL_RCC_LSE_IsReady>:
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a8b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c0:	f003 0302 	and.w	r3, r3, #2
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d101      	bne.n	800a8cc <LL_RCC_LSE_IsReady+0x18>
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	e000      	b.n	800a8ce <LL_RCC_LSE_IsReady+0x1a>
 800a8cc:	2300      	movs	r3, #0
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <LL_RCC_SetRFWKPClockSource>:
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800a8e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a8ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a8f8:	bf00      	nop
 800a8fa:	370c      	adds	r7, #12
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr

0800a904 <LL_RCC_SetSMPSClockSource>:
{
 800a904:	b480      	push	{r7}
 800a906:	b083      	sub	sp, #12
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800a90c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a912:	f023 0203 	bic.w	r2, r3, #3
 800a916:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	4313      	orrs	r3, r2
 800a91e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a920:	bf00      	nop
 800a922:	370c      	adds	r7, #12
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <LL_RCC_SetSMPSPrescaler>:
{
 800a92c:	b480      	push	{r7}
 800a92e:	b083      	sub	sp, #12
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800a934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a93a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a93e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	4313      	orrs	r3, r2
 800a946:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a948:	bf00      	nop
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <LL_RCC_SetUSARTClockSource>:
{
 800a954:	b480      	push	{r7}
 800a956:	b083      	sub	sp, #12
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800a95c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a964:	f023 0203 	bic.w	r2, r3, #3
 800a968:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4313      	orrs	r3, r2
 800a970:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a974:	bf00      	nop
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <LL_RCC_SetLPUARTClockSource>:
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a988:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a98c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a990:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a994:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	4313      	orrs	r3, r2
 800a99c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a9a0:	bf00      	nop
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <LL_RCC_SetI2CClockSource>:
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a9b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	091b      	lsrs	r3, r3, #4
 800a9c0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a9c4:	43db      	mvns	r3, r3
 800a9c6:	401a      	ands	r2, r3
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	011b      	lsls	r3, r3, #4
 800a9cc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a9d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a9da:	bf00      	nop
 800a9dc:	370c      	adds	r7, #12
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr

0800a9e6 <LL_RCC_SetLPTIMClockSource>:
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a9ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	0c1b      	lsrs	r3, r3, #16
 800a9fa:	041b      	lsls	r3, r3, #16
 800a9fc:	43db      	mvns	r3, r3
 800a9fe:	401a      	ands	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	041b      	lsls	r3, r3, #16
 800aa04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aa0e:	bf00      	nop
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr

0800aa1a <LL_RCC_SetSAIClockSource>:
{
 800aa1a:	b480      	push	{r7}
 800aa1c:	b083      	sub	sp, #12
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800aa22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aa2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aa3a:	bf00      	nop
 800aa3c:	370c      	adds	r7, #12
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr

0800aa46 <LL_RCC_SetRNGClockSource>:
{
 800aa46:	b480      	push	{r7}
 800aa48:	b083      	sub	sp, #12
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800aa4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa56:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800aa5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aa66:	bf00      	nop
 800aa68:	370c      	adds	r7, #12
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <LL_RCC_SetCLK48ClockSource>:
{
 800aa72:	b480      	push	{r7}
 800aa74:	b083      	sub	sp, #12
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800aa7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800aa86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aa92:	bf00      	nop
 800aa94:	370c      	adds	r7, #12
 800aa96:	46bd      	mov	sp, r7
 800aa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9c:	4770      	bx	lr

0800aa9e <LL_RCC_SetUSBClockSource>:
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b082      	sub	sp, #8
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f7ff ffe3 	bl	800aa72 <LL_RCC_SetCLK48ClockSource>
}
 800aaac:	bf00      	nop
 800aaae:	3708      	adds	r7, #8
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <LL_RCC_SetADCClockSource>:
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800aabc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aac4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800aac8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	4313      	orrs	r3, r2
 800aad0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aad4:	bf00      	nop
 800aad6:	370c      	adds	r7, #12
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr

0800aae0 <LL_RCC_SetRTCClockSource>:
{
 800aae0:	b480      	push	{r7}
 800aae2:	b083      	sub	sp, #12
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800aae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aaec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aaf4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	4313      	orrs	r3, r2
 800aafc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <LL_RCC_GetRTCClockSource>:
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800ab10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr

0800ab26 <LL_RCC_ForceBackupDomainReset>:
{
 800ab26:	b480      	push	{r7}
 800ab28:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ab2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ab3e:	bf00      	nop
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <LL_RCC_ReleaseBackupDomainReset>:
{
 800ab48:	b480      	push	{r7}
 800ab4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ab4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ab60:	bf00      	nop
 800ab62:	46bd      	mov	sp, r7
 800ab64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab68:	4770      	bx	lr

0800ab6a <LL_RCC_PLLSAI1_Enable>:
{
 800ab6a:	b480      	push	{r7}
 800ab6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ab6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ab7c:	6013      	str	r3, [r2, #0]
}
 800ab7e:	bf00      	nop
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <LL_RCC_PLLSAI1_Disable>:
{
 800ab88:	b480      	push	{r7}
 800ab8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ab8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ab9a:	6013      	str	r3, [r2, #0]
}
 800ab9c:	bf00      	nop
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba4:	4770      	bx	lr

0800aba6 <LL_RCC_PLLSAI1_IsReady>:
{
 800aba6:	b480      	push	{r7}
 800aba8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800abaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abb8:	d101      	bne.n	800abbe <LL_RCC_PLLSAI1_IsReady+0x18>
 800abba:	2301      	movs	r3, #1
 800abbc:	e000      	b.n	800abc0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	46bd      	mov	sp, r7
 800abc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc8:	4770      	bx	lr

0800abca <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b088      	sub	sp, #32
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800abd2:	2300      	movs	r3, #0
 800abd4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800abd6:	2300      	movs	r3, #0
 800abd8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d034      	beq.n	800ac50 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abea:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800abee:	d021      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800abf0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800abf4:	d81b      	bhi.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800abf6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800abfa:	d01d      	beq.n	800ac38 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800abfc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac00:	d815      	bhi.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d00b      	beq.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x54>
 800ac06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac0a:	d110      	bne.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800ac0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ac16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac1a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800ac1c:	e00d      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	3304      	adds	r3, #4
 800ac22:	4618      	mov	r0, r3
 800ac24:	f000 f947 	bl	800aeb6 <RCCEx_PLLSAI1_ConfigNP>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800ac2c:	e005      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	77fb      	strb	r3, [r7, #31]
        break;
 800ac32:	e002      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800ac34:	bf00      	nop
 800ac36:	e000      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800ac38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac3a:	7ffb      	ldrb	r3, [r7, #31]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d105      	bne.n	800ac4c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac44:	4618      	mov	r0, r3
 800ac46:	f7ff fee8 	bl	800aa1a <LL_RCC_SetSAIClockSource>
 800ac4a:	e001      	b.n	800ac50 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac4c:	7ffb      	ldrb	r3, [r7, #31]
 800ac4e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d046      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800ac5c:	f7ff ff56 	bl	800ab0c <LL_RCC_GetRTCClockSource>
 800ac60:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac66:	69ba      	ldr	r2, [r7, #24]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d03c      	beq.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ac6c:	f7fe fc68 	bl	8009540 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800ac70:	69bb      	ldr	r3, [r7, #24]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d105      	bne.n	800ac82 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f7ff ff30 	bl	800aae0 <LL_RCC_SetRTCClockSource>
 800ac80:	e02e      	b.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800ac82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac8a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800ac8c:	f7ff ff4b 	bl	800ab26 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800ac90:	f7ff ff5a 	bl	800ab48 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800aca2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800acac:	f7ff fdf0 	bl	800a890 <LL_RCC_LSE_IsEnabled>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d114      	bne.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800acb6:	f7fc fbbd 	bl	8007434 <HAL_GetTick>
 800acba:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800acbc:	e00b      	b.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800acbe:	f7fc fbb9 	bl	8007434 <HAL_GetTick>
 800acc2:	4602      	mov	r2, r0
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	1ad3      	subs	r3, r2, r3
 800acc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800accc:	4293      	cmp	r3, r2
 800acce:	d902      	bls.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800acd0:	2303      	movs	r3, #3
 800acd2:	77fb      	strb	r3, [r7, #31]
              break;
 800acd4:	e004      	b.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800acd6:	f7ff fded 	bl	800a8b4 <LL_RCC_LSE_IsReady>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d1ee      	bne.n	800acbe <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ace0:	7ffb      	ldrb	r3, [r7, #31]
 800ace2:	77bb      	strb	r3, [r7, #30]
 800ace4:	e001      	b.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ace6:	7ffb      	ldrb	r3, [r7, #31]
 800ace8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f003 0301 	and.w	r3, r3, #1
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d004      	beq.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	699b      	ldr	r3, [r3, #24]
 800acfa:	4618      	mov	r0, r3
 800acfc:	f7ff fe2a 	bl	800a954 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 0302 	and.w	r3, r3, #2
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d004      	beq.n	800ad16 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	69db      	ldr	r3, [r3, #28]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7ff fe35 	bl	800a980 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f003 0310 	and.w	r3, r3, #16
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d004      	beq.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7ff fe5d 	bl	800a9e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f003 0320 	and.w	r3, r3, #32
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d004      	beq.n	800ad42 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7ff fe52 	bl	800a9e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f003 0304 	and.w	r3, r3, #4
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d004      	beq.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6a1b      	ldr	r3, [r3, #32]
 800ad52:	4618      	mov	r0, r3
 800ad54:	f7ff fe2a 	bl	800a9ac <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 0308 	and.w	r3, r3, #8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d004      	beq.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7ff fe1f 	bl	800a9ac <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d022      	beq.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7ff fe8d 	bl	800aa9e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad8c:	d107      	bne.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800ad8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ad98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad9c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ada2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ada6:	d10b      	bne.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	3304      	adds	r3, #4
 800adac:	4618      	mov	r0, r3
 800adae:	f000 f8dd 	bl	800af6c <RCCEx_PLLSAI1_ConfigNQ>
 800adb2:	4603      	mov	r3, r0
 800adb4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800adb6:	7ffb      	ldrb	r3, [r7, #31]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d001      	beq.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800adbc:	7ffb      	ldrb	r3, [r7, #31]
 800adbe:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d02b      	beq.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800add4:	d008      	beq.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adde:	d003      	beq.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d105      	bne.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adec:	4618      	mov	r0, r3
 800adee:	f7ff fe2a 	bl	800aa46 <LL_RCC_SetRNGClockSource>
 800adf2:	e00a      	b.n	800ae0a <HAL_RCCEx_PeriphCLKConfig+0x240>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800adfc:	60fb      	str	r3, [r7, #12]
 800adfe:	2000      	movs	r0, #0
 800ae00:	f7ff fe21 	bl	800aa46 <LL_RCC_SetRNGClockSource>
 800ae04:	68f8      	ldr	r0, [r7, #12]
 800ae06:	f7ff fe34 	bl	800aa72 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae0e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ae12:	d107      	bne.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800ae14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae18:	68db      	ldr	r3, [r3, #12]
 800ae1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ae1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ae22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d022      	beq.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7ff fe3d 	bl	800aab4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae42:	d107      	bne.n	800ae54 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ae44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae48:	68db      	ldr	r3, [r3, #12]
 800ae4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ae4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae52:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae5c:	d10b      	bne.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	3304      	adds	r3, #4
 800ae62:	4618      	mov	r0, r3
 800ae64:	f000 f8dd 	bl	800b022 <RCCEx_PLLSAI1_ConfigNR>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ae6c:	7ffb      	ldrb	r3, [r7, #31]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d001      	beq.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ae72:	7ffb      	ldrb	r3, [r7, #31]
 800ae74:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d004      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae86:	4618      	mov	r0, r3
 800ae88:	f7ff fd26 	bl	800a8d8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d009      	beq.n	800aeac <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7ff fd45 	bl	800a92c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7ff fd2c 	bl	800a904 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800aeac:	7fbb      	ldrb	r3, [r7, #30]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3720      	adds	r7, #32
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aebe:	2300      	movs	r3, #0
 800aec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800aec2:	f7ff fe61 	bl	800ab88 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800aec6:	f7fc fab5 	bl	8007434 <HAL_GetTick>
 800aeca:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800aecc:	e009      	b.n	800aee2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aece:	f7fc fab1 	bl	8007434 <HAL_GetTick>
 800aed2:	4602      	mov	r2, r0
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	1ad3      	subs	r3, r2, r3
 800aed8:	2b02      	cmp	r3, #2
 800aeda:	d902      	bls.n	800aee2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800aedc:	2303      	movs	r3, #3
 800aede:	73fb      	strb	r3, [r7, #15]
      break;
 800aee0:	e004      	b.n	800aeec <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800aee2:	f7ff fe60 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1f0      	bne.n	800aece <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800aeec:	7bfb      	ldrb	r3, [r7, #15]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d137      	bne.n	800af62 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800aef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	021b      	lsls	r3, r3, #8
 800af02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af06:	4313      	orrs	r3, r2
 800af08:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800af0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af1c:	4313      	orrs	r3, r2
 800af1e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800af20:	f7ff fe23 	bl	800ab6a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af24:	f7fc fa86 	bl	8007434 <HAL_GetTick>
 800af28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800af2a:	e009      	b.n	800af40 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af2c:	f7fc fa82 	bl	8007434 <HAL_GetTick>
 800af30:	4602      	mov	r2, r0
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	1ad3      	subs	r3, r2, r3
 800af36:	2b02      	cmp	r3, #2
 800af38:	d902      	bls.n	800af40 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800af3a:	2303      	movs	r3, #3
 800af3c:	73fb      	strb	r3, [r7, #15]
        break;
 800af3e:	e004      	b.n	800af4a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800af40:	f7ff fe31 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800af44:	4603      	mov	r3, r0
 800af46:	2b01      	cmp	r3, #1
 800af48:	d1f0      	bne.n	800af2c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800af4a:	7bfb      	ldrb	r3, [r7, #15]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d108      	bne.n	800af62 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800af50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af54:	691a      	ldr	r2, [r3, #16]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	691b      	ldr	r3, [r3, #16]
 800af5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af5e:	4313      	orrs	r3, r2
 800af60:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800af62:	7bfb      	ldrb	r3, [r7, #15]
}
 800af64:	4618      	mov	r0, r3
 800af66:	3710      	adds	r7, #16
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af74:	2300      	movs	r3, #0
 800af76:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800af78:	f7ff fe06 	bl	800ab88 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800af7c:	f7fc fa5a 	bl	8007434 <HAL_GetTick>
 800af80:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800af82:	e009      	b.n	800af98 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af84:	f7fc fa56 	bl	8007434 <HAL_GetTick>
 800af88:	4602      	mov	r2, r0
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	1ad3      	subs	r3, r2, r3
 800af8e:	2b02      	cmp	r3, #2
 800af90:	d902      	bls.n	800af98 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800af92:	2303      	movs	r3, #3
 800af94:	73fb      	strb	r3, [r7, #15]
      break;
 800af96:	e004      	b.n	800afa2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800af98:	f7ff fe05 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800af9c:	4603      	mov	r3, r0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d1f0      	bne.n	800af84 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800afa2:	7bfb      	ldrb	r3, [r7, #15]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d137      	bne.n	800b018 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800afa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	021b      	lsls	r3, r3, #8
 800afb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800afbc:	4313      	orrs	r3, r2
 800afbe:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800afc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	689b      	ldr	r3, [r3, #8]
 800afce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800afd2:	4313      	orrs	r3, r2
 800afd4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800afd6:	f7ff fdc8 	bl	800ab6a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800afda:	f7fc fa2b 	bl	8007434 <HAL_GetTick>
 800afde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800afe0:	e009      	b.n	800aff6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800afe2:	f7fc fa27 	bl	8007434 <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b02      	cmp	r3, #2
 800afee:	d902      	bls.n	800aff6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	73fb      	strb	r3, [r7, #15]
        break;
 800aff4:	e004      	b.n	800b000 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800aff6:	f7ff fdd6 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800affa:	4603      	mov	r3, r0
 800affc:	2b01      	cmp	r3, #1
 800affe:	d1f0      	bne.n	800afe2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b000:	7bfb      	ldrb	r3, [r7, #15]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d108      	bne.n	800b018 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b00a:	691a      	ldr	r2, [r3, #16]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b014:	4313      	orrs	r3, r2
 800b016:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b018:	7bfb      	ldrb	r3, [r7, #15]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3710      	adds	r7, #16
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b084      	sub	sp, #16
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b02a:	2300      	movs	r3, #0
 800b02c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b02e:	f7ff fdab 	bl	800ab88 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b032:	f7fc f9ff 	bl	8007434 <HAL_GetTick>
 800b036:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b038:	e009      	b.n	800b04e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b03a:	f7fc f9fb 	bl	8007434 <HAL_GetTick>
 800b03e:	4602      	mov	r2, r0
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	1ad3      	subs	r3, r2, r3
 800b044:	2b02      	cmp	r3, #2
 800b046:	d902      	bls.n	800b04e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b048:	2303      	movs	r3, #3
 800b04a:	73fb      	strb	r3, [r7, #15]
      break;
 800b04c:	e004      	b.n	800b058 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b04e:	f7ff fdaa 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1f0      	bne.n	800b03a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b058:	7bfb      	ldrb	r3, [r7, #15]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d137      	bne.n	800b0ce <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b05e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b062:	691b      	ldr	r3, [r3, #16]
 800b064:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	021b      	lsls	r3, r3, #8
 800b06e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b072:	4313      	orrs	r3, r2
 800b074:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b07a:	691b      	ldr	r3, [r3, #16]
 800b07c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	68db      	ldr	r3, [r3, #12]
 800b084:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b088:	4313      	orrs	r3, r2
 800b08a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b08c:	f7ff fd6d 	bl	800ab6a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b090:	f7fc f9d0 	bl	8007434 <HAL_GetTick>
 800b094:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b096:	e009      	b.n	800b0ac <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b098:	f7fc f9cc 	bl	8007434 <HAL_GetTick>
 800b09c:	4602      	mov	r2, r0
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	1ad3      	subs	r3, r2, r3
 800b0a2:	2b02      	cmp	r3, #2
 800b0a4:	d902      	bls.n	800b0ac <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b0a6:	2303      	movs	r3, #3
 800b0a8:	73fb      	strb	r3, [r7, #15]
        break;
 800b0aa:	e004      	b.n	800b0b6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b0ac:	f7ff fd7b 	bl	800aba6 <LL_RCC_PLLSAI1_IsReady>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d1f0      	bne.n	800b098 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b0b6:	7bfb      	ldrb	r3, [r7, #15]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d108      	bne.n	800b0ce <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b0bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0c0:	691a      	ldr	r2, [r3, #16]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b0ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3710      	adds	r7, #16
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b084      	sub	sp, #16
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d101      	bne.n	800b0ea <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	e09f      	b.n	800b22a <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d106      	bne.n	800b104 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f7fb f91e 	bl	8006340 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2202      	movs	r2, #2
 800b108:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b10c:	4b49      	ldr	r3, [pc, #292]	@ (800b234 <HAL_RTC_Init+0x15c>)
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	f003 0310 	and.w	r3, r3, #16
 800b114:	2b10      	cmp	r3, #16
 800b116:	d07e      	beq.n	800b216 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	22ca      	movs	r2, #202	@ 0xca
 800b11e:	625a      	str	r2, [r3, #36]	@ 0x24
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2253      	movs	r2, #83	@ 0x53
 800b126:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f000 f8ab 	bl	800b284 <RTC_EnterInitMode>
 800b12e:	4603      	mov	r3, r0
 800b130:	2b00      	cmp	r3, #0
 800b132:	d00a      	beq.n	800b14a <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	22ff      	movs	r2, #255	@ 0xff
 800b13a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2204      	movs	r2, #4
 800b140:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	73fb      	strb	r3, [r7, #15]
 800b148:	e067      	b.n	800b21a <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	6812      	ldr	r2, [r2, #0]
 800b154:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b15c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	6899      	ldr	r1, [r3, #8]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	685a      	ldr	r2, [r3, #4]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	431a      	orrs	r2, r3
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	699b      	ldr	r3, [r3, #24]
 800b172:	431a      	orrs	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	430a      	orrs	r2, r1
 800b17a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	68d2      	ldr	r2, [r2, #12]
 800b184:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	6919      	ldr	r1, [r3, #16]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	689b      	ldr	r3, [r3, #8]
 800b190:	041a      	lsls	r2, r3, #16
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	430a      	orrs	r2, r1
 800b198:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68da      	ldr	r2, [r3, #12]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b1a8:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f022 0203 	bic.w	r2, r2, #3
 800b1b8:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	69da      	ldr	r2, [r3, #28]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	695b      	ldr	r3, [r3, #20]
 800b1c8:	431a      	orrs	r2, r3
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	430a      	orrs	r2, r1
 800b1d0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	689b      	ldr	r3, [r3, #8]
 800b1d8:	f003 0320 	and.w	r3, r3, #32
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d113      	bne.n	800b208 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 f829 	bl	800b238 <HAL_RTC_WaitForSynchro>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00d      	beq.n	800b208 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	22ff      	movs	r2, #255	@ 0xff
 800b1f2:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2204      	movs	r2, #4
 800b1f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2200      	movs	r2, #0
 800b200:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	e010      	b.n	800b22a <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	22ff      	movs	r2, #255	@ 0xff
 800b20e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800b210:	2300      	movs	r3, #0
 800b212:	73fb      	strb	r3, [r7, #15]
 800b214:	e001      	b.n	800b21a <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b21a:	7bfb      	ldrb	r3, [r7, #15]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d103      	bne.n	800b228 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2201      	movs	r2, #1
 800b224:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800b228:	7bfb      	ldrb	r3, [r7, #15]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	40002800 	.word	0x40002800

0800b238 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b084      	sub	sp, #16
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68da      	ldr	r2, [r3, #12]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800b24e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800b250:	f7fc f8f0 	bl	8007434 <HAL_GetTick>
 800b254:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b256:	e009      	b.n	800b26c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b258:	f7fc f8ec 	bl	8007434 <HAL_GetTick>
 800b25c:	4602      	mov	r2, r0
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b266:	d901      	bls.n	800b26c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b268:	2303      	movs	r3, #3
 800b26a:	e007      	b.n	800b27c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	68db      	ldr	r3, [r3, #12]
 800b272:	f003 0320 	and.w	r3, r3, #32
 800b276:	2b00      	cmp	r3, #0
 800b278:	d0ee      	beq.n	800b258 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b27a:	2300      	movs	r3, #0
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3710      	adds	r7, #16
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b084      	sub	sp, #16
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	68db      	ldr	r3, [r3, #12]
 800b292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b296:	2b00      	cmp	r3, #0
 800b298:	d119      	bne.n	800b2ce <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f04f 32ff 	mov.w	r2, #4294967295
 800b2a2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b2a4:	f7fc f8c6 	bl	8007434 <HAL_GetTick>
 800b2a8:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b2aa:	e009      	b.n	800b2c0 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b2ac:	f7fc f8c2 	bl	8007434 <HAL_GetTick>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	1ad3      	subs	r3, r2, r3
 800b2b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b2ba:	d901      	bls.n	800b2c0 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800b2bc:	2303      	movs	r3, #3
 800b2be:	e007      	b.n	800b2d0 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d0ee      	beq.n	800b2ac <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800b2ce:	2300      	movs	r3, #0
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <HAL_RTCEx_SetWakeUpTimer>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b086      	sub	sp, #24
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d101      	bne.n	800b2f2 <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800b2ee:	2302      	movs	r3, #2
 800b2f0:	e089      	b.n	800b406 <HAL_RTCEx_SetWakeUpTimer+0x12e>
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2202      	movs	r2, #2
 800b2fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	22ca      	movs	r2, #202	@ 0xca
 800b308:	625a      	str	r2, [r3, #36]	@ 0x24
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2253      	movs	r2, #83	@ 0x53
 800b310:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	689b      	ldr	r3, [r3, #8]
 800b318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d020      	beq.n	800b362 <HAL_RTCEx_SetWakeUpTimer+0x8a>
  {
    tickstart = HAL_GetTick();
 800b320:	f7fc f888 	bl	8007434 <HAL_GetTick>
 800b324:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800b326:	e015      	b.n	800b354 <HAL_RTCEx_SetWakeUpTimer+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b328:	f7fc f884 	bl	8007434 <HAL_GetTick>
 800b32c:	4602      	mov	r2, r0
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	1ad3      	subs	r3, r2, r3
 800b332:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b336:	d90d      	bls.n	800b354 <HAL_RTCEx_SetWakeUpTimer+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	22ff      	movs	r2, #255	@ 0xff
 800b33e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2203      	movs	r2, #3
 800b344:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2200      	movs	r2, #0
 800b34c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800b350:	2303      	movs	r3, #3
 800b352:	e058      	b.n	800b406 <HAL_RTCEx_SetWakeUpTimer+0x12e>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	f003 0304 	and.w	r3, r3, #4
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1e2      	bne.n	800b328 <HAL_RTCEx_SetWakeUpTimer+0x50>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	689a      	ldr	r2, [r3, #8]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b370:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 800b372:	f7fc f85f 	bl	8007434 <HAL_GetTick>
 800b376:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b378:	e015      	b.n	800b3a6 <HAL_RTCEx_SetWakeUpTimer+0xce>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b37a:	f7fc f85b 	bl	8007434 <HAL_GetTick>
 800b37e:	4602      	mov	r2, r0
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	1ad3      	subs	r3, r2, r3
 800b384:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b388:	d90d      	bls.n	800b3a6 <HAL_RTCEx_SetWakeUpTimer+0xce>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	22ff      	movs	r2, #255	@ 0xff
 800b390:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2203      	movs	r2, #3
 800b396:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2200      	movs	r2, #0
 800b39e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800b3a2:	2303      	movs	r3, #3
 800b3a4:	e02f      	b.n	800b406 <HAL_RTCEx_SetWakeUpTimer+0x12e>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	f003 0304 	and.w	r3, r3, #4
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d0e2      	beq.n	800b37a <HAL_RTCEx_SetWakeUpTimer+0xa2>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	689a      	ldr	r2, [r3, #8]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f022 0207 	bic.w	r2, r2, #7
 800b3c2:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	6899      	ldr	r1, [r3, #8]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	430a      	orrs	r2, r1
 800b3d2:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	689a      	ldr	r2, [r3, #8]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b3ea:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	22ff      	movs	r2, #255	@ 0xff
 800b3f2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800b404:	2300      	movs	r3, #0
}
 800b406:	4618      	mov	r0, r3
 800b408:	3718      	adds	r7, #24
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}

0800b40e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b40e:	b580      	push	{r7, lr}
 800b410:	b082      	sub	sp, #8
 800b412:	af00      	add	r7, sp, #0
 800b414:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d101      	bne.n	800b420 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b41c:	2301      	movs	r3, #1
 800b41e:	e049      	b.n	800b4b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b426:	b2db      	uxtb	r3, r3
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d106      	bne.n	800b43a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f7fa ffb1 	bl	800639c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2202      	movs	r2, #2
 800b43e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	3304      	adds	r3, #4
 800b44a:	4619      	mov	r1, r3
 800b44c:	4610      	mov	r0, r2
 800b44e:	f000 fdc3 	bl	800bfd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2201      	movs	r2, #1
 800b456:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2201      	movs	r2, #1
 800b45e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2201      	movs	r2, #1
 800b466:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2201      	movs	r2, #1
 800b46e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2201      	movs	r2, #1
 800b476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2201      	movs	r2, #1
 800b47e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2201      	movs	r2, #1
 800b486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2201      	movs	r2, #1
 800b496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2201      	movs	r2, #1
 800b49e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3708      	adds	r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b085      	sub	sp, #20
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d001      	beq.n	800b4d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	e02e      	b.n	800b532 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2202      	movs	r2, #2
 800b4d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a17      	ldr	r2, [pc, #92]	@ (800b540 <HAL_TIM_Base_Start+0x84>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d004      	beq.n	800b4f0 <HAL_TIM_Base_Start+0x34>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4ee:	d115      	bne.n	800b51c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	689a      	ldr	r2, [r3, #8]
 800b4f6:	4b13      	ldr	r3, [pc, #76]	@ (800b544 <HAL_TIM_Base_Start+0x88>)
 800b4f8:	4013      	ands	r3, r2
 800b4fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2b06      	cmp	r3, #6
 800b500:	d015      	beq.n	800b52e <HAL_TIM_Base_Start+0x72>
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b508:	d011      	beq.n	800b52e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f042 0201 	orr.w	r2, r2, #1
 800b518:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b51a:	e008      	b.n	800b52e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	681a      	ldr	r2, [r3, #0]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f042 0201 	orr.w	r2, r2, #1
 800b52a:	601a      	str	r2, [r3, #0]
 800b52c:	e000      	b.n	800b530 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b52e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b530:	2300      	movs	r3, #0
}
 800b532:	4618      	mov	r0, r3
 800b534:	3714      	adds	r7, #20
 800b536:	46bd      	mov	sp, r7
 800b538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53c:	4770      	bx	lr
 800b53e:	bf00      	nop
 800b540:	40012c00 	.word	0x40012c00
 800b544:	00010007 	.word	0x00010007

0800b548 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	6a1a      	ldr	r2, [r3, #32]
 800b556:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b55a:	4013      	ands	r3, r2
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10f      	bne.n	800b580 <HAL_TIM_Base_Stop+0x38>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	6a1a      	ldr	r2, [r3, #32]
 800b566:	f240 4344 	movw	r3, #1092	@ 0x444
 800b56a:	4013      	ands	r3, r2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d107      	bne.n	800b580 <HAL_TIM_Base_Stop+0x38>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f022 0201 	bic.w	r2, r2, #1
 800b57e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2201      	movs	r2, #1
 800b584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b588:	2300      	movs	r3, #0
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	370c      	adds	r7, #12
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr
	...

0800b598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b598:	b480      	push	{r7}
 800b59a:	b085      	sub	sp, #20
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5a6:	b2db      	uxtb	r3, r3
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d001      	beq.n	800b5b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e036      	b.n	800b61e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68da      	ldr	r2, [r3, #12]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f042 0201 	orr.w	r2, r2, #1
 800b5c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	4a17      	ldr	r2, [pc, #92]	@ (800b62c <HAL_TIM_Base_Start_IT+0x94>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d004      	beq.n	800b5dc <HAL_TIM_Base_Start_IT+0x44>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5da:	d115      	bne.n	800b608 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	689a      	ldr	r2, [r3, #8]
 800b5e2:	4b13      	ldr	r3, [pc, #76]	@ (800b630 <HAL_TIM_Base_Start_IT+0x98>)
 800b5e4:	4013      	ands	r3, r2
 800b5e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2b06      	cmp	r3, #6
 800b5ec:	d015      	beq.n	800b61a <HAL_TIM_Base_Start_IT+0x82>
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5f4:	d011      	beq.n	800b61a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f042 0201 	orr.w	r2, r2, #1
 800b604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b606:	e008      	b.n	800b61a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f042 0201 	orr.w	r2, r2, #1
 800b616:	601a      	str	r2, [r3, #0]
 800b618:	e000      	b.n	800b61c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b61a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b61c:	2300      	movs	r3, #0
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3714      	adds	r7, #20
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	40012c00 	.word	0x40012c00
 800b630:	00010007 	.word	0x00010007

0800b634 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b082      	sub	sp, #8
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d101      	bne.n	800b646 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b642:	2301      	movs	r3, #1
 800b644:	e049      	b.n	800b6da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d106      	bne.n	800b660 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2200      	movs	r2, #0
 800b656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f7fa fece 	bl	80063fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2202      	movs	r2, #2
 800b664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	3304      	adds	r3, #4
 800b670:	4619      	mov	r1, r3
 800b672:	4610      	mov	r0, r2
 800b674:	f000 fcb0 	bl	800bfd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2201      	movs	r2, #1
 800b67c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2201      	movs	r2, #1
 800b68c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3708      	adds	r7, #8
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
	...

0800b6e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d109      	bne.n	800b708 <HAL_TIM_PWM_Start+0x24>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	bf14      	ite	ne
 800b700:	2301      	movne	r3, #1
 800b702:	2300      	moveq	r3, #0
 800b704:	b2db      	uxtb	r3, r3
 800b706:	e03c      	b.n	800b782 <HAL_TIM_PWM_Start+0x9e>
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	2b04      	cmp	r3, #4
 800b70c:	d109      	bne.n	800b722 <HAL_TIM_PWM_Start+0x3e>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b714:	b2db      	uxtb	r3, r3
 800b716:	2b01      	cmp	r3, #1
 800b718:	bf14      	ite	ne
 800b71a:	2301      	movne	r3, #1
 800b71c:	2300      	moveq	r3, #0
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	e02f      	b.n	800b782 <HAL_TIM_PWM_Start+0x9e>
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	2b08      	cmp	r3, #8
 800b726:	d109      	bne.n	800b73c <HAL_TIM_PWM_Start+0x58>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	2b01      	cmp	r3, #1
 800b732:	bf14      	ite	ne
 800b734:	2301      	movne	r3, #1
 800b736:	2300      	moveq	r3, #0
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	e022      	b.n	800b782 <HAL_TIM_PWM_Start+0x9e>
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	2b0c      	cmp	r3, #12
 800b740:	d109      	bne.n	800b756 <HAL_TIM_PWM_Start+0x72>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	bf14      	ite	ne
 800b74e:	2301      	movne	r3, #1
 800b750:	2300      	moveq	r3, #0
 800b752:	b2db      	uxtb	r3, r3
 800b754:	e015      	b.n	800b782 <HAL_TIM_PWM_Start+0x9e>
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	2b10      	cmp	r3, #16
 800b75a:	d109      	bne.n	800b770 <HAL_TIM_PWM_Start+0x8c>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b762:	b2db      	uxtb	r3, r3
 800b764:	2b01      	cmp	r3, #1
 800b766:	bf14      	ite	ne
 800b768:	2301      	movne	r3, #1
 800b76a:	2300      	moveq	r3, #0
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	e008      	b.n	800b782 <HAL_TIM_PWM_Start+0x9e>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b776:	b2db      	uxtb	r3, r3
 800b778:	2b01      	cmp	r3, #1
 800b77a:	bf14      	ite	ne
 800b77c:	2301      	movne	r3, #1
 800b77e:	2300      	moveq	r3, #0
 800b780:	b2db      	uxtb	r3, r3
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b786:	2301      	movs	r3, #1
 800b788:	e079      	b.n	800b87e <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d104      	bne.n	800b79a <HAL_TIM_PWM_Start+0xb6>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2202      	movs	r2, #2
 800b794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b798:	e023      	b.n	800b7e2 <HAL_TIM_PWM_Start+0xfe>
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	2b04      	cmp	r3, #4
 800b79e:	d104      	bne.n	800b7aa <HAL_TIM_PWM_Start+0xc6>
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2202      	movs	r2, #2
 800b7a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7a8:	e01b      	b.n	800b7e2 <HAL_TIM_PWM_Start+0xfe>
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	2b08      	cmp	r3, #8
 800b7ae:	d104      	bne.n	800b7ba <HAL_TIM_PWM_Start+0xd6>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7b8:	e013      	b.n	800b7e2 <HAL_TIM_PWM_Start+0xfe>
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b0c      	cmp	r3, #12
 800b7be:	d104      	bne.n	800b7ca <HAL_TIM_PWM_Start+0xe6>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7c8:	e00b      	b.n	800b7e2 <HAL_TIM_PWM_Start+0xfe>
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	2b10      	cmp	r3, #16
 800b7ce:	d104      	bne.n	800b7da <HAL_TIM_PWM_Start+0xf6>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2202      	movs	r2, #2
 800b7d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7d8:	e003      	b.n	800b7e2 <HAL_TIM_PWM_Start+0xfe>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2202      	movs	r2, #2
 800b7de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	6839      	ldr	r1, [r7, #0]
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	f000 ff7e 	bl	800c6ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a24      	ldr	r2, [pc, #144]	@ (800b888 <HAL_TIM_PWM_Start+0x1a4>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d009      	beq.n	800b80e <HAL_TIM_PWM_Start+0x12a>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4a23      	ldr	r2, [pc, #140]	@ (800b88c <HAL_TIM_PWM_Start+0x1a8>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d004      	beq.n	800b80e <HAL_TIM_PWM_Start+0x12a>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a21      	ldr	r2, [pc, #132]	@ (800b890 <HAL_TIM_PWM_Start+0x1ac>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d101      	bne.n	800b812 <HAL_TIM_PWM_Start+0x12e>
 800b80e:	2301      	movs	r3, #1
 800b810:	e000      	b.n	800b814 <HAL_TIM_PWM_Start+0x130>
 800b812:	2300      	movs	r3, #0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d007      	beq.n	800b828 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b826:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a16      	ldr	r2, [pc, #88]	@ (800b888 <HAL_TIM_PWM_Start+0x1a4>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d004      	beq.n	800b83c <HAL_TIM_PWM_Start+0x158>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b83a:	d115      	bne.n	800b868 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	689a      	ldr	r2, [r3, #8]
 800b842:	4b14      	ldr	r3, [pc, #80]	@ (800b894 <HAL_TIM_PWM_Start+0x1b0>)
 800b844:	4013      	ands	r3, r2
 800b846:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2b06      	cmp	r3, #6
 800b84c:	d015      	beq.n	800b87a <HAL_TIM_PWM_Start+0x196>
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b854:	d011      	beq.n	800b87a <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	681a      	ldr	r2, [r3, #0]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f042 0201 	orr.w	r2, r2, #1
 800b864:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b866:	e008      	b.n	800b87a <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f042 0201 	orr.w	r2, r2, #1
 800b876:	601a      	str	r2, [r3, #0]
 800b878:	e000      	b.n	800b87c <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b87a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b87c:	2300      	movs	r3, #0
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3710      	adds	r7, #16
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	40012c00 	.word	0x40012c00
 800b88c:	40014400 	.word	0x40014400
 800b890:	40014800 	.word	0x40014800
 800b894:	00010007 	.word	0x00010007

0800b898 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	6839      	ldr	r1, [r7, #0]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f000 ff1e 	bl	800c6ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	4a39      	ldr	r2, [pc, #228]	@ (800b99c <HAL_TIM_PWM_Stop+0x104>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	d009      	beq.n	800b8ce <HAL_TIM_PWM_Stop+0x36>
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	4a38      	ldr	r2, [pc, #224]	@ (800b9a0 <HAL_TIM_PWM_Stop+0x108>)
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d004      	beq.n	800b8ce <HAL_TIM_PWM_Stop+0x36>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a36      	ldr	r2, [pc, #216]	@ (800b9a4 <HAL_TIM_PWM_Stop+0x10c>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d101      	bne.n	800b8d2 <HAL_TIM_PWM_Stop+0x3a>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	e000      	b.n	800b8d4 <HAL_TIM_PWM_Stop+0x3c>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d017      	beq.n	800b908 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	6a1a      	ldr	r2, [r3, #32]
 800b8de:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10f      	bne.n	800b908 <HAL_TIM_PWM_Stop+0x70>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	6a1a      	ldr	r2, [r3, #32]
 800b8ee:	f240 4344 	movw	r3, #1092	@ 0x444
 800b8f2:	4013      	ands	r3, r2
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d107      	bne.n	800b908 <HAL_TIM_PWM_Stop+0x70>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b906:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	6a1a      	ldr	r2, [r3, #32]
 800b90e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b912:	4013      	ands	r3, r2
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10f      	bne.n	800b938 <HAL_TIM_PWM_Stop+0xa0>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	6a1a      	ldr	r2, [r3, #32]
 800b91e:	f240 4344 	movw	r3, #1092	@ 0x444
 800b922:	4013      	ands	r3, r2
 800b924:	2b00      	cmp	r3, #0
 800b926:	d107      	bne.n	800b938 <HAL_TIM_PWM_Stop+0xa0>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	681a      	ldr	r2, [r3, #0]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f022 0201 	bic.w	r2, r2, #1
 800b936:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d104      	bne.n	800b948 <HAL_TIM_PWM_Stop+0xb0>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2201      	movs	r2, #1
 800b942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b946:	e023      	b.n	800b990 <HAL_TIM_PWM_Stop+0xf8>
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	2b04      	cmp	r3, #4
 800b94c:	d104      	bne.n	800b958 <HAL_TIM_PWM_Stop+0xc0>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2201      	movs	r2, #1
 800b952:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b956:	e01b      	b.n	800b990 <HAL_TIM_PWM_Stop+0xf8>
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	2b08      	cmp	r3, #8
 800b95c:	d104      	bne.n	800b968 <HAL_TIM_PWM_Stop+0xd0>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2201      	movs	r2, #1
 800b962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b966:	e013      	b.n	800b990 <HAL_TIM_PWM_Stop+0xf8>
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2b0c      	cmp	r3, #12
 800b96c:	d104      	bne.n	800b978 <HAL_TIM_PWM_Stop+0xe0>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2201      	movs	r2, #1
 800b972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b976:	e00b      	b.n	800b990 <HAL_TIM_PWM_Stop+0xf8>
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b10      	cmp	r3, #16
 800b97c:	d104      	bne.n	800b988 <HAL_TIM_PWM_Stop+0xf0>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2201      	movs	r2, #1
 800b982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b986:	e003      	b.n	800b990 <HAL_TIM_PWM_Stop+0xf8>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2201      	movs	r2, #1
 800b98c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800b990:	2300      	movs	r3, #0
}
 800b992:	4618      	mov	r0, r3
 800b994:	3708      	adds	r7, #8
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}
 800b99a:	bf00      	nop
 800b99c:	40012c00 	.word	0x40012c00
 800b9a0:	40014400 	.word	0x40014400
 800b9a4:	40014800 	.word	0x40014800

0800b9a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	691b      	ldr	r3, [r3, #16]
 800b9be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f003 0302 	and.w	r3, r3, #2
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d020      	beq.n	800ba0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f003 0302 	and.w	r3, r3, #2
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d01b      	beq.n	800ba0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f06f 0202 	mvn.w	r2, #2
 800b9dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	699b      	ldr	r3, [r3, #24]
 800b9ea:	f003 0303 	and.w	r3, r3, #3
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d003      	beq.n	800b9fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fad1 	bl	800bf9a <HAL_TIM_IC_CaptureCallback>
 800b9f8:	e005      	b.n	800ba06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 fac3 	bl	800bf86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 fad4 	bl	800bfae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2200      	movs	r2, #0
 800ba0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	f003 0304 	and.w	r3, r3, #4
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d020      	beq.n	800ba58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f003 0304 	and.w	r3, r3, #4
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d01b      	beq.n	800ba58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f06f 0204 	mvn.w	r2, #4
 800ba28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	699b      	ldr	r3, [r3, #24]
 800ba36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d003      	beq.n	800ba46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	f000 faab 	bl	800bf9a <HAL_TIM_IC_CaptureCallback>
 800ba44:	e005      	b.n	800ba52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 fa9d 	bl	800bf86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 faae 	bl	800bfae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2200      	movs	r2, #0
 800ba56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ba58:	68bb      	ldr	r3, [r7, #8]
 800ba5a:	f003 0308 	and.w	r3, r3, #8
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d020      	beq.n	800baa4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f003 0308 	and.w	r3, r3, #8
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d01b      	beq.n	800baa4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f06f 0208 	mvn.w	r2, #8
 800ba74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2204      	movs	r2, #4
 800ba7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	69db      	ldr	r3, [r3, #28]
 800ba82:	f003 0303 	and.w	r3, r3, #3
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d003      	beq.n	800ba92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 fa85 	bl	800bf9a <HAL_TIM_IC_CaptureCallback>
 800ba90:	e005      	b.n	800ba9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 fa77 	bl	800bf86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 fa88 	bl	800bfae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2200      	movs	r2, #0
 800baa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	f003 0310 	and.w	r3, r3, #16
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d020      	beq.n	800baf0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f003 0310 	and.w	r3, r3, #16
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d01b      	beq.n	800baf0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f06f 0210 	mvn.w	r2, #16
 800bac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2208      	movs	r2, #8
 800bac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	69db      	ldr	r3, [r3, #28]
 800bace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d003      	beq.n	800bade <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f000 fa5f 	bl	800bf9a <HAL_TIM_IC_CaptureCallback>
 800badc:	e005      	b.n	800baea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 fa51 	bl	800bf86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f000 fa62 	bl	800bfae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2200      	movs	r2, #0
 800baee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	f003 0301 	and.w	r3, r3, #1
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d00c      	beq.n	800bb14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	f003 0301 	and.w	r3, r3, #1
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d007      	beq.n	800bb14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f06f 0201 	mvn.w	r2, #1
 800bb0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f000 fa2f 	bl	800bf72 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d104      	bne.n	800bb28 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d00c      	beq.n	800bb42 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d007      	beq.n	800bb42 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bb3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fefd 	bl	800c93c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00c      	beq.n	800bb66 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d007      	beq.n	800bb66 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bb5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f000 fef5 	bl	800c950 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00c      	beq.n	800bb8a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d007      	beq.n	800bb8a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bb82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bb84:	6878      	ldr	r0, [r7, #4]
 800bb86:	f000 fa1c 	bl	800bfc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	f003 0320 	and.w	r3, r3, #32
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d00c      	beq.n	800bbae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f003 0320 	and.w	r3, r3, #32
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d007      	beq.n	800bbae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f06f 0220 	mvn.w	r2, #32
 800bba6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bba8:	6878      	ldr	r0, [r7, #4]
 800bbaa:	f000 febd 	bl	800c928 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bbae:	bf00      	nop
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
	...

0800bbb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b086      	sub	sp, #24
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbce:	2b01      	cmp	r3, #1
 800bbd0:	d101      	bne.n	800bbd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bbd2:	2302      	movs	r3, #2
 800bbd4:	e0ff      	b.n	800bdd6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2b14      	cmp	r3, #20
 800bbe2:	f200 80f0 	bhi.w	800bdc6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bbe6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bbe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbec:	0800bc41 	.word	0x0800bc41
 800bbf0:	0800bdc7 	.word	0x0800bdc7
 800bbf4:	0800bdc7 	.word	0x0800bdc7
 800bbf8:	0800bdc7 	.word	0x0800bdc7
 800bbfc:	0800bc81 	.word	0x0800bc81
 800bc00:	0800bdc7 	.word	0x0800bdc7
 800bc04:	0800bdc7 	.word	0x0800bdc7
 800bc08:	0800bdc7 	.word	0x0800bdc7
 800bc0c:	0800bcc3 	.word	0x0800bcc3
 800bc10:	0800bdc7 	.word	0x0800bdc7
 800bc14:	0800bdc7 	.word	0x0800bdc7
 800bc18:	0800bdc7 	.word	0x0800bdc7
 800bc1c:	0800bd03 	.word	0x0800bd03
 800bc20:	0800bdc7 	.word	0x0800bdc7
 800bc24:	0800bdc7 	.word	0x0800bdc7
 800bc28:	0800bdc7 	.word	0x0800bdc7
 800bc2c:	0800bd45 	.word	0x0800bd45
 800bc30:	0800bdc7 	.word	0x0800bdc7
 800bc34:	0800bdc7 	.word	0x0800bdc7
 800bc38:	0800bdc7 	.word	0x0800bdc7
 800bc3c:	0800bd85 	.word	0x0800bd85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 fa36 	bl	800c0b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	699a      	ldr	r2, [r3, #24]
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f042 0208 	orr.w	r2, r2, #8
 800bc5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	699a      	ldr	r2, [r3, #24]
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f022 0204 	bic.w	r2, r2, #4
 800bc6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	6999      	ldr	r1, [r3, #24]
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	691a      	ldr	r2, [r3, #16]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	430a      	orrs	r2, r1
 800bc7c:	619a      	str	r2, [r3, #24]
      break;
 800bc7e:	e0a5      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	68b9      	ldr	r1, [r7, #8]
 800bc86:	4618      	mov	r0, r3
 800bc88:	f000 fa92 	bl	800c1b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	699a      	ldr	r2, [r3, #24]
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	699a      	ldr	r2, [r3, #24]
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	6999      	ldr	r1, [r3, #24]
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	691b      	ldr	r3, [r3, #16]
 800bcb6:	021a      	lsls	r2, r3, #8
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	430a      	orrs	r2, r1
 800bcbe:	619a      	str	r2, [r3, #24]
      break;
 800bcc0:	e084      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68b9      	ldr	r1, [r7, #8]
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f000 faeb 	bl	800c2a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	69da      	ldr	r2, [r3, #28]
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f042 0208 	orr.w	r2, r2, #8
 800bcdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	69da      	ldr	r2, [r3, #28]
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	f022 0204 	bic.w	r2, r2, #4
 800bcec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	69d9      	ldr	r1, [r3, #28]
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	691a      	ldr	r2, [r3, #16]
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	430a      	orrs	r2, r1
 800bcfe:	61da      	str	r2, [r3, #28]
      break;
 800bd00:	e064      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f000 fb43 	bl	800c394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	69da      	ldr	r2, [r3, #28]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	69da      	ldr	r2, [r3, #28]
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	69d9      	ldr	r1, [r3, #28]
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	021a      	lsls	r2, r3, #8
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	430a      	orrs	r2, r1
 800bd40:	61da      	str	r2, [r3, #28]
      break;
 800bd42:	e043      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	68b9      	ldr	r1, [r7, #8]
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f000 fb80 	bl	800c450 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f042 0208 	orr.w	r2, r2, #8
 800bd5e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f022 0204 	bic.w	r2, r2, #4
 800bd6e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	691a      	ldr	r2, [r3, #16]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	430a      	orrs	r2, r1
 800bd80:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bd82:	e023      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	68b9      	ldr	r1, [r7, #8]
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f000 fbb8 	bl	800c500 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bdae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	021a      	lsls	r2, r3, #8
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	430a      	orrs	r2, r1
 800bdc2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bdc4:	e002      	b.n	800bdcc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	75fb      	strb	r3, [r7, #23]
      break;
 800bdca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bdd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3718      	adds	r7, #24
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop

0800bde0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bdea:	2300      	movs	r3, #0
 800bdec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d101      	bne.n	800bdfc <HAL_TIM_ConfigClockSource+0x1c>
 800bdf8:	2302      	movs	r3, #2
 800bdfa:	e0b6      	b.n	800bf6a <HAL_TIM_ConfigClockSource+0x18a>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2202      	movs	r2, #2
 800be08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	689b      	ldr	r3, [r3, #8]
 800be12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800be1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800be1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	68ba      	ldr	r2, [r7, #8]
 800be2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be38:	d03e      	beq.n	800beb8 <HAL_TIM_ConfigClockSource+0xd8>
 800be3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be3e:	f200 8087 	bhi.w	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be46:	f000 8086 	beq.w	800bf56 <HAL_TIM_ConfigClockSource+0x176>
 800be4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be4e:	d87f      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be50:	2b70      	cmp	r3, #112	@ 0x70
 800be52:	d01a      	beq.n	800be8a <HAL_TIM_ConfigClockSource+0xaa>
 800be54:	2b70      	cmp	r3, #112	@ 0x70
 800be56:	d87b      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be58:	2b60      	cmp	r3, #96	@ 0x60
 800be5a:	d050      	beq.n	800befe <HAL_TIM_ConfigClockSource+0x11e>
 800be5c:	2b60      	cmp	r3, #96	@ 0x60
 800be5e:	d877      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be60:	2b50      	cmp	r3, #80	@ 0x50
 800be62:	d03c      	beq.n	800bede <HAL_TIM_ConfigClockSource+0xfe>
 800be64:	2b50      	cmp	r3, #80	@ 0x50
 800be66:	d873      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be68:	2b40      	cmp	r3, #64	@ 0x40
 800be6a:	d058      	beq.n	800bf1e <HAL_TIM_ConfigClockSource+0x13e>
 800be6c:	2b40      	cmp	r3, #64	@ 0x40
 800be6e:	d86f      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be70:	2b30      	cmp	r3, #48	@ 0x30
 800be72:	d064      	beq.n	800bf3e <HAL_TIM_ConfigClockSource+0x15e>
 800be74:	2b30      	cmp	r3, #48	@ 0x30
 800be76:	d86b      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be78:	2b20      	cmp	r3, #32
 800be7a:	d060      	beq.n	800bf3e <HAL_TIM_ConfigClockSource+0x15e>
 800be7c:	2b20      	cmp	r3, #32
 800be7e:	d867      	bhi.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
 800be80:	2b00      	cmp	r3, #0
 800be82:	d05c      	beq.n	800bf3e <HAL_TIM_ConfigClockSource+0x15e>
 800be84:	2b10      	cmp	r3, #16
 800be86:	d05a      	beq.n	800bf3e <HAL_TIM_ConfigClockSource+0x15e>
 800be88:	e062      	b.n	800bf50 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800be9a:	f000 fc07 	bl	800c6ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800beac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	68ba      	ldr	r2, [r7, #8]
 800beb4:	609a      	str	r2, [r3, #8]
      break;
 800beb6:	e04f      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bec8:	f000 fbf0 	bl	800c6ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	689a      	ldr	r2, [r3, #8]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800beda:	609a      	str	r2, [r3, #8]
      break;
 800bedc:	e03c      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800beea:	461a      	mov	r2, r3
 800beec:	f000 fb62 	bl	800c5b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	2150      	movs	r1, #80	@ 0x50
 800bef6:	4618      	mov	r0, r3
 800bef8:	f000 fbbb 	bl	800c672 <TIM_ITRx_SetConfig>
      break;
 800befc:	e02c      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf0a:	461a      	mov	r2, r3
 800bf0c:	f000 fb81 	bl	800c612 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2160      	movs	r1, #96	@ 0x60
 800bf16:	4618      	mov	r0, r3
 800bf18:	f000 fbab 	bl	800c672 <TIM_ITRx_SetConfig>
      break;
 800bf1c:	e01c      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	f000 fb42 	bl	800c5b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	2140      	movs	r1, #64	@ 0x40
 800bf36:	4618      	mov	r0, r3
 800bf38:	f000 fb9b 	bl	800c672 <TIM_ITRx_SetConfig>
      break;
 800bf3c:	e00c      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4619      	mov	r1, r3
 800bf48:	4610      	mov	r0, r2
 800bf4a:	f000 fb92 	bl	800c672 <TIM_ITRx_SetConfig>
      break;
 800bf4e:	e003      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800bf50:	2301      	movs	r3, #1
 800bf52:	73fb      	strb	r3, [r7, #15]
      break;
 800bf54:	e000      	b.n	800bf58 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800bf56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3710      	adds	r7, #16
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}

0800bf72 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bf72:	b480      	push	{r7}
 800bf74:	b083      	sub	sp, #12
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800bf7a:	bf00      	nop
 800bf7c:	370c      	adds	r7, #12
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bf86:	b480      	push	{r7}
 800bf88:	b083      	sub	sp, #12
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bf8e:	bf00      	nop
 800bf90:	370c      	adds	r7, #12
 800bf92:	46bd      	mov	sp, r7
 800bf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf98:	4770      	bx	lr

0800bf9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bf9a:	b480      	push	{r7}
 800bf9c:	b083      	sub	sp, #12
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bfa2:	bf00      	nop
 800bfa4:	370c      	adds	r7, #12
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr

0800bfae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b083      	sub	sp, #12
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bfb6:	bf00      	nop
 800bfb8:	370c      	adds	r7, #12
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc0:	4770      	bx	lr

0800bfc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bfc2:	b480      	push	{r7}
 800bfc4:	b083      	sub	sp, #12
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bfca:	bf00      	nop
 800bfcc:	370c      	adds	r7, #12
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd4:	4770      	bx	lr
	...

0800bfd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b085      	sub	sp, #20
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
 800bfe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	4a30      	ldr	r2, [pc, #192]	@ (800c0ac <TIM_Base_SetConfig+0xd4>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d003      	beq.n	800bff8 <TIM_Base_SetConfig+0x20>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bff6:	d108      	bne.n	800c00a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bffe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	685b      	ldr	r3, [r3, #4]
 800c004:	68fa      	ldr	r2, [r7, #12]
 800c006:	4313      	orrs	r3, r2
 800c008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	4a27      	ldr	r2, [pc, #156]	@ (800c0ac <TIM_Base_SetConfig+0xd4>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d00b      	beq.n	800c02a <TIM_Base_SetConfig+0x52>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c018:	d007      	beq.n	800c02a <TIM_Base_SetConfig+0x52>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	4a24      	ldr	r2, [pc, #144]	@ (800c0b0 <TIM_Base_SetConfig+0xd8>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d003      	beq.n	800c02a <TIM_Base_SetConfig+0x52>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	4a23      	ldr	r2, [pc, #140]	@ (800c0b4 <TIM_Base_SetConfig+0xdc>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d108      	bne.n	800c03c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	68db      	ldr	r3, [r3, #12]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	4313      	orrs	r3, r2
 800c03a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	695b      	ldr	r3, [r3, #20]
 800c046:	4313      	orrs	r3, r2
 800c048:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	68fa      	ldr	r2, [r7, #12]
 800c04e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	689a      	ldr	r2, [r3, #8]
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	4a12      	ldr	r2, [pc, #72]	@ (800c0ac <TIM_Base_SetConfig+0xd4>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d007      	beq.n	800c078 <TIM_Base_SetConfig+0xa0>
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	4a11      	ldr	r2, [pc, #68]	@ (800c0b0 <TIM_Base_SetConfig+0xd8>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d003      	beq.n	800c078 <TIM_Base_SetConfig+0xa0>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	4a10      	ldr	r2, [pc, #64]	@ (800c0b4 <TIM_Base_SetConfig+0xdc>)
 800c074:	4293      	cmp	r3, r2
 800c076:	d103      	bne.n	800c080 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	691a      	ldr	r2, [r3, #16]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2201      	movs	r2, #1
 800c084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	691b      	ldr	r3, [r3, #16]
 800c08a:	f003 0301 	and.w	r3, r3, #1
 800c08e:	2b01      	cmp	r3, #1
 800c090:	d105      	bne.n	800c09e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	691b      	ldr	r3, [r3, #16]
 800c096:	f023 0201 	bic.w	r2, r3, #1
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	611a      	str	r2, [r3, #16]
  }
}
 800c09e:	bf00      	nop
 800c0a0:	3714      	adds	r7, #20
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a8:	4770      	bx	lr
 800c0aa:	bf00      	nop
 800c0ac:	40012c00 	.word	0x40012c00
 800c0b0:	40014400 	.word	0x40014400
 800c0b4:	40014800 	.word	0x40014800

0800c0b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b087      	sub	sp, #28
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
 800c0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6a1b      	ldr	r3, [r3, #32]
 800c0c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6a1b      	ldr	r3, [r3, #32]
 800c0cc:	f023 0201 	bic.w	r2, r3, #1
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c0e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	f023 0303 	bic.w	r3, r3, #3
 800c0f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	f023 0302 	bic.w	r3, r3, #2
 800c104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	689b      	ldr	r3, [r3, #8]
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	4a24      	ldr	r2, [pc, #144]	@ (800c1a4 <TIM_OC1_SetConfig+0xec>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d007      	beq.n	800c128 <TIM_OC1_SetConfig+0x70>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	4a23      	ldr	r2, [pc, #140]	@ (800c1a8 <TIM_OC1_SetConfig+0xf0>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d003      	beq.n	800c128 <TIM_OC1_SetConfig+0x70>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	4a22      	ldr	r2, [pc, #136]	@ (800c1ac <TIM_OC1_SetConfig+0xf4>)
 800c124:	4293      	cmp	r3, r2
 800c126:	d10c      	bne.n	800c142 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	f023 0308 	bic.w	r3, r3, #8
 800c12e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	68db      	ldr	r3, [r3, #12]
 800c134:	697a      	ldr	r2, [r7, #20]
 800c136:	4313      	orrs	r3, r2
 800c138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	f023 0304 	bic.w	r3, r3, #4
 800c140:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	4a17      	ldr	r2, [pc, #92]	@ (800c1a4 <TIM_OC1_SetConfig+0xec>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d007      	beq.n	800c15a <TIM_OC1_SetConfig+0xa2>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	4a17      	ldr	r2, [pc, #92]	@ (800c1ac <TIM_OC1_SetConfig+0xf4>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d003      	beq.n	800c15a <TIM_OC1_SetConfig+0xa2>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	4a14      	ldr	r2, [pc, #80]	@ (800c1a8 <TIM_OC1_SetConfig+0xf0>)
 800c156:	4293      	cmp	r3, r2
 800c158:	d111      	bne.n	800c17e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c15a:	693b      	ldr	r3, [r7, #16]
 800c15c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	695b      	ldr	r3, [r3, #20]
 800c16e:	693a      	ldr	r2, [r7, #16]
 800c170:	4313      	orrs	r3, r2
 800c172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	699b      	ldr	r3, [r3, #24]
 800c178:	693a      	ldr	r2, [r7, #16]
 800c17a:	4313      	orrs	r3, r2
 800c17c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	693a      	ldr	r2, [r7, #16]
 800c182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	68fa      	ldr	r2, [r7, #12]
 800c188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	685a      	ldr	r2, [r3, #4]
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	697a      	ldr	r2, [r7, #20]
 800c196:	621a      	str	r2, [r3, #32]
}
 800c198:	bf00      	nop
 800c19a:	371c      	adds	r7, #28
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr
 800c1a4:	40012c00 	.word	0x40012c00
 800c1a8:	40014800 	.word	0x40014800
 800c1ac:	40014400 	.word	0x40014400

0800c1b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b087      	sub	sp, #28
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6a1b      	ldr	r3, [r3, #32]
 800c1be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6a1b      	ldr	r3, [r3, #32]
 800c1c4:	f023 0210 	bic.w	r2, r3, #16
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	699b      	ldr	r3, [r3, #24]
 800c1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c1de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c1ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	021b      	lsls	r3, r3, #8
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	f023 0320 	bic.w	r3, r3, #32
 800c1fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	689b      	ldr	r3, [r3, #8]
 800c204:	011b      	lsls	r3, r3, #4
 800c206:	697a      	ldr	r2, [r7, #20]
 800c208:	4313      	orrs	r3, r2
 800c20a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	4a22      	ldr	r2, [pc, #136]	@ (800c298 <TIM_OC2_SetConfig+0xe8>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d10d      	bne.n	800c230 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c214:	697b      	ldr	r3, [r7, #20]
 800c216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c21a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	68db      	ldr	r3, [r3, #12]
 800c220:	011b      	lsls	r3, r3, #4
 800c222:	697a      	ldr	r2, [r7, #20]
 800c224:	4313      	orrs	r3, r2
 800c226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c22e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	4a19      	ldr	r2, [pc, #100]	@ (800c298 <TIM_OC2_SetConfig+0xe8>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d007      	beq.n	800c248 <TIM_OC2_SetConfig+0x98>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	4a18      	ldr	r2, [pc, #96]	@ (800c29c <TIM_OC2_SetConfig+0xec>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d003      	beq.n	800c248 <TIM_OC2_SetConfig+0x98>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	4a17      	ldr	r2, [pc, #92]	@ (800c2a0 <TIM_OC2_SetConfig+0xf0>)
 800c244:	4293      	cmp	r3, r2
 800c246:	d113      	bne.n	800c270 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c24e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c256:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	695b      	ldr	r3, [r3, #20]
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	693a      	ldr	r2, [r7, #16]
 800c260:	4313      	orrs	r3, r2
 800c262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	699b      	ldr	r3, [r3, #24]
 800c268:	009b      	lsls	r3, r3, #2
 800c26a:	693a      	ldr	r2, [r7, #16]
 800c26c:	4313      	orrs	r3, r2
 800c26e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	693a      	ldr	r2, [r7, #16]
 800c274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	685a      	ldr	r2, [r3, #4]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	697a      	ldr	r2, [r7, #20]
 800c288:	621a      	str	r2, [r3, #32]
}
 800c28a:	bf00      	nop
 800c28c:	371c      	adds	r7, #28
 800c28e:	46bd      	mov	sp, r7
 800c290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c294:	4770      	bx	lr
 800c296:	bf00      	nop
 800c298:	40012c00 	.word	0x40012c00
 800c29c:	40014400 	.word	0x40014400
 800c2a0:	40014800 	.word	0x40014800

0800c2a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b087      	sub	sp, #28
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
 800c2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6a1b      	ldr	r3, [r3, #32]
 800c2b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	6a1b      	ldr	r3, [r3, #32]
 800c2b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	69db      	ldr	r3, [r3, #28]
 800c2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c2d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f023 0303 	bic.w	r3, r3, #3
 800c2de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	68fa      	ldr	r2, [r7, #12]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	021b      	lsls	r3, r3, #8
 800c2f8:	697a      	ldr	r2, [r7, #20]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	4a21      	ldr	r2, [pc, #132]	@ (800c388 <TIM_OC3_SetConfig+0xe4>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d10d      	bne.n	800c322 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c30c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	021b      	lsls	r3, r3, #8
 800c314:	697a      	ldr	r2, [r7, #20]
 800c316:	4313      	orrs	r3, r2
 800c318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	4a18      	ldr	r2, [pc, #96]	@ (800c388 <TIM_OC3_SetConfig+0xe4>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d007      	beq.n	800c33a <TIM_OC3_SetConfig+0x96>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	4a17      	ldr	r2, [pc, #92]	@ (800c38c <TIM_OC3_SetConfig+0xe8>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d003      	beq.n	800c33a <TIM_OC3_SetConfig+0x96>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	4a16      	ldr	r2, [pc, #88]	@ (800c390 <TIM_OC3_SetConfig+0xec>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d113      	bne.n	800c362 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	695b      	ldr	r3, [r3, #20]
 800c34e:	011b      	lsls	r3, r3, #4
 800c350:	693a      	ldr	r2, [r7, #16]
 800c352:	4313      	orrs	r3, r2
 800c354:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	699b      	ldr	r3, [r3, #24]
 800c35a:	011b      	lsls	r3, r3, #4
 800c35c:	693a      	ldr	r2, [r7, #16]
 800c35e:	4313      	orrs	r3, r2
 800c360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	693a      	ldr	r2, [r7, #16]
 800c366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	68fa      	ldr	r2, [r7, #12]
 800c36c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	685a      	ldr	r2, [r3, #4]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	697a      	ldr	r2, [r7, #20]
 800c37a:	621a      	str	r2, [r3, #32]
}
 800c37c:	bf00      	nop
 800c37e:	371c      	adds	r7, #28
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr
 800c388:	40012c00 	.word	0x40012c00
 800c38c:	40014400 	.word	0x40014400
 800c390:	40014800 	.word	0x40014800

0800c394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c394:	b480      	push	{r7}
 800c396:	b087      	sub	sp, #28
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6a1b      	ldr	r3, [r3, #32]
 800c3a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6a1b      	ldr	r3, [r3, #32]
 800c3a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c3c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c3ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	021b      	lsls	r3, r3, #8
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c3e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	689b      	ldr	r3, [r3, #8]
 800c3e8:	031b      	lsls	r3, r3, #12
 800c3ea:	693a      	ldr	r2, [r7, #16]
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	4a14      	ldr	r2, [pc, #80]	@ (800c444 <TIM_OC4_SetConfig+0xb0>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d007      	beq.n	800c408 <TIM_OC4_SetConfig+0x74>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	4a13      	ldr	r2, [pc, #76]	@ (800c448 <TIM_OC4_SetConfig+0xb4>)
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	d003      	beq.n	800c408 <TIM_OC4_SetConfig+0x74>
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	4a12      	ldr	r2, [pc, #72]	@ (800c44c <TIM_OC4_SetConfig+0xb8>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d109      	bne.n	800c41c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c40e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	695b      	ldr	r3, [r3, #20]
 800c414:	019b      	lsls	r3, r3, #6
 800c416:	697a      	ldr	r2, [r7, #20]
 800c418:	4313      	orrs	r3, r2
 800c41a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	697a      	ldr	r2, [r7, #20]
 800c420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	68fa      	ldr	r2, [r7, #12]
 800c426:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	685a      	ldr	r2, [r3, #4]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	621a      	str	r2, [r3, #32]
}
 800c436:	bf00      	nop
 800c438:	371c      	adds	r7, #28
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	40012c00 	.word	0x40012c00
 800c448:	40014400 	.word	0x40014400
 800c44c:	40014800 	.word	0x40014800

0800c450 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c450:	b480      	push	{r7}
 800c452:	b087      	sub	sp, #28
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6a1b      	ldr	r3, [r3, #32]
 800c45e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6a1b      	ldr	r3, [r3, #32]
 800c464:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c47e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	68fa      	ldr	r2, [r7, #12]
 800c48a:	4313      	orrs	r3, r2
 800c48c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c494:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	689b      	ldr	r3, [r3, #8]
 800c49a:	041b      	lsls	r3, r3, #16
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	4a13      	ldr	r2, [pc, #76]	@ (800c4f4 <TIM_OC5_SetConfig+0xa4>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d007      	beq.n	800c4ba <TIM_OC5_SetConfig+0x6a>
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	4a12      	ldr	r2, [pc, #72]	@ (800c4f8 <TIM_OC5_SetConfig+0xa8>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d003      	beq.n	800c4ba <TIM_OC5_SetConfig+0x6a>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	4a11      	ldr	r2, [pc, #68]	@ (800c4fc <TIM_OC5_SetConfig+0xac>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d109      	bne.n	800c4ce <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c4c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	695b      	ldr	r3, [r3, #20]
 800c4c6:	021b      	lsls	r3, r3, #8
 800c4c8:	697a      	ldr	r2, [r7, #20]
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	697a      	ldr	r2, [r7, #20]
 800c4d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	68fa      	ldr	r2, [r7, #12]
 800c4d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	685a      	ldr	r2, [r3, #4]
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	693a      	ldr	r2, [r7, #16]
 800c4e6:	621a      	str	r2, [r3, #32]
}
 800c4e8:	bf00      	nop
 800c4ea:	371c      	adds	r7, #28
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	40012c00 	.word	0x40012c00
 800c4f8:	40014400 	.word	0x40014400
 800c4fc:	40014800 	.word	0x40014800

0800c500 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c500:	b480      	push	{r7}
 800c502:	b087      	sub	sp, #28
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6a1b      	ldr	r3, [r3, #32]
 800c50e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6a1b      	ldr	r3, [r3, #32]
 800c514:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	685b      	ldr	r3, [r3, #4]
 800c520:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c52e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c532:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	021b      	lsls	r3, r3, #8
 800c53a:	68fa      	ldr	r2, [r7, #12]
 800c53c:	4313      	orrs	r3, r2
 800c53e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c546:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	689b      	ldr	r3, [r3, #8]
 800c54c:	051b      	lsls	r3, r3, #20
 800c54e:	693a      	ldr	r2, [r7, #16]
 800c550:	4313      	orrs	r3, r2
 800c552:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	4a14      	ldr	r2, [pc, #80]	@ (800c5a8 <TIM_OC6_SetConfig+0xa8>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d007      	beq.n	800c56c <TIM_OC6_SetConfig+0x6c>
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	4a13      	ldr	r2, [pc, #76]	@ (800c5ac <TIM_OC6_SetConfig+0xac>)
 800c560:	4293      	cmp	r3, r2
 800c562:	d003      	beq.n	800c56c <TIM_OC6_SetConfig+0x6c>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	4a12      	ldr	r2, [pc, #72]	@ (800c5b0 <TIM_OC6_SetConfig+0xb0>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d109      	bne.n	800c580 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c56c:	697b      	ldr	r3, [r7, #20]
 800c56e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c572:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	695b      	ldr	r3, [r3, #20]
 800c578:	029b      	lsls	r3, r3, #10
 800c57a:	697a      	ldr	r2, [r7, #20]
 800c57c:	4313      	orrs	r3, r2
 800c57e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	697a      	ldr	r2, [r7, #20]
 800c584:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	68fa      	ldr	r2, [r7, #12]
 800c58a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	693a      	ldr	r2, [r7, #16]
 800c598:	621a      	str	r2, [r3, #32]
}
 800c59a:	bf00      	nop
 800c59c:	371c      	adds	r7, #28
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	40012c00 	.word	0x40012c00
 800c5ac:	40014400 	.word	0x40014400
 800c5b0:	40014800 	.word	0x40014800

0800c5b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b087      	sub	sp, #28
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	60b9      	str	r1, [r7, #8]
 800c5be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6a1b      	ldr	r3, [r3, #32]
 800c5c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	6a1b      	ldr	r3, [r3, #32]
 800c5ca:	f023 0201 	bic.w	r2, r3, #1
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	699b      	ldr	r3, [r3, #24]
 800c5d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c5de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	011b      	lsls	r3, r3, #4
 800c5e4:	693a      	ldr	r2, [r7, #16]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	f023 030a 	bic.w	r3, r3, #10
 800c5f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c5f2:	697a      	ldr	r2, [r7, #20]
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	693a      	ldr	r2, [r7, #16]
 800c5fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	697a      	ldr	r2, [r7, #20]
 800c604:	621a      	str	r2, [r3, #32]
}
 800c606:	bf00      	nop
 800c608:	371c      	adds	r7, #28
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr

0800c612 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c612:	b480      	push	{r7}
 800c614:	b087      	sub	sp, #28
 800c616:	af00      	add	r7, sp, #0
 800c618:	60f8      	str	r0, [r7, #12]
 800c61a:	60b9      	str	r1, [r7, #8]
 800c61c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	6a1b      	ldr	r3, [r3, #32]
 800c622:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	6a1b      	ldr	r3, [r3, #32]
 800c628:	f023 0210 	bic.w	r2, r3, #16
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	699b      	ldr	r3, [r3, #24]
 800c634:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c63c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	031b      	lsls	r3, r3, #12
 800c642:	693a      	ldr	r2, [r7, #16]
 800c644:	4313      	orrs	r3, r2
 800c646:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c64e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	011b      	lsls	r3, r3, #4
 800c654:	697a      	ldr	r2, [r7, #20]
 800c656:	4313      	orrs	r3, r2
 800c658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	693a      	ldr	r2, [r7, #16]
 800c65e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	697a      	ldr	r2, [r7, #20]
 800c664:	621a      	str	r2, [r3, #32]
}
 800c666:	bf00      	nop
 800c668:	371c      	adds	r7, #28
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr

0800c672 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c672:	b480      	push	{r7}
 800c674:	b085      	sub	sp, #20
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
 800c67a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c68c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c68e:	683a      	ldr	r2, [r7, #0]
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	4313      	orrs	r3, r2
 800c694:	f043 0307 	orr.w	r3, r3, #7
 800c698:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	68fa      	ldr	r2, [r7, #12]
 800c69e:	609a      	str	r2, [r3, #8]
}
 800c6a0:	bf00      	nop
 800c6a2:	3714      	adds	r7, #20
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr

0800c6ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b087      	sub	sp, #28
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	607a      	str	r2, [r7, #4]
 800c6b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	689b      	ldr	r3, [r3, #8]
 800c6be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c6c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	021a      	lsls	r2, r3, #8
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	431a      	orrs	r2, r3
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	697a      	ldr	r2, [r7, #20]
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	697a      	ldr	r2, [r7, #20]
 800c6de:	609a      	str	r2, [r3, #8]
}
 800c6e0:	bf00      	nop
 800c6e2:	371c      	adds	r7, #28
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ea:	4770      	bx	lr

0800c6ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b087      	sub	sp, #28
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	60f8      	str	r0, [r7, #12]
 800c6f4:	60b9      	str	r1, [r7, #8]
 800c6f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	f003 031f 	and.w	r3, r3, #31
 800c6fe:	2201      	movs	r2, #1
 800c700:	fa02 f303 	lsl.w	r3, r2, r3
 800c704:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	6a1a      	ldr	r2, [r3, #32]
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	43db      	mvns	r3, r3
 800c70e:	401a      	ands	r2, r3
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	6a1a      	ldr	r2, [r3, #32]
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	f003 031f 	and.w	r3, r3, #31
 800c71e:	6879      	ldr	r1, [r7, #4]
 800c720:	fa01 f303 	lsl.w	r3, r1, r3
 800c724:	431a      	orrs	r2, r3
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	621a      	str	r2, [r3, #32]
}
 800c72a:	bf00      	nop
 800c72c:	371c      	adds	r7, #28
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr
	...

0800c738 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b084      	sub	sp, #16
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d109      	bne.n	800c75c <HAL_TIMEx_PWMN_Start+0x24>
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c74e:	b2db      	uxtb	r3, r3
 800c750:	2b01      	cmp	r3, #1
 800c752:	bf14      	ite	ne
 800c754:	2301      	movne	r3, #1
 800c756:	2300      	moveq	r3, #0
 800c758:	b2db      	uxtb	r3, r3
 800c75a:	e022      	b.n	800c7a2 <HAL_TIMEx_PWMN_Start+0x6a>
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	2b04      	cmp	r3, #4
 800c760:	d109      	bne.n	800c776 <HAL_TIMEx_PWMN_Start+0x3e>
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c768:	b2db      	uxtb	r3, r3
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	bf14      	ite	ne
 800c76e:	2301      	movne	r3, #1
 800c770:	2300      	moveq	r3, #0
 800c772:	b2db      	uxtb	r3, r3
 800c774:	e015      	b.n	800c7a2 <HAL_TIMEx_PWMN_Start+0x6a>
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	2b08      	cmp	r3, #8
 800c77a:	d109      	bne.n	800c790 <HAL_TIMEx_PWMN_Start+0x58>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c782:	b2db      	uxtb	r3, r3
 800c784:	2b01      	cmp	r3, #1
 800c786:	bf14      	ite	ne
 800c788:	2301      	movne	r3, #1
 800c78a:	2300      	moveq	r3, #0
 800c78c:	b2db      	uxtb	r3, r3
 800c78e:	e008      	b.n	800c7a2 <HAL_TIMEx_PWMN_Start+0x6a>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800c796:	b2db      	uxtb	r3, r3
 800c798:	2b01      	cmp	r3, #1
 800c79a:	bf14      	ite	ne
 800c79c:	2301      	movne	r3, #1
 800c79e:	2300      	moveq	r3, #0
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d001      	beq.n	800c7aa <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	e055      	b.n	800c856 <HAL_TIMEx_PWMN_Start+0x11e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d104      	bne.n	800c7ba <HAL_TIMEx_PWMN_Start+0x82>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2202      	movs	r2, #2
 800c7b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c7b8:	e013      	b.n	800c7e2 <HAL_TIMEx_PWMN_Start+0xaa>
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	2b04      	cmp	r3, #4
 800c7be:	d104      	bne.n	800c7ca <HAL_TIMEx_PWMN_Start+0x92>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2202      	movs	r2, #2
 800c7c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c7c8:	e00b      	b.n	800c7e2 <HAL_TIMEx_PWMN_Start+0xaa>
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	2b08      	cmp	r3, #8
 800c7ce:	d104      	bne.n	800c7da <HAL_TIMEx_PWMN_Start+0xa2>
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2202      	movs	r2, #2
 800c7d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c7d8:	e003      	b.n	800c7e2 <HAL_TIMEx_PWMN_Start+0xaa>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2202      	movs	r2, #2
 800c7de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2204      	movs	r2, #4
 800c7e8:	6839      	ldr	r1, [r7, #0]
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f000 f8ba 	bl	800c964 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c7fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4a16      	ldr	r2, [pc, #88]	@ (800c860 <HAL_TIMEx_PWMN_Start+0x128>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d004      	beq.n	800c814 <HAL_TIMEx_PWMN_Start+0xdc>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c812:	d115      	bne.n	800c840 <HAL_TIMEx_PWMN_Start+0x108>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	689a      	ldr	r2, [r3, #8]
 800c81a:	4b12      	ldr	r3, [pc, #72]	@ (800c864 <HAL_TIMEx_PWMN_Start+0x12c>)
 800c81c:	4013      	ands	r3, r2
 800c81e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2b06      	cmp	r3, #6
 800c824:	d015      	beq.n	800c852 <HAL_TIMEx_PWMN_Start+0x11a>
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c82c:	d011      	beq.n	800c852 <HAL_TIMEx_PWMN_Start+0x11a>
    {
      __HAL_TIM_ENABLE(htim);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	681a      	ldr	r2, [r3, #0]
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f042 0201 	orr.w	r2, r2, #1
 800c83c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c83e:	e008      	b.n	800c852 <HAL_TIMEx_PWMN_Start+0x11a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f042 0201 	orr.w	r2, r2, #1
 800c84e:	601a      	str	r2, [r3, #0]
 800c850:	e000      	b.n	800c854 <HAL_TIMEx_PWMN_Start+0x11c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c852:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c854:	2300      	movs	r3, #0
}
 800c856:	4618      	mov	r0, r3
 800c858:	3710      	adds	r7, #16
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	40012c00 	.word	0x40012c00
 800c864:	00010007 	.word	0x00010007

0800c868 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c868:	b480      	push	{r7}
 800c86a:	b085      	sub	sp, #20
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
 800c870:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c878:	2b01      	cmp	r3, #1
 800c87a:	d101      	bne.n	800c880 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c87c:	2302      	movs	r3, #2
 800c87e:	e04a      	b.n	800c916 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2201      	movs	r2, #1
 800c884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a1f      	ldr	r2, [pc, #124]	@ (800c924 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d108      	bne.n	800c8bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c8b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	685b      	ldr	r3, [r3, #4]
 800c8b6:	68fa      	ldr	r2, [r7, #12]
 800c8b8:	4313      	orrs	r3, r2
 800c8ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	4313      	orrs	r3, r2
 800c8cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	68fa      	ldr	r2, [r7, #12]
 800c8d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4a12      	ldr	r2, [pc, #72]	@ (800c924 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d004      	beq.n	800c8ea <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8e8:	d10c      	bne.n	800c904 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c8f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	689b      	ldr	r3, [r3, #8]
 800c8f6:	68ba      	ldr	r2, [r7, #8]
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	68ba      	ldr	r2, [r7, #8]
 800c902:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2201      	movs	r2, #1
 800c908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2200      	movs	r2, #0
 800c910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c914:	2300      	movs	r3, #0
}
 800c916:	4618      	mov	r0, r3
 800c918:	3714      	adds	r7, #20
 800c91a:	46bd      	mov	sp, r7
 800c91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c920:	4770      	bx	lr
 800c922:	bf00      	nop
 800c924:	40012c00 	.word	0x40012c00

0800c928 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c930:	bf00      	nop
 800c932:	370c      	adds	r7, #12
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c944:	bf00      	nop
 800c946:	370c      	adds	r7, #12
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr

0800c950 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c950:	b480      	push	{r7}
 800c952:	b083      	sub	sp, #12
 800c954:	af00      	add	r7, sp, #0
 800c956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c958:	bf00      	nop
 800c95a:	370c      	adds	r7, #12
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c964:	b480      	push	{r7}
 800c966:	b087      	sub	sp, #28
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	f003 030f 	and.w	r3, r3, #15
 800c976:	2204      	movs	r2, #4
 800c978:	fa02 f303 	lsl.w	r3, r2, r3
 800c97c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6a1a      	ldr	r2, [r3, #32]
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	43db      	mvns	r3, r3
 800c986:	401a      	ands	r2, r3
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6a1a      	ldr	r2, [r3, #32]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	f003 030f 	and.w	r3, r3, #15
 800c996:	6879      	ldr	r1, [r7, #4]
 800c998:	fa01 f303 	lsl.w	r3, r1, r3
 800c99c:	431a      	orrs	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	621a      	str	r2, [r3, #32]
}
 800c9a2:	bf00      	nop
 800c9a4:	371c      	adds	r7, #28
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr

0800c9ae <LL_RCC_GetUSARTClockSource>:
{
 800c9ae:	b480      	push	{r7}
 800c9b0:	b083      	sub	sp, #12
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800c9b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	4013      	ands	r3, r2
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	370c      	adds	r7, #12
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9cc:	4770      	bx	lr

0800c9ce <LL_RCC_GetLPUARTClockSource>:
{
 800c9ce:	b480      	push	{r7}
 800c9d0:	b083      	sub	sp, #12
 800c9d2:	af00      	add	r7, sp, #0
 800c9d4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800c9d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	4013      	ands	r3, r2
}
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	370c      	adds	r7, #12
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ec:	4770      	bx	lr

0800c9ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c9ee:	b580      	push	{r7, lr}
 800c9f0:	b082      	sub	sp, #8
 800c9f2:	af00      	add	r7, sp, #0
 800c9f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d101      	bne.n	800ca00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e042      	b.n	800ca86 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d106      	bne.n	800ca18 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f7f9 fd2c 	bl	8006470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2224      	movs	r2, #36	@ 0x24
 800ca1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	f022 0201 	bic.w	r2, r2, #1
 800ca2e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ca38:	6878      	ldr	r0, [r7, #4]
 800ca3a:	f000 fe41 	bl	800d6c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f000 fc16 	bl	800d270 <UART_SetConfig>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d101      	bne.n	800ca4e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e01b      	b.n	800ca86 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	685a      	ldr	r2, [r3, #4]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ca5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	689a      	ldr	r2, [r3, #8]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ca6c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	681a      	ldr	r2, [r3, #0]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f042 0201 	orr.w	r2, r2, #1
 800ca7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f000 fec0 	bl	800d804 <UART_CheckIdleState>
 800ca84:	4603      	mov	r3, r0
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3708      	adds	r7, #8
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}

0800ca8e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ca8e:	b580      	push	{r7, lr}
 800ca90:	b08a      	sub	sp, #40	@ 0x28
 800ca92:	af02      	add	r7, sp, #8
 800ca94:	60f8      	str	r0, [r7, #12]
 800ca96:	60b9      	str	r1, [r7, #8]
 800ca98:	603b      	str	r3, [r7, #0]
 800ca9a:	4613      	mov	r3, r2
 800ca9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800caa4:	2b20      	cmp	r3, #32
 800caa6:	d17b      	bne.n	800cba0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d002      	beq.n	800cab4 <HAL_UART_Transmit+0x26>
 800caae:	88fb      	ldrh	r3, [r7, #6]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d101      	bne.n	800cab8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800cab4:	2301      	movs	r3, #1
 800cab6:	e074      	b.n	800cba2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	2200      	movs	r2, #0
 800cabc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2221      	movs	r2, #33	@ 0x21
 800cac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cac8:	f7fa fcb4 	bl	8007434 <HAL_GetTick>
 800cacc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	88fa      	ldrh	r2, [r7, #6]
 800cad2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	88fa      	ldrh	r2, [r7, #6]
 800cada:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	689b      	ldr	r3, [r3, #8]
 800cae2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cae6:	d108      	bne.n	800cafa <HAL_UART_Transmit+0x6c>
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	691b      	ldr	r3, [r3, #16]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d104      	bne.n	800cafa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800caf0:	2300      	movs	r3, #0
 800caf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	61bb      	str	r3, [r7, #24]
 800caf8:	e003      	b.n	800cb02 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cafe:	2300      	movs	r3, #0
 800cb00:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cb02:	e030      	b.n	800cb66 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	9300      	str	r3, [sp, #0]
 800cb08:	697b      	ldr	r3, [r7, #20]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	2180      	movs	r1, #128	@ 0x80
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	f000 ff22 	bl	800d958 <UART_WaitOnFlagUntilTimeout>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d005      	beq.n	800cb26 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	2220      	movs	r2, #32
 800cb1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800cb22:	2303      	movs	r3, #3
 800cb24:	e03d      	b.n	800cba2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d10b      	bne.n	800cb44 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cb2c:	69bb      	ldr	r3, [r7, #24]
 800cb2e:	881b      	ldrh	r3, [r3, #0]
 800cb30:	461a      	mov	r2, r3
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cb3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cb3c:	69bb      	ldr	r3, [r7, #24]
 800cb3e:	3302      	adds	r3, #2
 800cb40:	61bb      	str	r3, [r7, #24]
 800cb42:	e007      	b.n	800cb54 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	781a      	ldrb	r2, [r3, #0]
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800cb4e:	69fb      	ldr	r3, [r7, #28]
 800cb50:	3301      	adds	r3, #1
 800cb52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	b29a      	uxth	r2, r3
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800cb6c:	b29b      	uxth	r3, r3
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d1c8      	bne.n	800cb04 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	9300      	str	r3, [sp, #0]
 800cb76:	697b      	ldr	r3, [r7, #20]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	2140      	movs	r1, #64	@ 0x40
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	f000 feeb 	bl	800d958 <UART_WaitOnFlagUntilTimeout>
 800cb82:	4603      	mov	r3, r0
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d005      	beq.n	800cb94 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	2220      	movs	r2, #32
 800cb8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800cb90:	2303      	movs	r3, #3
 800cb92:	e006      	b.n	800cba2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2220      	movs	r2, #32
 800cb98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	e000      	b.n	800cba2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800cba0:	2302      	movs	r3, #2
  }
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3720      	adds	r7, #32
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
	...

0800cbac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b0ba      	sub	sp, #232	@ 0xe8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	69db      	ldr	r3, [r3, #28]
 800cbba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	689b      	ldr	r3, [r3, #8]
 800cbce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cbd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800cbd6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cbda:	4013      	ands	r3, r2
 800cbdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800cbe0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d11b      	bne.n	800cc20 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cbe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbec:	f003 0320 	and.w	r3, r3, #32
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d015      	beq.n	800cc20 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cbf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbf8:	f003 0320 	and.w	r3, r3, #32
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d105      	bne.n	800cc0c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cc00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d009      	beq.n	800cc20 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	f000 8300 	beq.w	800d216 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	4798      	blx	r3
      }
      return;
 800cc1e:	e2fa      	b.n	800d216 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cc20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	f000 8123 	beq.w	800ce70 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cc2a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cc2e:	4b8d      	ldr	r3, [pc, #564]	@ (800ce64 <HAL_UART_IRQHandler+0x2b8>)
 800cc30:	4013      	ands	r3, r2
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d106      	bne.n	800cc44 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc36:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800cc3a:	4b8b      	ldr	r3, [pc, #556]	@ (800ce68 <HAL_UART_IRQHandler+0x2bc>)
 800cc3c:	4013      	ands	r3, r2
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	f000 8116 	beq.w	800ce70 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc48:	f003 0301 	and.w	r3, r3, #1
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d011      	beq.n	800cc74 <HAL_UART_IRQHandler+0xc8>
 800cc50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d00b      	beq.n	800cc74 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	2201      	movs	r2, #1
 800cc62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc6a:	f043 0201 	orr.w	r2, r3, #1
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc78:	f003 0302 	and.w	r3, r3, #2
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d011      	beq.n	800cca4 <HAL_UART_IRQHandler+0xf8>
 800cc80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc84:	f003 0301 	and.w	r3, r3, #1
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d00b      	beq.n	800cca4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	2202      	movs	r2, #2
 800cc92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc9a:	f043 0204 	orr.w	r2, r3, #4
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cca8:	f003 0304 	and.w	r3, r3, #4
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d011      	beq.n	800ccd4 <HAL_UART_IRQHandler+0x128>
 800ccb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ccb4:	f003 0301 	and.w	r3, r3, #1
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d00b      	beq.n	800ccd4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	2204      	movs	r2, #4
 800ccc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccca:	f043 0202 	orr.w	r2, r3, #2
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ccd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccd8:	f003 0308 	and.w	r3, r3, #8
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d017      	beq.n	800cd10 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cce4:	f003 0320 	and.w	r3, r3, #32
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d105      	bne.n	800ccf8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ccec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ccf0:	4b5c      	ldr	r3, [pc, #368]	@ (800ce64 <HAL_UART_IRQHandler+0x2b8>)
 800ccf2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d00b      	beq.n	800cd10 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2208      	movs	r2, #8
 800ccfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd06:	f043 0208 	orr.w	r2, r3, #8
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cd10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d012      	beq.n	800cd42 <HAL_UART_IRQHandler+0x196>
 800cd1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d00c      	beq.n	800cd42 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd38:	f043 0220 	orr.w	r2, r3, #32
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	f000 8266 	beq.w	800d21a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cd4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd52:	f003 0320 	and.w	r3, r3, #32
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d013      	beq.n	800cd82 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cd5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd5e:	f003 0320 	and.w	r3, r3, #32
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d105      	bne.n	800cd72 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cd66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d007      	beq.n	800cd82 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d003      	beq.n	800cd82 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	689b      	ldr	r3, [r3, #8]
 800cd92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd96:	2b40      	cmp	r3, #64	@ 0x40
 800cd98:	d005      	beq.n	800cda6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cd9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d054      	beq.n	800ce50 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 fe43 	bl	800da32 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	689b      	ldr	r3, [r3, #8]
 800cdb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdb6:	2b40      	cmp	r3, #64	@ 0x40
 800cdb8:	d146      	bne.n	800ce48 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	3308      	adds	r3, #8
 800cdc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cdc8:	e853 3f00 	ldrex	r3, [r3]
 800cdcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cdd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cdd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	3308      	adds	r3, #8
 800cde2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cde6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cdea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cdf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cdf6:	e841 2300 	strex	r3, r2, [r1]
 800cdfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cdfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d1d9      	bne.n	800cdba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d017      	beq.n	800ce40 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce16:	4a15      	ldr	r2, [pc, #84]	@ (800ce6c <HAL_UART_IRQHandler+0x2c0>)
 800ce18:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7fb fe47 	bl	8008ab4 <HAL_DMA_Abort_IT>
 800ce26:	4603      	mov	r3, r0
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d019      	beq.n	800ce60 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce3e:	e00f      	b.n	800ce60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 f9ff 	bl	800d244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce46:	e00b      	b.n	800ce60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 f9fb 	bl	800d244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce4e:	e007      	b.n	800ce60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ce50:	6878      	ldr	r0, [r7, #4]
 800ce52:	f000 f9f7 	bl	800d244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2200      	movs	r2, #0
 800ce5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ce5e:	e1dc      	b.n	800d21a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce60:	bf00      	nop
    return;
 800ce62:	e1da      	b.n	800d21a <HAL_UART_IRQHandler+0x66e>
 800ce64:	10000001 	.word	0x10000001
 800ce68:	04000120 	.word	0x04000120
 800ce6c:	0800daff 	.word	0x0800daff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	f040 8170 	bne.w	800d15a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ce7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce7e:	f003 0310 	and.w	r3, r3, #16
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	f000 8169 	beq.w	800d15a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ce88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce8c:	f003 0310 	and.w	r3, r3, #16
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	f000 8162 	beq.w	800d15a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	2210      	movs	r2, #16
 800ce9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	689b      	ldr	r3, [r3, #8]
 800cea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cea8:	2b40      	cmp	r3, #64	@ 0x40
 800ceaa:	f040 80d8 	bne.w	800d05e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cebc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	f000 80af 	beq.w	800d024 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cecc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ced0:	429a      	cmp	r2, r3
 800ced2:	f080 80a7 	bcs.w	800d024 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cedc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f003 0320 	and.w	r3, r3, #32
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	f040 8087 	bne.w	800d002 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cefc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf00:	e853 3f00 	ldrex	r3, [r3]
 800cf04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cf08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	461a      	mov	r2, r3
 800cf1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cf1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cf2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cf2e:	e841 2300 	strex	r3, r2, [r1]
 800cf32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cf36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d1da      	bne.n	800cef4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	3308      	adds	r3, #8
 800cf44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf48:	e853 3f00 	ldrex	r3, [r3]
 800cf4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cf4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf50:	f023 0301 	bic.w	r3, r3, #1
 800cf54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	3308      	adds	r3, #8
 800cf5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cf62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cf66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cf6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cf6e:	e841 2300 	strex	r3, r2, [r1]
 800cf72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cf74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d1e1      	bne.n	800cf3e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	3308      	adds	r3, #8
 800cf80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf84:	e853 3f00 	ldrex	r3, [r3]
 800cf88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cf8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	3308      	adds	r3, #8
 800cf9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cf9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cfa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cfa4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cfa6:	e841 2300 	strex	r3, r2, [r1]
 800cfaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cfac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d1e3      	bne.n	800cf7a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2220      	movs	r2, #32
 800cfb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfc8:	e853 3f00 	ldrex	r3, [r3]
 800cfcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cfce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfd0:	f023 0310 	bic.w	r3, r3, #16
 800cfd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	461a      	mov	r2, r3
 800cfde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfe2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cfe4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cfe8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cfea:	e841 2300 	strex	r3, r2, [r1]
 800cfee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1e4      	bne.n	800cfc0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cffc:	4618      	mov	r0, r3
 800cffe:	f7fb fcfa 	bl	80089f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2202      	movs	r2, #2
 800d006:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d014:	b29b      	uxth	r3, r3
 800d016:	1ad3      	subs	r3, r2, r3
 800d018:	b29b      	uxth	r3, r3
 800d01a:	4619      	mov	r1, r3
 800d01c:	6878      	ldr	r0, [r7, #4]
 800d01e:	f000 f91b 	bl	800d258 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d022:	e0fc      	b.n	800d21e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d02a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d02e:	429a      	cmp	r2, r3
 800d030:	f040 80f5 	bne.w	800d21e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f003 0320 	and.w	r3, r3, #32
 800d042:	2b20      	cmp	r3, #32
 800d044:	f040 80eb 	bne.w	800d21e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2202      	movs	r2, #2
 800d04c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d054:	4619      	mov	r1, r3
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 f8fe 	bl	800d258 <HAL_UARTEx_RxEventCallback>
      return;
 800d05c:	e0df      	b.n	800d21e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	1ad3      	subs	r3, r2, r3
 800d06e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d078:	b29b      	uxth	r3, r3
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f000 80d1 	beq.w	800d222 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800d080:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d084:	2b00      	cmp	r3, #0
 800d086:	f000 80cc 	beq.w	800d222 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d092:	e853 3f00 	ldrex	r3, [r3]
 800d096:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d09a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d09e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	461a      	mov	r2, r3
 800d0a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d0ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d0b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0b4:	e841 2300 	strex	r3, r2, [r1]
 800d0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d1e4      	bne.n	800d08a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	3308      	adds	r3, #8
 800d0c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ca:	e853 3f00 	ldrex	r3, [r3]
 800d0ce:	623b      	str	r3, [r7, #32]
   return(result);
 800d0d0:	6a3b      	ldr	r3, [r7, #32]
 800d0d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d0d6:	f023 0301 	bic.w	r3, r3, #1
 800d0da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	3308      	adds	r3, #8
 800d0e4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d0e8:	633a      	str	r2, [r7, #48]	@ 0x30
 800d0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d0ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0f0:	e841 2300 	strex	r3, r2, [r1]
 800d0f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d1e1      	bne.n	800d0c0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2220      	movs	r2, #32
 800d100:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2200      	movs	r2, #0
 800d108:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2200      	movs	r2, #0
 800d10e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	e853 3f00 	ldrex	r3, [r3]
 800d11c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f023 0310 	bic.w	r3, r3, #16
 800d124:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	461a      	mov	r2, r3
 800d12e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d132:	61fb      	str	r3, [r7, #28]
 800d134:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d136:	69b9      	ldr	r1, [r7, #24]
 800d138:	69fa      	ldr	r2, [r7, #28]
 800d13a:	e841 2300 	strex	r3, r2, [r1]
 800d13e:	617b      	str	r3, [r7, #20]
   return(result);
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d1e4      	bne.n	800d110 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2202      	movs	r2, #2
 800d14a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d14c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d150:	4619      	mov	r1, r3
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 f880 	bl	800d258 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d158:	e063      	b.n	800d222 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d15e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00e      	beq.n	800d184 <HAL_UART_IRQHandler+0x5d8>
 800d166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d16a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d008      	beq.n	800d184 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d17a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 fcff 	bl	800db80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d182:	e051      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d014      	beq.n	800d1ba <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d105      	bne.n	800d1a8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d19c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d008      	beq.n	800d1ba <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d03a      	beq.n	800d226 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	4798      	blx	r3
    }
    return;
 800d1b8:	e035      	b.n	800d226 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d1ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d009      	beq.n	800d1da <HAL_UART_IRQHandler+0x62e>
 800d1c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d003      	beq.n	800d1da <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f000 fca9 	bl	800db2a <UART_EndTransmit_IT>
    return;
 800d1d8:	e026      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d1da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d009      	beq.n	800d1fa <HAL_UART_IRQHandler+0x64e>
 800d1e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d003      	beq.n	800d1fa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f000 fcd8 	bl	800dba8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d1f8:	e016      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d1fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d202:	2b00      	cmp	r3, #0
 800d204:	d010      	beq.n	800d228 <HAL_UART_IRQHandler+0x67c>
 800d206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	da0c      	bge.n	800d228 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f000 fcc0 	bl	800db94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d214:	e008      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
      return;
 800d216:	bf00      	nop
 800d218:	e006      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
    return;
 800d21a:	bf00      	nop
 800d21c:	e004      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
      return;
 800d21e:	bf00      	nop
 800d220:	e002      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
      return;
 800d222:	bf00      	nop
 800d224:	e000      	b.n	800d228 <HAL_UART_IRQHandler+0x67c>
    return;
 800d226:	bf00      	nop
  }
}
 800d228:	37e8      	adds	r7, #232	@ 0xe8
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd80      	pop	{r7, pc}
 800d22e:	bf00      	nop

0800d230 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d238:	bf00      	nop
 800d23a:	370c      	adds	r7, #12
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr

0800d244 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d244:	b480      	push	{r7}
 800d246:	b083      	sub	sp, #12
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d24c:	bf00      	nop
 800d24e:	370c      	adds	r7, #12
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d258:	b480      	push	{r7}
 800d25a:	b083      	sub	sp, #12
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	460b      	mov	r3, r1
 800d262:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d264:	bf00      	nop
 800d266:	370c      	adds	r7, #12
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr

0800d270 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d274:	b08c      	sub	sp, #48	@ 0x30
 800d276:	af00      	add	r7, sp, #0
 800d278:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d27a:	2300      	movs	r3, #0
 800d27c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	689a      	ldr	r2, [r3, #8]
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	691b      	ldr	r3, [r3, #16]
 800d288:	431a      	orrs	r2, r3
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	695b      	ldr	r3, [r3, #20]
 800d28e:	431a      	orrs	r2, r3
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	69db      	ldr	r3, [r3, #28]
 800d294:	4313      	orrs	r3, r2
 800d296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	681a      	ldr	r2, [r3, #0]
 800d29e:	4baf      	ldr	r3, [pc, #700]	@ (800d55c <UART_SetConfig+0x2ec>)
 800d2a0:	4013      	ands	r3, r2
 800d2a2:	697a      	ldr	r2, [r7, #20]
 800d2a4:	6812      	ldr	r2, [r2, #0]
 800d2a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d2a8:	430b      	orrs	r3, r1
 800d2aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	68da      	ldr	r2, [r3, #12]
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	430a      	orrs	r2, r1
 800d2c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d2c2:	697b      	ldr	r3, [r7, #20]
 800d2c4:	699b      	ldr	r3, [r3, #24]
 800d2c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d2c8:	697b      	ldr	r3, [r7, #20]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4aa4      	ldr	r2, [pc, #656]	@ (800d560 <UART_SetConfig+0x2f0>)
 800d2ce:	4293      	cmp	r3, r2
 800d2d0:	d004      	beq.n	800d2dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	6a1b      	ldr	r3, [r3, #32]
 800d2d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	689b      	ldr	r3, [r3, #8]
 800d2e2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d2e6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d2ea:	697a      	ldr	r2, [r7, #20]
 800d2ec:	6812      	ldr	r2, [r2, #0]
 800d2ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d2f0:	430b      	orrs	r3, r1
 800d2f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2fa:	f023 010f 	bic.w	r1, r3, #15
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	430a      	orrs	r2, r1
 800d308:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	4a95      	ldr	r2, [pc, #596]	@ (800d564 <UART_SetConfig+0x2f4>)
 800d310:	4293      	cmp	r3, r2
 800d312:	d125      	bne.n	800d360 <UART_SetConfig+0xf0>
 800d314:	2003      	movs	r0, #3
 800d316:	f7ff fb4a 	bl	800c9ae <LL_RCC_GetUSARTClockSource>
 800d31a:	4603      	mov	r3, r0
 800d31c:	2b03      	cmp	r3, #3
 800d31e:	d81b      	bhi.n	800d358 <UART_SetConfig+0xe8>
 800d320:	a201      	add	r2, pc, #4	@ (adr r2, 800d328 <UART_SetConfig+0xb8>)
 800d322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d326:	bf00      	nop
 800d328:	0800d339 	.word	0x0800d339
 800d32c:	0800d349 	.word	0x0800d349
 800d330:	0800d341 	.word	0x0800d341
 800d334:	0800d351 	.word	0x0800d351
 800d338:	2301      	movs	r3, #1
 800d33a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d33e:	e042      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d340:	2302      	movs	r3, #2
 800d342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d346:	e03e      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d348:	2304      	movs	r3, #4
 800d34a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d34e:	e03a      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d350:	2308      	movs	r3, #8
 800d352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d356:	e036      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d358:	2310      	movs	r3, #16
 800d35a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d35e:	e032      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	4a7e      	ldr	r2, [pc, #504]	@ (800d560 <UART_SetConfig+0x2f0>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d12a      	bne.n	800d3c0 <UART_SetConfig+0x150>
 800d36a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800d36e:	f7ff fb2e 	bl	800c9ce <LL_RCC_GetLPUARTClockSource>
 800d372:	4603      	mov	r3, r0
 800d374:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d378:	d01a      	beq.n	800d3b0 <UART_SetConfig+0x140>
 800d37a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d37e:	d81b      	bhi.n	800d3b8 <UART_SetConfig+0x148>
 800d380:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d384:	d00c      	beq.n	800d3a0 <UART_SetConfig+0x130>
 800d386:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d38a:	d815      	bhi.n	800d3b8 <UART_SetConfig+0x148>
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d003      	beq.n	800d398 <UART_SetConfig+0x128>
 800d390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d394:	d008      	beq.n	800d3a8 <UART_SetConfig+0x138>
 800d396:	e00f      	b.n	800d3b8 <UART_SetConfig+0x148>
 800d398:	2300      	movs	r3, #0
 800d39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d39e:	e012      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d3a0:	2302      	movs	r3, #2
 800d3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3a6:	e00e      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d3a8:	2304      	movs	r3, #4
 800d3aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3ae:	e00a      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d3b0:	2308      	movs	r3, #8
 800d3b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3b6:	e006      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d3b8:	2310      	movs	r3, #16
 800d3ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3be:	e002      	b.n	800d3c6 <UART_SetConfig+0x156>
 800d3c0:	2310      	movs	r3, #16
 800d3c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4a65      	ldr	r2, [pc, #404]	@ (800d560 <UART_SetConfig+0x2f0>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	f040 8097 	bne.w	800d500 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d3d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d3d6:	2b08      	cmp	r3, #8
 800d3d8:	d823      	bhi.n	800d422 <UART_SetConfig+0x1b2>
 800d3da:	a201      	add	r2, pc, #4	@ (adr r2, 800d3e0 <UART_SetConfig+0x170>)
 800d3dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e0:	0800d405 	.word	0x0800d405
 800d3e4:	0800d423 	.word	0x0800d423
 800d3e8:	0800d40d 	.word	0x0800d40d
 800d3ec:	0800d423 	.word	0x0800d423
 800d3f0:	0800d413 	.word	0x0800d413
 800d3f4:	0800d423 	.word	0x0800d423
 800d3f8:	0800d423 	.word	0x0800d423
 800d3fc:	0800d423 	.word	0x0800d423
 800d400:	0800d41b 	.word	0x0800d41b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d404:	f7fd f964 	bl	800a6d0 <HAL_RCC_GetPCLK1Freq>
 800d408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d40a:	e010      	b.n	800d42e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d40c:	4b56      	ldr	r3, [pc, #344]	@ (800d568 <UART_SetConfig+0x2f8>)
 800d40e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d410:	e00d      	b.n	800d42e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d412:	f7fd f8dd 	bl	800a5d0 <HAL_RCC_GetSysClockFreq>
 800d416:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d418:	e009      	b.n	800d42e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d41a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d41e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d420:	e005      	b.n	800d42e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800d422:	2300      	movs	r3, #0
 800d424:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d426:	2301      	movs	r3, #1
 800d428:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d42c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d430:	2b00      	cmp	r3, #0
 800d432:	f000 812b 	beq.w	800d68c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d43a:	4a4c      	ldr	r2, [pc, #304]	@ (800d56c <UART_SetConfig+0x2fc>)
 800d43c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d440:	461a      	mov	r2, r3
 800d442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d444:	fbb3 f3f2 	udiv	r3, r3, r2
 800d448:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	685a      	ldr	r2, [r3, #4]
 800d44e:	4613      	mov	r3, r2
 800d450:	005b      	lsls	r3, r3, #1
 800d452:	4413      	add	r3, r2
 800d454:	69ba      	ldr	r2, [r7, #24]
 800d456:	429a      	cmp	r2, r3
 800d458:	d305      	bcc.n	800d466 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d460:	69ba      	ldr	r2, [r7, #24]
 800d462:	429a      	cmp	r2, r3
 800d464:	d903      	bls.n	800d46e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800d466:	2301      	movs	r3, #1
 800d468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d46c:	e10e      	b.n	800d68c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d470:	2200      	movs	r2, #0
 800d472:	60bb      	str	r3, [r7, #8]
 800d474:	60fa      	str	r2, [r7, #12]
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d47a:	4a3c      	ldr	r2, [pc, #240]	@ (800d56c <UART_SetConfig+0x2fc>)
 800d47c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d480:	b29b      	uxth	r3, r3
 800d482:	2200      	movs	r2, #0
 800d484:	603b      	str	r3, [r7, #0]
 800d486:	607a      	str	r2, [r7, #4]
 800d488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d48c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d490:	f7f7 ff58 	bl	8005344 <__aeabi_uldivmod>
 800d494:	4602      	mov	r2, r0
 800d496:	460b      	mov	r3, r1
 800d498:	4610      	mov	r0, r2
 800d49a:	4619      	mov	r1, r3
 800d49c:	f04f 0200 	mov.w	r2, #0
 800d4a0:	f04f 0300 	mov.w	r3, #0
 800d4a4:	020b      	lsls	r3, r1, #8
 800d4a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d4aa:	0202      	lsls	r2, r0, #8
 800d4ac:	6979      	ldr	r1, [r7, #20]
 800d4ae:	6849      	ldr	r1, [r1, #4]
 800d4b0:	0849      	lsrs	r1, r1, #1
 800d4b2:	2000      	movs	r0, #0
 800d4b4:	460c      	mov	r4, r1
 800d4b6:	4605      	mov	r5, r0
 800d4b8:	eb12 0804 	adds.w	r8, r2, r4
 800d4bc:	eb43 0905 	adc.w	r9, r3, r5
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	469a      	mov	sl, r3
 800d4c8:	4693      	mov	fp, r2
 800d4ca:	4652      	mov	r2, sl
 800d4cc:	465b      	mov	r3, fp
 800d4ce:	4640      	mov	r0, r8
 800d4d0:	4649      	mov	r1, r9
 800d4d2:	f7f7 ff37 	bl	8005344 <__aeabi_uldivmod>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	460b      	mov	r3, r1
 800d4da:	4613      	mov	r3, r2
 800d4dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d4de:	6a3b      	ldr	r3, [r7, #32]
 800d4e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d4e4:	d308      	bcc.n	800d4f8 <UART_SetConfig+0x288>
 800d4e6:	6a3b      	ldr	r3, [r7, #32]
 800d4e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4ec:	d204      	bcs.n	800d4f8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	6a3a      	ldr	r2, [r7, #32]
 800d4f4:	60da      	str	r2, [r3, #12]
 800d4f6:	e0c9      	b.n	800d68c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d4fe:	e0c5      	b.n	800d68c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d500:	697b      	ldr	r3, [r7, #20]
 800d502:	69db      	ldr	r3, [r3, #28]
 800d504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d508:	d16d      	bne.n	800d5e6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800d50a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d50e:	3b01      	subs	r3, #1
 800d510:	2b07      	cmp	r3, #7
 800d512:	d82d      	bhi.n	800d570 <UART_SetConfig+0x300>
 800d514:	a201      	add	r2, pc, #4	@ (adr r2, 800d51c <UART_SetConfig+0x2ac>)
 800d516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d51a:	bf00      	nop
 800d51c:	0800d53d 	.word	0x0800d53d
 800d520:	0800d545 	.word	0x0800d545
 800d524:	0800d571 	.word	0x0800d571
 800d528:	0800d54b 	.word	0x0800d54b
 800d52c:	0800d571 	.word	0x0800d571
 800d530:	0800d571 	.word	0x0800d571
 800d534:	0800d571 	.word	0x0800d571
 800d538:	0800d553 	.word	0x0800d553
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d53c:	f7fd f8de 	bl	800a6fc <HAL_RCC_GetPCLK2Freq>
 800d540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d542:	e01b      	b.n	800d57c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d544:	4b08      	ldr	r3, [pc, #32]	@ (800d568 <UART_SetConfig+0x2f8>)
 800d546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d548:	e018      	b.n	800d57c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d54a:	f7fd f841 	bl	800a5d0 <HAL_RCC_GetSysClockFreq>
 800d54e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d550:	e014      	b.n	800d57c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d556:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d558:	e010      	b.n	800d57c <UART_SetConfig+0x30c>
 800d55a:	bf00      	nop
 800d55c:	cfff69f3 	.word	0xcfff69f3
 800d560:	40008000 	.word	0x40008000
 800d564:	40013800 	.word	0x40013800
 800d568:	00f42400 	.word	0x00f42400
 800d56c:	080108f8 	.word	0x080108f8
      default:
        pclk = 0U;
 800d570:	2300      	movs	r3, #0
 800d572:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d574:	2301      	movs	r3, #1
 800d576:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d57a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f000 8084 	beq.w	800d68c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d588:	4a4b      	ldr	r2, [pc, #300]	@ (800d6b8 <UART_SetConfig+0x448>)
 800d58a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d58e:	461a      	mov	r2, r3
 800d590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d592:	fbb3 f3f2 	udiv	r3, r3, r2
 800d596:	005a      	lsls	r2, r3, #1
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	685b      	ldr	r3, [r3, #4]
 800d59c:	085b      	lsrs	r3, r3, #1
 800d59e:	441a      	add	r2, r3
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	685b      	ldr	r3, [r3, #4]
 800d5a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5a8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d5aa:	6a3b      	ldr	r3, [r7, #32]
 800d5ac:	2b0f      	cmp	r3, #15
 800d5ae:	d916      	bls.n	800d5de <UART_SetConfig+0x36e>
 800d5b0:	6a3b      	ldr	r3, [r7, #32]
 800d5b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5b6:	d212      	bcs.n	800d5de <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d5b8:	6a3b      	ldr	r3, [r7, #32]
 800d5ba:	b29b      	uxth	r3, r3
 800d5bc:	f023 030f 	bic.w	r3, r3, #15
 800d5c0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d5c2:	6a3b      	ldr	r3, [r7, #32]
 800d5c4:	085b      	lsrs	r3, r3, #1
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	f003 0307 	and.w	r3, r3, #7
 800d5cc:	b29a      	uxth	r2, r3
 800d5ce:	8bfb      	ldrh	r3, [r7, #30]
 800d5d0:	4313      	orrs	r3, r2
 800d5d2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d5d4:	697b      	ldr	r3, [r7, #20]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	8bfa      	ldrh	r2, [r7, #30]
 800d5da:	60da      	str	r2, [r3, #12]
 800d5dc:	e056      	b.n	800d68c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d5de:	2301      	movs	r3, #1
 800d5e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d5e4:	e052      	b.n	800d68c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d5e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d5ea:	3b01      	subs	r3, #1
 800d5ec:	2b07      	cmp	r3, #7
 800d5ee:	d822      	bhi.n	800d636 <UART_SetConfig+0x3c6>
 800d5f0:	a201      	add	r2, pc, #4	@ (adr r2, 800d5f8 <UART_SetConfig+0x388>)
 800d5f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f6:	bf00      	nop
 800d5f8:	0800d619 	.word	0x0800d619
 800d5fc:	0800d621 	.word	0x0800d621
 800d600:	0800d637 	.word	0x0800d637
 800d604:	0800d627 	.word	0x0800d627
 800d608:	0800d637 	.word	0x0800d637
 800d60c:	0800d637 	.word	0x0800d637
 800d610:	0800d637 	.word	0x0800d637
 800d614:	0800d62f 	.word	0x0800d62f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d618:	f7fd f870 	bl	800a6fc <HAL_RCC_GetPCLK2Freq>
 800d61c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d61e:	e010      	b.n	800d642 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d620:	4b26      	ldr	r3, [pc, #152]	@ (800d6bc <UART_SetConfig+0x44c>)
 800d622:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d624:	e00d      	b.n	800d642 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d626:	f7fc ffd3 	bl	800a5d0 <HAL_RCC_GetSysClockFreq>
 800d62a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d62c:	e009      	b.n	800d642 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d62e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d632:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d634:	e005      	b.n	800d642 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800d636:	2300      	movs	r3, #0
 800d638:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d63a:	2301      	movs	r3, #1
 800d63c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d640:	bf00      	nop
    }

    if (pclk != 0U)
 800d642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d644:	2b00      	cmp	r3, #0
 800d646:	d021      	beq.n	800d68c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d64c:	4a1a      	ldr	r2, [pc, #104]	@ (800d6b8 <UART_SetConfig+0x448>)
 800d64e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d652:	461a      	mov	r2, r3
 800d654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d656:	fbb3 f2f2 	udiv	r2, r3, r2
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	685b      	ldr	r3, [r3, #4]
 800d65e:	085b      	lsrs	r3, r3, #1
 800d660:	441a      	add	r2, r3
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	685b      	ldr	r3, [r3, #4]
 800d666:	fbb2 f3f3 	udiv	r3, r2, r3
 800d66a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d66c:	6a3b      	ldr	r3, [r7, #32]
 800d66e:	2b0f      	cmp	r3, #15
 800d670:	d909      	bls.n	800d686 <UART_SetConfig+0x416>
 800d672:	6a3b      	ldr	r3, [r7, #32]
 800d674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d678:	d205      	bcs.n	800d686 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	60da      	str	r2, [r3, #12]
 800d684:	e002      	b.n	800d68c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d686:	2301      	movs	r3, #1
 800d688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	2201      	movs	r2, #1
 800d690:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d694:	697b      	ldr	r3, [r7, #20]
 800d696:	2201      	movs	r2, #1
 800d698:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d6a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3730      	adds	r7, #48	@ 0x30
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d6b6:	bf00      	nop
 800d6b8:	080108f8 	.word	0x080108f8
 800d6bc:	00f42400 	.word	0x00f42400

0800d6c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b083      	sub	sp, #12
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6cc:	f003 0308 	and.w	r3, r3, #8
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00a      	beq.n	800d6ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	685b      	ldr	r3, [r3, #4]
 800d6da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	430a      	orrs	r2, r1
 800d6e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6ee:	f003 0301 	and.w	r3, r3, #1
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d00a      	beq.n	800d70c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	685b      	ldr	r3, [r3, #4]
 800d6fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	430a      	orrs	r2, r1
 800d70a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d710:	f003 0302 	and.w	r3, r3, #2
 800d714:	2b00      	cmp	r3, #0
 800d716:	d00a      	beq.n	800d72e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	685b      	ldr	r3, [r3, #4]
 800d71e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	430a      	orrs	r2, r1
 800d72c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d732:	f003 0304 	and.w	r3, r3, #4
 800d736:	2b00      	cmp	r3, #0
 800d738:	d00a      	beq.n	800d750 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	430a      	orrs	r2, r1
 800d74e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d754:	f003 0310 	and.w	r3, r3, #16
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00a      	beq.n	800d772 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	689b      	ldr	r3, [r3, #8]
 800d762:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	430a      	orrs	r2, r1
 800d770:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d776:	f003 0320 	and.w	r3, r3, #32
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d00a      	beq.n	800d794 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	430a      	orrs	r2, r1
 800d792:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d01a      	beq.n	800d7d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	685b      	ldr	r3, [r3, #4]
 800d7a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	430a      	orrs	r2, r1
 800d7b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7be:	d10a      	bne.n	800d7d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	685b      	ldr	r3, [r3, #4]
 800d7c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	430a      	orrs	r2, r1
 800d7d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d00a      	beq.n	800d7f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	430a      	orrs	r2, r1
 800d7f6:	605a      	str	r2, [r3, #4]
  }
}
 800d7f8:	bf00      	nop
 800d7fa:	370c      	adds	r7, #12
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d802:	4770      	bx	lr

0800d804 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b098      	sub	sp, #96	@ 0x60
 800d808:	af02      	add	r7, sp, #8
 800d80a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2200      	movs	r2, #0
 800d810:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d814:	f7f9 fe0e 	bl	8007434 <HAL_GetTick>
 800d818:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f003 0308 	and.w	r3, r3, #8
 800d824:	2b08      	cmp	r3, #8
 800d826:	d12f      	bne.n	800d888 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d828:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d830:	2200      	movs	r2, #0
 800d832:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f000 f88e 	bl	800d958 <UART_WaitOnFlagUntilTimeout>
 800d83c:	4603      	mov	r3, r0
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d022      	beq.n	800d888 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d84a:	e853 3f00 	ldrex	r3, [r3]
 800d84e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d856:	653b      	str	r3, [r7, #80]	@ 0x50
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	461a      	mov	r2, r3
 800d85e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d860:	647b      	str	r3, [r7, #68]	@ 0x44
 800d862:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d864:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d868:	e841 2300 	strex	r3, r2, [r1]
 800d86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d86e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d870:	2b00      	cmp	r3, #0
 800d872:	d1e6      	bne.n	800d842 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2220      	movs	r2, #32
 800d878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2200      	movs	r2, #0
 800d880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d884:	2303      	movs	r3, #3
 800d886:	e063      	b.n	800d950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	f003 0304 	and.w	r3, r3, #4
 800d892:	2b04      	cmp	r3, #4
 800d894:	d149      	bne.n	800d92a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d896:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d89a:	9300      	str	r3, [sp, #0]
 800d89c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d89e:	2200      	movs	r2, #0
 800d8a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f000 f857 	bl	800d958 <UART_WaitOnFlagUntilTimeout>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d03c      	beq.n	800d92a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b8:	e853 3f00 	ldrex	r3, [r3]
 800d8bc:	623b      	str	r3, [r7, #32]
   return(result);
 800d8be:	6a3b      	ldr	r3, [r7, #32]
 800d8c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	461a      	mov	r2, r3
 800d8cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8d6:	e841 2300 	strex	r3, r2, [r1]
 800d8da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d1e6      	bne.n	800d8b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	3308      	adds	r3, #8
 800d8e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	e853 3f00 	ldrex	r3, [r3]
 800d8f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f023 0301 	bic.w	r3, r3, #1
 800d8f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	3308      	adds	r3, #8
 800d900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d902:	61fa      	str	r2, [r7, #28]
 800d904:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d906:	69b9      	ldr	r1, [r7, #24]
 800d908:	69fa      	ldr	r2, [r7, #28]
 800d90a:	e841 2300 	strex	r3, r2, [r1]
 800d90e:	617b      	str	r3, [r7, #20]
   return(result);
 800d910:	697b      	ldr	r3, [r7, #20]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d1e5      	bne.n	800d8e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2220      	movs	r2, #32
 800d91a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2200      	movs	r2, #0
 800d922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d926:	2303      	movs	r3, #3
 800d928:	e012      	b.n	800d950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2220      	movs	r2, #32
 800d92e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2220      	movs	r2, #32
 800d936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2200      	movs	r2, #0
 800d93e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2200      	movs	r2, #0
 800d944:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2200      	movs	r2, #0
 800d94a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d94e:	2300      	movs	r3, #0
}
 800d950:	4618      	mov	r0, r3
 800d952:	3758      	adds	r7, #88	@ 0x58
 800d954:	46bd      	mov	sp, r7
 800d956:	bd80      	pop	{r7, pc}

0800d958 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	603b      	str	r3, [r7, #0]
 800d964:	4613      	mov	r3, r2
 800d966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d968:	e04f      	b.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d96a:	69bb      	ldr	r3, [r7, #24]
 800d96c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d970:	d04b      	beq.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d972:	f7f9 fd5f 	bl	8007434 <HAL_GetTick>
 800d976:	4602      	mov	r2, r0
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	1ad3      	subs	r3, r2, r3
 800d97c:	69ba      	ldr	r2, [r7, #24]
 800d97e:	429a      	cmp	r2, r3
 800d980:	d302      	bcc.n	800d988 <UART_WaitOnFlagUntilTimeout+0x30>
 800d982:	69bb      	ldr	r3, [r7, #24]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d101      	bne.n	800d98c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d988:	2303      	movs	r3, #3
 800d98a:	e04e      	b.n	800da2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	f003 0304 	and.w	r3, r3, #4
 800d996:	2b00      	cmp	r3, #0
 800d998:	d037      	beq.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	2b80      	cmp	r3, #128	@ 0x80
 800d99e:	d034      	beq.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d9a0:	68bb      	ldr	r3, [r7, #8]
 800d9a2:	2b40      	cmp	r3, #64	@ 0x40
 800d9a4:	d031      	beq.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	69db      	ldr	r3, [r3, #28]
 800d9ac:	f003 0308 	and.w	r3, r3, #8
 800d9b0:	2b08      	cmp	r3, #8
 800d9b2:	d110      	bne.n	800d9d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	2208      	movs	r2, #8
 800d9ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d9bc:	68f8      	ldr	r0, [r7, #12]
 800d9be:	f000 f838 	bl	800da32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	2208      	movs	r2, #8
 800d9c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e029      	b.n	800da2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	69db      	ldr	r3, [r3, #28]
 800d9dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d9e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9e4:	d111      	bne.n	800da0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d9ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d9f0:	68f8      	ldr	r0, [r7, #12]
 800d9f2:	f000 f81e 	bl	800da32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	2220      	movs	r2, #32
 800d9fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	2200      	movs	r2, #0
 800da02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800da06:	2303      	movs	r3, #3
 800da08:	e00f      	b.n	800da2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	69da      	ldr	r2, [r3, #28]
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	4013      	ands	r3, r2
 800da14:	68ba      	ldr	r2, [r7, #8]
 800da16:	429a      	cmp	r2, r3
 800da18:	bf0c      	ite	eq
 800da1a:	2301      	moveq	r3, #1
 800da1c:	2300      	movne	r3, #0
 800da1e:	b2db      	uxtb	r3, r3
 800da20:	461a      	mov	r2, r3
 800da22:	79fb      	ldrb	r3, [r7, #7]
 800da24:	429a      	cmp	r2, r3
 800da26:	d0a0      	beq.n	800d96a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800da28:	2300      	movs	r3, #0
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3710      	adds	r7, #16
 800da2e:	46bd      	mov	sp, r7
 800da30:	bd80      	pop	{r7, pc}

0800da32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800da32:	b480      	push	{r7}
 800da34:	b095      	sub	sp, #84	@ 0x54
 800da36:	af00      	add	r7, sp, #0
 800da38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da42:	e853 3f00 	ldrex	r3, [r3]
 800da46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800da48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	461a      	mov	r2, r3
 800da56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da58:	643b      	str	r3, [r7, #64]	@ 0x40
 800da5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800da5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800da60:	e841 2300 	strex	r3, r2, [r1]
 800da64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800da66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d1e6      	bne.n	800da3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	3308      	adds	r3, #8
 800da72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da74:	6a3b      	ldr	r3, [r7, #32]
 800da76:	e853 3f00 	ldrex	r3, [r3]
 800da7a:	61fb      	str	r3, [r7, #28]
   return(result);
 800da7c:	69fb      	ldr	r3, [r7, #28]
 800da7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800da82:	f023 0301 	bic.w	r3, r3, #1
 800da86:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	3308      	adds	r3, #8
 800da8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da98:	e841 2300 	strex	r3, r2, [r1]
 800da9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800da9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d1e3      	bne.n	800da6c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d118      	bne.n	800dade <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	e853 3f00 	ldrex	r3, [r3]
 800dab8:	60bb      	str	r3, [r7, #8]
   return(result);
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	f023 0310 	bic.w	r3, r3, #16
 800dac0:	647b      	str	r3, [r7, #68]	@ 0x44
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	461a      	mov	r2, r3
 800dac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daca:	61bb      	str	r3, [r7, #24]
 800dacc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dace:	6979      	ldr	r1, [r7, #20]
 800dad0:	69ba      	ldr	r2, [r7, #24]
 800dad2:	e841 2300 	strex	r3, r2, [r1]
 800dad6:	613b      	str	r3, [r7, #16]
   return(result);
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d1e6      	bne.n	800daac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2220      	movs	r2, #32
 800dae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2200      	movs	r2, #0
 800daea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2200      	movs	r2, #0
 800daf0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800daf2:	bf00      	nop
 800daf4:	3754      	adds	r7, #84	@ 0x54
 800daf6:	46bd      	mov	sp, r7
 800daf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafc:	4770      	bx	lr

0800dafe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b084      	sub	sp, #16
 800db02:	af00      	add	r7, sp, #0
 800db04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	2200      	movs	r2, #0
 800db10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	2200      	movs	r2, #0
 800db18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db1c:	68f8      	ldr	r0, [r7, #12]
 800db1e:	f7ff fb91 	bl	800d244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db22:	bf00      	nop
 800db24:	3710      	adds	r7, #16
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}

0800db2a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800db2a:	b580      	push	{r7, lr}
 800db2c:	b088      	sub	sp, #32
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	e853 3f00 	ldrex	r3, [r3]
 800db3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db46:	61fb      	str	r3, [r7, #28]
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	461a      	mov	r2, r3
 800db4e:	69fb      	ldr	r3, [r7, #28]
 800db50:	61bb      	str	r3, [r7, #24]
 800db52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db54:	6979      	ldr	r1, [r7, #20]
 800db56:	69ba      	ldr	r2, [r7, #24]
 800db58:	e841 2300 	strex	r3, r2, [r1]
 800db5c:	613b      	str	r3, [r7, #16]
   return(result);
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d1e6      	bne.n	800db32 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2220      	movs	r2, #32
 800db68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2200      	movs	r2, #0
 800db70:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f7ff fb5c 	bl	800d230 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db78:	bf00      	nop
 800db7a:	3720      	adds	r7, #32
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800db80:	b480      	push	{r7}
 800db82:	b083      	sub	sp, #12
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800db88:	bf00      	nop
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800db94:	b480      	push	{r7}
 800db96:	b083      	sub	sp, #12
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800db9c:	bf00      	nop
 800db9e:	370c      	adds	r7, #12
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr

0800dba8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b083      	sub	sp, #12
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dbb0:	bf00      	nop
 800dbb2:	370c      	adds	r7, #12
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr

0800dbbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b085      	sub	sp, #20
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dbca:	2b01      	cmp	r3, #1
 800dbcc:	d101      	bne.n	800dbd2 <HAL_UARTEx_DisableFifoMode+0x16>
 800dbce:	2302      	movs	r3, #2
 800dbd0:	e027      	b.n	800dc22 <HAL_UARTEx_DisableFifoMode+0x66>
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	2224      	movs	r2, #36	@ 0x24
 800dbde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	681a      	ldr	r2, [r3, #0]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	f022 0201 	bic.w	r2, r2, #1
 800dbf8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dc00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	68fa      	ldr	r2, [r7, #12]
 800dc0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2220      	movs	r2, #32
 800dc14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc20:	2300      	movs	r3, #0
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3714      	adds	r7, #20
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr

0800dc2e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc2e:	b580      	push	{r7, lr}
 800dc30:	b084      	sub	sp, #16
 800dc32:	af00      	add	r7, sp, #0
 800dc34:	6078      	str	r0, [r7, #4]
 800dc36:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d101      	bne.n	800dc46 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dc42:	2302      	movs	r3, #2
 800dc44:	e02d      	b.n	800dca2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2201      	movs	r2, #1
 800dc4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2224      	movs	r2, #36	@ 0x24
 800dc52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	681a      	ldr	r2, [r3, #0]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	f022 0201 	bic.w	r2, r2, #1
 800dc6c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	689b      	ldr	r3, [r3, #8]
 800dc74:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	683a      	ldr	r2, [r7, #0]
 800dc7e:	430a      	orrs	r2, r1
 800dc80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 f850 	bl	800dd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	68fa      	ldr	r2, [r7, #12]
 800dc8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2220      	movs	r2, #32
 800dc94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dca0:	2300      	movs	r3, #0
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3710      	adds	r7, #16
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}

0800dcaa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dcaa:	b580      	push	{r7, lr}
 800dcac:	b084      	sub	sp, #16
 800dcae:	af00      	add	r7, sp, #0
 800dcb0:	6078      	str	r0, [r7, #4]
 800dcb2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dcba:	2b01      	cmp	r3, #1
 800dcbc:	d101      	bne.n	800dcc2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dcbe:	2302      	movs	r3, #2
 800dcc0:	e02d      	b.n	800dd1e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2224      	movs	r2, #36	@ 0x24
 800dcce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	681a      	ldr	r2, [r3, #0]
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f022 0201 	bic.w	r2, r2, #1
 800dce8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	689b      	ldr	r3, [r3, #8]
 800dcf0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	683a      	ldr	r2, [r7, #0]
 800dcfa:	430a      	orrs	r2, r1
 800dcfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f000 f812 	bl	800dd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	68fa      	ldr	r2, [r7, #12]
 800dd0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2220      	movs	r2, #32
 800dd10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2200      	movs	r2, #0
 800dd18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd1c:	2300      	movs	r3, #0
}
 800dd1e:	4618      	mov	r0, r3
 800dd20:	3710      	adds	r7, #16
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}
	...

0800dd28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dd28:	b480      	push	{r7}
 800dd2a:	b085      	sub	sp, #20
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d108      	bne.n	800dd4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2201      	movs	r2, #1
 800dd44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dd48:	e031      	b.n	800ddae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dd4a:	2308      	movs	r3, #8
 800dd4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dd4e:	2308      	movs	r3, #8
 800dd50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	689b      	ldr	r3, [r3, #8]
 800dd58:	0e5b      	lsrs	r3, r3, #25
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	f003 0307 	and.w	r3, r3, #7
 800dd60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	689b      	ldr	r3, [r3, #8]
 800dd68:	0f5b      	lsrs	r3, r3, #29
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	f003 0307 	and.w	r3, r3, #7
 800dd70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd72:	7bbb      	ldrb	r3, [r7, #14]
 800dd74:	7b3a      	ldrb	r2, [r7, #12]
 800dd76:	4911      	ldr	r1, [pc, #68]	@ (800ddbc <UARTEx_SetNbDataToProcess+0x94>)
 800dd78:	5c8a      	ldrb	r2, [r1, r2]
 800dd7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dd7e:	7b3a      	ldrb	r2, [r7, #12]
 800dd80:	490f      	ldr	r1, [pc, #60]	@ (800ddc0 <UARTEx_SetNbDataToProcess+0x98>)
 800dd82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd84:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dd90:	7bfb      	ldrb	r3, [r7, #15]
 800dd92:	7b7a      	ldrb	r2, [r7, #13]
 800dd94:	4909      	ldr	r1, [pc, #36]	@ (800ddbc <UARTEx_SetNbDataToProcess+0x94>)
 800dd96:	5c8a      	ldrb	r2, [r1, r2]
 800dd98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dd9c:	7b7a      	ldrb	r2, [r7, #13]
 800dd9e:	4908      	ldr	r1, [pc, #32]	@ (800ddc0 <UARTEx_SetNbDataToProcess+0x98>)
 800dda0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dda2:	fb93 f3f2 	sdiv	r3, r3, r2
 800dda6:	b29a      	uxth	r2, r3
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ddae:	bf00      	nop
 800ddb0:	3714      	adds	r7, #20
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb8:	4770      	bx	lr
 800ddba:	bf00      	nop
 800ddbc:	08010910 	.word	0x08010910
 800ddc0:	08010918 	.word	0x08010918

0800ddc4 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b085      	sub	sp, #20
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	4603      	mov	r3, r0
 800ddcc:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ddce:	4b0f      	ldr	r3, [pc, #60]	@ (800de0c <OTP_Read+0x48>)
 800ddd0:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ddd2:	e002      	b.n	800ddda <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	3b08      	subs	r3, #8
 800ddd8:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	3307      	adds	r3, #7
 800ddde:	781b      	ldrb	r3, [r3, #0]
 800dde0:	79fa      	ldrb	r2, [r7, #7]
 800dde2:	429a      	cmp	r2, r3
 800dde4:	d003      	beq.n	800ddee <OTP_Read+0x2a>
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	4a09      	ldr	r2, [pc, #36]	@ (800de10 <OTP_Read+0x4c>)
 800ddea:	4293      	cmp	r3, r2
 800ddec:	d1f2      	bne.n	800ddd4 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	3307      	adds	r3, #7
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	79fa      	ldrb	r2, [r7, #7]
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	d001      	beq.n	800ddfe <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
}
 800de00:	4618      	mov	r0, r3
 800de02:	3714      	adds	r7, #20
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr
 800de0c:	1fff73f8 	.word	0x1fff73f8
 800de10:	1fff7000 	.word	0x1fff7000

0800de14 <LST_is_empty>:
  listHead->next = listHead;
  listHead->prev = listHead;
}

uint8_t LST_is_empty (tListNode * listHead)
{
 800de14:	b480      	push	{r7}
 800de16:	b087      	sub	sp, #28
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de1c:	f3ef 8310 	mrs	r3, PRIMASK
 800de20:	60fb      	str	r3, [r7, #12]
  return(result);
 800de22:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800de24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800de26:	b672      	cpsid	i
}
 800de28:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	429a      	cmp	r2, r3
 800de32:	d102      	bne.n	800de3a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800de34:	2301      	movs	r3, #1
 800de36:	75fb      	strb	r3, [r7, #23]
 800de38:	e001      	b.n	800de3e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800de3a:	2300      	movs	r3, #0
 800de3c:	75fb      	strb	r3, [r7, #23]
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de42:	68bb      	ldr	r3, [r7, #8]
 800de44:	f383 8810 	msr	PRIMASK, r3
}
 800de48:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800de4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	371c      	adds	r7, #28
 800de50:	46bd      	mov	sp, r7
 800de52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de56:	4770      	bx	lr

0800de58 <LST_insert_tail>:
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800de58:	b480      	push	{r7}
 800de5a:	b087      	sub	sp, #28
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de62:	f3ef 8310 	mrs	r3, PRIMASK
 800de66:	60fb      	str	r3, [r7, #12]
  return(result);
 800de68:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800de6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de6c:	b672      	cpsid	i
}
 800de6e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	687a      	ldr	r2, [r7, #4]
 800de74:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	685a      	ldr	r2, [r3, #4]
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	683a      	ldr	r2, [r7, #0]
 800de82:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	685b      	ldr	r3, [r3, #4]
 800de88:	683a      	ldr	r2, [r7, #0]
 800de8a:	601a      	str	r2, [r3, #0]
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	f383 8810 	msr	PRIMASK, r3
}
 800de96:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800de98:	bf00      	nop
 800de9a:	371c      	adds	r7, #28
 800de9c:	46bd      	mov	sp, r7
 800de9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea2:	4770      	bx	lr

0800dea4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800dea4:	b480      	push	{r7}
 800dea6:	b087      	sub	sp, #28
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800deac:	f3ef 8310 	mrs	r3, PRIMASK
 800deb0:	60fb      	str	r3, [r7, #12]
  return(result);
 800deb2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800deb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800deb6:	b672      	cpsid	i
}
 800deb8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	687a      	ldr	r2, [r7, #4]
 800dec0:	6812      	ldr	r2, [r2, #0]
 800dec2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	6852      	ldr	r2, [r2, #4]
 800decc:	605a      	str	r2, [r3, #4]
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	f383 8810 	msr	PRIMASK, r3
}
 800ded8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800deda:	bf00      	nop
 800dedc:	371c      	adds	r7, #28
 800dede:	46bd      	mov	sp, r7
 800dee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee4:	4770      	bx	lr

0800dee6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800dee6:	b580      	push	{r7, lr}
 800dee8:	b086      	sub	sp, #24
 800deea:	af00      	add	r7, sp, #0
 800deec:	6078      	str	r0, [r7, #4]
 800deee:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800def0:	f3ef 8310 	mrs	r3, PRIMASK
 800def4:	60fb      	str	r3, [r7, #12]
  return(result);
 800def6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800def8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800defa:	b672      	cpsid	i
}
 800defc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681a      	ldr	r2, [r3, #0]
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	4618      	mov	r0, r3
 800df0c:	f7ff ffca 	bl	800dea4 <LST_remove_node>
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df14:	693b      	ldr	r3, [r7, #16]
 800df16:	f383 8810 	msr	PRIMASK, r3
}
 800df1a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800df1c:	bf00      	nop
 800df1e:	3718      	adds	r7, #24
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}

0800df24 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b082      	sub	sp, #8
 800df28:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800df2a:	e01c      	b.n	800df66 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800df2c:	1d3b      	adds	r3, r7, #4
 800df2e:	4619      	mov	r1, r3
 800df30:	4812      	ldr	r0, [pc, #72]	@ (800df7c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800df32:	f7ff ffd8 	bl	800dee6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	7a5b      	ldrb	r3, [r3, #9]
 800df3a:	2b0f      	cmp	r3, #15
 800df3c:	d003      	beq.n	800df46 <HW_IPCC_BLE_RxEvtNot+0x22>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	7a5b      	ldrb	r3, [r3, #9]
 800df42:	2b0e      	cmp	r3, #14
 800df44:	d105      	bne.n	800df52 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	4619      	mov	r1, r3
 800df4a:	2002      	movs	r0, #2
 800df4c:	f000 f8e0 	bl	800e110 <OutputDbgTrace>
 800df50:	e004      	b.n	800df5c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	4619      	mov	r1, r3
 800df56:	2003      	movs	r0, #3
 800df58:	f000 f8da 	bl	800e110 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800df5c:	4b08      	ldr	r3, [pc, #32]	@ (800df80 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	687a      	ldr	r2, [r7, #4]
 800df62:	4610      	mov	r0, r2
 800df64:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800df66:	4805      	ldr	r0, [pc, #20]	@ (800df7c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800df68:	f7ff ff54 	bl	800de14 <LST_is_empty>
 800df6c:	4603      	mov	r3, r0
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d0dc      	beq.n	800df2c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800df72:	bf00      	nop
}
 800df74:	3708      	adds	r7, #8
 800df76:	46bd      	mov	sp, r7
 800df78:	bd80      	pop	{r7, pc}
 800df7a:	bf00      	nop
 800df7c:	200300c8 	.word	0x200300c8
 800df80:	20000414 	.word	0x20000414

0800df84 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800df88:	4b02      	ldr	r3, [pc, #8]	@ (800df94 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	4798      	blx	r3

  return;
 800df8e:	bf00      	nop
}
 800df90:	bd80      	pop	{r7, pc}
 800df92:	bf00      	nop
 800df94:	20000418 	.word	0x20000418

0800df98 <HW_IPCC_SYS_CmdEvtNot>:

  return 0;
}

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800df9c:	4b07      	ldr	r3, [pc, #28]	@ (800dfbc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	4619      	mov	r1, r3
 800dfa4:	2005      	movs	r0, #5
 800dfa6:	f000 f8b3 	bl	800e110 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800dfaa:	4b05      	ldr	r3, [pc, #20]	@ (800dfc0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4a03      	ldr	r2, [pc, #12]	@ (800dfbc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800dfb0:	68d2      	ldr	r2, [r2, #12]
 800dfb2:	6812      	ldr	r2, [r2, #0]
 800dfb4:	4610      	mov	r0, r2
 800dfb6:	4798      	blx	r3

  return;
 800dfb8:	bf00      	nop
}
 800dfba:	bd80      	pop	{r7, pc}
 800dfbc:	20030000 	.word	0x20030000
 800dfc0:	2000041c 	.word	0x2000041c

0800dfc4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b082      	sub	sp, #8
 800dfc8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800dfca:	e00e      	b.n	800dfea <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800dfcc:	1d3b      	adds	r3, r7, #4
 800dfce:	4619      	mov	r1, r3
 800dfd0:	480b      	ldr	r0, [pc, #44]	@ (800e000 <HW_IPCC_SYS_EvtNot+0x3c>)
 800dfd2:	f7ff ff88 	bl	800dee6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	4619      	mov	r1, r3
 800dfda:	2006      	movs	r0, #6
 800dfdc:	f000 f898 	bl	800e110 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800dfe0:	4b08      	ldr	r3, [pc, #32]	@ (800e004 <HW_IPCC_SYS_EvtNot+0x40>)
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	4610      	mov	r0, r2
 800dfe8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800dfea:	4805      	ldr	r0, [pc, #20]	@ (800e000 <HW_IPCC_SYS_EvtNot+0x3c>)
 800dfec:	f7ff ff12 	bl	800de14 <LST_is_empty>
 800dff0:	4603      	mov	r3, r0
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d0ea      	beq.n	800dfcc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800dff6:	bf00      	nop
}
 800dff8:	3708      	adds	r7, #8
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}
 800dffe:	bf00      	nop
 800e000:	200300d0 	.word	0x200300d0
 800e004:	20000420 	.word	0x20000420

0800e008 <TL_ZIGBEE_SendM4RequestToM0>:
  return;
}

/* Zigbee M4 to M0 Request */
void TL_ZIGBEE_SendM4RequestToM0( void )
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800e00c:	4b04      	ldr	r3, [pc, #16]	@ (800e020 <TL_ZIGBEE_SendM4RequestToM0+0x18>)
 800e00e:	69db      	ldr	r3, [r3, #28]
 800e010:	685b      	ldr	r3, [r3, #4]
 800e012:	2208      	movs	r2, #8
 800e014:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4RequestToM0();
 800e016:	f000 fff5 	bl	800f004 <HW_IPCC_ZIGBEE_SendM4RequestToM0>

  return;
 800e01a:	bf00      	nop
}
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	20030000 	.word	0x20030000

0800e024 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>:

/* Used to receive an ACK from the M0 */
void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void)
{
 800e024:	b580      	push	{r7, lr}
 800e026:	af00      	add	r7, sp, #0
  TL_ZIGBEE_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer) );
 800e028:	4b03      	ldr	r3, [pc, #12]	@ (800e038 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0+0x14>)
 800e02a:	69db      	ldr	r3, [r3, #28]
 800e02c:	685b      	ldr	r3, [r3, #4]
 800e02e:	4618      	mov	r0, r3
 800e030:	f000 fe0e 	bl	800ec50 <TL_ZIGBEE_CmdEvtReceived>

  return;
 800e034:	bf00      	nop
}
 800e036:	bd80      	pop	{r7, pc}
 800e038:	20030000 	.word	0x20030000

0800e03c <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>:

/* Zigbee notification from M0 to M4 */
void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void )
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	af00      	add	r7, sp, #0
  TL_ZIGBEE_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer) );
 800e040:	4b03      	ldr	r3, [pc, #12]	@ (800e050 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4+0x14>)
 800e042:	69db      	ldr	r3, [r3, #28]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4618      	mov	r0, r3
 800e048:	f000 fe0c 	bl	800ec64 <TL_ZIGBEE_NotReceived>

  return;
 800e04c:	bf00      	nop
}
 800e04e:	bd80      	pop	{r7, pc}
 800e050:	20030000 	.word	0x20030000

0800e054 <HW_IPCC_ZIGBEE_RecvM0RequestToM4>:
  return;
}

/* Zigbee M0 to M4 Request */
void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void )
{
 800e054:	b580      	push	{r7, lr}
 800e056:	af00      	add	r7, sp, #0
  TL_ZIGBEE_M0RequestReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer) );
 800e058:	4b03      	ldr	r3, [pc, #12]	@ (800e068 <HW_IPCC_ZIGBEE_RecvM0RequestToM4+0x14>)
 800e05a:	69db      	ldr	r3, [r3, #28]
 800e05c:	689b      	ldr	r3, [r3, #8]
 800e05e:	4618      	mov	r0, r3
 800e060:	f000 fe36 	bl	800ecd0 <TL_ZIGBEE_M0RequestReceived>

  return;
 800e064:	bf00      	nop
}
 800e066:	bd80      	pop	{r7, pc}
 800e068:	20030000 	.word	0x20030000

0800e06c <TL_MM_EvtDone>:

  return;
}

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b082      	sub	sp, #8
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800e074:	6879      	ldr	r1, [r7, #4]
 800e076:	4807      	ldr	r0, [pc, #28]	@ (800e094 <TL_MM_EvtDone+0x28>)
 800e078:	f7ff feee 	bl	800de58 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800e07c:	6879      	ldr	r1, [r7, #4]
 800e07e:	2000      	movs	r0, #0
 800e080:	f000 f846 	bl	800e110 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800e084:	4804      	ldr	r0, [pc, #16]	@ (800e098 <TL_MM_EvtDone+0x2c>)
 800e086:	f000 ffef 	bl	800f068 <HW_IPCC_MM_SendFreeBuf>

  return;
 800e08a:	bf00      	nop
}
 800e08c:	3708      	adds	r7, #8
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}
 800e092:	bf00      	nop
 800e094:	2000040c 	.word	0x2000040c
 800e098:	0800e09d 	.word	0x0800e09d

0800e09c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b082      	sub	sp, #8
 800e0a0:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e0a2:	e00c      	b.n	800e0be <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800e0a4:	1d3b      	adds	r3, r7, #4
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	480a      	ldr	r0, [pc, #40]	@ (800e0d4 <SendFreeBuf+0x38>)
 800e0aa:	f7ff ff1c 	bl	800dee6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800e0ae:	4b0a      	ldr	r3, [pc, #40]	@ (800e0d8 <SendFreeBuf+0x3c>)
 800e0b0:	691b      	ldr	r3, [r3, #16]
 800e0b2:	691b      	ldr	r3, [r3, #16]
 800e0b4:	687a      	ldr	r2, [r7, #4]
 800e0b6:	4611      	mov	r1, r2
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	f7ff fecd 	bl	800de58 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e0be:	4805      	ldr	r0, [pc, #20]	@ (800e0d4 <SendFreeBuf+0x38>)
 800e0c0:	f7ff fea8 	bl	800de14 <LST_is_empty>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d0ec      	beq.n	800e0a4 <SendFreeBuf+0x8>
  }

  return;
 800e0ca:	bf00      	nop
}
 800e0cc:	3708      	adds	r7, #8
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	2000040c 	.word	0x2000040c
 800e0d8:	20030000 	.word	0x20030000

0800e0dc <HW_IPCC_TRACES_EvtNot>:

  return;
}

void HW_IPCC_TRACES_EvtNot(void)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b082      	sub	sp, #8
 800e0e0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e0e2:	e008      	b.n	800e0f6 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800e0e4:	1d3b      	adds	r3, r7, #4
 800e0e6:	4619      	mov	r1, r3
 800e0e8:	4808      	ldr	r0, [pc, #32]	@ (800e10c <HW_IPCC_TRACES_EvtNot+0x30>)
 800e0ea:	f7ff fefc 	bl	800dee6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7f7 fbac 	bl	800584e <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e0f6:	4805      	ldr	r0, [pc, #20]	@ (800e10c <HW_IPCC_TRACES_EvtNot+0x30>)
 800e0f8:	f7ff fe8c 	bl	800de14 <LST_is_empty>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d0f0      	beq.n	800e0e4 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800e102:	bf00      	nop
}
 800e104:	3708      	adds	r7, #8
 800e106:	46bd      	mov	sp, r7
 800e108:	bd80      	pop	{r7, pc}
 800e10a:	bf00      	nop
 800e10c:	200300c0 	.word	0x200300c0

0800e110 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800e110:	b480      	push	{r7}
 800e112:	b085      	sub	sp, #20
 800e114:	af00      	add	r7, sp, #0
 800e116:	4603      	mov	r3, r0
 800e118:	6039      	str	r1, [r7, #0]
 800e11a:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800e11c:	79fb      	ldrb	r3, [r7, #7]
 800e11e:	2b06      	cmp	r3, #6
 800e120:	d845      	bhi.n	800e1ae <OutputDbgTrace+0x9e>
 800e122:	a201      	add	r2, pc, #4	@ (adr r2, 800e128 <OutputDbgTrace+0x18>)
 800e124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e128:	0800e145 	.word	0x0800e145
 800e12c:	0800e169 	.word	0x0800e169
 800e130:	0800e16f 	.word	0x0800e16f
 800e134:	0800e183 	.word	0x0800e183
 800e138:	0800e18f 	.word	0x0800e18f
 800e13c:	0800e195 	.word	0x0800e195
 800e140:	0800e1a3 	.word	0x0800e1a3
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	7a5b      	ldrb	r3, [r3, #9]
 800e14c:	2bff      	cmp	r3, #255	@ 0xff
 800e14e:	d005      	beq.n	800e15c <OutputDbgTrace+0x4c>
 800e150:	2bff      	cmp	r3, #255	@ 0xff
 800e152:	dc05      	bgt.n	800e160 <OutputDbgTrace+0x50>
 800e154:	2b0e      	cmp	r3, #14
 800e156:	d005      	beq.n	800e164 <OutputDbgTrace+0x54>
 800e158:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800e15a:	e001      	b.n	800e160 <OutputDbgTrace+0x50>
          break;
 800e15c:	bf00      	nop
 800e15e:	e027      	b.n	800e1b0 <OutputDbgTrace+0xa0>
          break;
 800e160:	bf00      	nop
 800e162:	e025      	b.n	800e1b0 <OutputDbgTrace+0xa0>
          break;
 800e164:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800e166:	e023      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e16c:	e020      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	7a5b      	ldrb	r3, [r3, #9]
 800e176:	2b0e      	cmp	r3, #14
 800e178:	d001      	beq.n	800e17e <OutputDbgTrace+0x6e>
 800e17a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800e17c:	e000      	b.n	800e180 <OutputDbgTrace+0x70>
          break;
 800e17e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e180:	e016      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	7a5b      	ldrb	r3, [r3, #9]
 800e18a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e18c:	e010      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e192:	e00d      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	7a5b      	ldrb	r3, [r3, #9]
 800e19c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800e19e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e1a0:	e006      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	7a5b      	ldrb	r3, [r3, #9]
 800e1aa:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e1ac:	e000      	b.n	800e1b0 <OutputDbgTrace+0xa0>

    default:
      break;
 800e1ae:	bf00      	nop
  }

  return;
 800e1b0:	bf00      	nop
}
 800e1b2:	3714      	adds	r7, #20
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ba:	4770      	bx	lr

0800e1bc <Post_ZigbeeCmdProcessing>:
/* Private function prototypes -----------------------------------------------*/


/* Private functions ----------------------------------------------------------*/
__weak void Pre_ZigbeeCmdProcessing(void){return;}
__weak void Post_ZigbeeCmdProcessing(void){return;}
 800e1bc:	b480      	push	{r7}
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	bf00      	nop
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c8:	4770      	bx	lr

0800e1ca <zb_ipc_m4_memcpy2>:
/* ST: Don't use built-in memcpy. "Unfortunately when full size optimization is enabled on
 * M4 side, IAR maps memcpy to aeaby_memcpy4 instead of aeabi_memcpy which allows
 * unaligned memcpy." */
static void
zb_ipc_m4_memcpy2(void *dst, void *src, unsigned int len)
{
 800e1ca:	b480      	push	{r7}
 800e1cc:	b087      	sub	sp, #28
 800e1ce:	af00      	add	r7, sp, #0
 800e1d0:	60f8      	str	r0, [r7, #12]
 800e1d2:	60b9      	str	r1, [r7, #8]
 800e1d4:	607a      	str	r2, [r7, #4]
    unsigned int i;

    for (i = 0; i < len; i++) {
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	617b      	str	r3, [r7, #20]
 800e1da:	e00a      	b.n	800e1f2 <zb_ipc_m4_memcpy2+0x28>
        ((uint8_t *)dst)[i] = ((uint8_t *)src)[i];
 800e1dc:	68ba      	ldr	r2, [r7, #8]
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	441a      	add	r2, r3
 800e1e2:	68f9      	ldr	r1, [r7, #12]
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	440b      	add	r3, r1
 800e1e8:	7812      	ldrb	r2, [r2, #0]
 800e1ea:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	3301      	adds	r3, #1
 800e1f0:	617b      	str	r3, [r7, #20]
 800e1f2:	697a      	ldr	r2, [r7, #20]
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d3f0      	bcc.n	800e1dc <zb_ipc_m4_memcpy2+0x12>
    }
}
 800e1fa:	bf00      	nop
 800e1fc:	bf00      	nop
 800e1fe:	371c      	adds	r7, #28
 800e200:	46bd      	mov	sp, r7
 800e202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e206:	4770      	bx	lr

0800e208 <zb_ipc_m4_cb_info_alloc>:
    ZbSetLogging(zb_ipc_globals.zb, mask, func);
}

static struct zb_ipc_m4_cb_info_t *
zb_ipc_m4_cb_info_alloc(void *callback, void *arg)
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b084      	sub	sp, #16
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
 800e210:	6039      	str	r1, [r7, #0]
    struct zb_ipc_m4_cb_info_t *info;

    info = malloc(sizeof(struct zb_ipc_m4_cb_info_t));
 800e212:	200c      	movs	r0, #12
 800e214:	f001 f960 	bl	800f4d8 <malloc>
 800e218:	4603      	mov	r3, r0
 800e21a:	60fb      	str	r3, [r7, #12]
    if (info != NULL) {
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d00a      	beq.n	800e238 <zb_ipc_m4_cb_info_alloc+0x30>
        memset(info, 0, sizeof(struct zb_ipc_m4_cb_info_t));
 800e222:	220c      	movs	r2, #12
 800e224:	2100      	movs	r1, #0
 800e226:	68f8      	ldr	r0, [r7, #12]
 800e228:	f001 fce4 	bl	800fbf4 <memset>
        info->callback = callback;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	687a      	ldr	r2, [r7, #4]
 800e230:	601a      	str	r2, [r3, #0]
        info->arg = arg;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	683a      	ldr	r2, [r7, #0]
 800e236:	605a      	str	r2, [r3, #4]
    }
    return info;
 800e238:	68fb      	ldr	r3, [r7, #12]
}
 800e23a:	4618      	mov	r0, r3
 800e23c:	3710      	adds	r7, #16
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}

0800e242 <zb_ipc_m4_cb_info_free>:

static void
zb_ipc_m4_cb_info_free(struct zb_ipc_m4_cb_info_t *info)
{
 800e242:	b580      	push	{r7, lr}
 800e244:	b082      	sub	sp, #8
 800e246:	af00      	add	r7, sp, #0
 800e248:	6078      	str	r0, [r7, #4]
    free(info);
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f001 f94c 	bl	800f4e8 <free>
}
 800e250:	bf00      	nop
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <zb_ipc_m4_get_retval>:

static uint32_t
zb_ipc_m4_get_retval(void)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint32_t retval;

    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 800e25e:	f000 fcc7 	bl	800ebf0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 800e262:	6078      	str	r0, [r7, #4]
    assert(ipcc_req->Size == 1);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	2b01      	cmp	r3, #1
 800e26a:	d006      	beq.n	800e27a <zb_ipc_m4_get_retval+0x22>
 800e26c:	4b09      	ldr	r3, [pc, #36]	@ (800e294 <zb_ipc_m4_get_retval+0x3c>)
 800e26e:	4a0a      	ldr	r2, [pc, #40]	@ (800e298 <zb_ipc_m4_get_retval+0x40>)
 800e270:	f240 1151 	movw	r1, #337	@ 0x151
 800e274:	4809      	ldr	r0, [pc, #36]	@ (800e29c <zb_ipc_m4_get_retval+0x44>)
 800e276:	f001 f911 	bl	800f49c <__assert_func>
    zb_ipc_m4_memcpy2(&retval, (void *)&ipcc_req->Data[0], 4);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f103 0108 	add.w	r1, r3, #8
 800e280:	463b      	mov	r3, r7
 800e282:	2204      	movs	r2, #4
 800e284:	4618      	mov	r0, r3
 800e286:	f7ff ffa0 	bl	800e1ca <zb_ipc_m4_memcpy2>
    return retval;
 800e28a:	683b      	ldr	r3, [r7, #0]
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3708      	adds	r7, #8
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}
 800e294:	08010700 	.word	0x08010700
 800e298:	08010b30 	.word	0x08010b30
 800e29c:	08010714 	.word	0x08010714

0800e2a0 <ZbExtendedAddress>:
    }
}

uint64_t
ZbExtendedAddress(struct ZigBeeT *zb)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b086      	sub	sp, #24
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint64_t ext_addr = 0U;
 800e2a8:	f04f 0200 	mov.w	r2, #0
 800e2ac:	f04f 0300 	mov.w	r3, #0
 800e2b0:	e9c7 2302 	strd	r2, r3, [r7, #8]

    Pre_ZigbeeCmdProcessing();
 800e2b4:	f000 fce6 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e2b8:	f000 fc8e 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e2bc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_EXTADDR_GET;
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	f042 020e 	orr.w	r2, r2, #14
 800e2c6:	701a      	strb	r2, [r3, #0]
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	705a      	strb	r2, [r3, #1]
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	709a      	strb	r2, [r3, #2]
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	711a      	strb	r2, [r3, #4]
 800e2da:	2200      	movs	r2, #0
 800e2dc:	715a      	strb	r2, [r3, #5]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	719a      	strb	r2, [r3, #6]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 800e2e6:	f000 fc8f 	bl	800ec08 <ZIGBEE_CmdTransfer>
    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 800e2ea:	f000 fc81 	bl	800ebf0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 800e2ee:	6178      	str	r0, [r7, #20]
    assert(ipcc_req->Size == 2);
 800e2f0:	697b      	ldr	r3, [r7, #20]
 800e2f2:	685b      	ldr	r3, [r3, #4]
 800e2f4:	2b02      	cmp	r3, #2
 800e2f6:	d006      	beq.n	800e306 <ZbExtendedAddress+0x66>
 800e2f8:	4b0c      	ldr	r3, [pc, #48]	@ (800e32c <ZbExtendedAddress+0x8c>)
 800e2fa:	4a0d      	ldr	r2, [pc, #52]	@ (800e330 <ZbExtendedAddress+0x90>)
 800e2fc:	f240 11cd 	movw	r1, #461	@ 0x1cd
 800e300:	480c      	ldr	r0, [pc, #48]	@ (800e334 <ZbExtendedAddress+0x94>)
 800e302:	f001 f8cb 	bl	800f49c <__assert_func>
    zb_ipc_m4_memcpy2(&ext_addr, &ipcc_req->Data, 8);
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	f103 0108 	add.w	r1, r3, #8
 800e30c:	f107 0308 	add.w	r3, r7, #8
 800e310:	2208      	movs	r2, #8
 800e312:	4618      	mov	r0, r3
 800e314:	f7ff ff59 	bl	800e1ca <zb_ipc_m4_memcpy2>
    Post_ZigbeeCmdProcessing();
 800e318:	f7ff ff50 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    return ext_addr;
 800e31c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800e320:	4610      	mov	r0, r2
 800e322:	4619      	mov	r1, r3
 800e324:	3718      	adds	r7, #24
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}
 800e32a:	bf00      	nop
 800e32c:	0801078c 	.word	0x0801078c
 800e330:	08010b48 	.word	0x08010b48
 800e334:	08010714 	.word	0x08010714

0800e338 <ZbBdbGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbBdbGetIndex(struct ZigBeeT *zb, enum ZbBdbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b08c      	sub	sp, #48	@ 0x30
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	60f8      	str	r0, [r7, #12]
 800e340:	607a      	str	r2, [r7, #4]
 800e342:	603b      	str	r3, [r7, #0]
 800e344:	460b      	mov	r3, r1
 800e346:	817b      	strh	r3, [r7, #10]
    struct ZbBdbGetReqT bdbGetReq;
    struct ZbBdbGetConfT bdbGetConf;
    enum ZbStatusCodeT status;

    /* Do the BDB-GET.request */
    bdbGetReq.attrId = attrId;
 800e348:	897b      	ldrh	r3, [r7, #10]
 800e34a:	833b      	strh	r3, [r7, #24]
    bdbGetReq.attr = attrPtr;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	61fb      	str	r3, [r7, #28]
    bdbGetReq.attrLength = attrSz;
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	623b      	str	r3, [r7, #32]
    bdbGetReq.attrIndex = attrIndex;
 800e354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e356:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 800e358:	f000 fc94 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e35c:	f000 fc3c 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e360:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_BDB_GET_REQ;
 800e362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e364:	2200      	movs	r2, #0
 800e366:	701a      	strb	r2, [r3, #0]
 800e368:	2200      	movs	r2, #0
 800e36a:	f042 0202 	orr.w	r2, r2, #2
 800e36e:	705a      	strb	r2, [r3, #1]
 800e370:	2200      	movs	r2, #0
 800e372:	709a      	strb	r2, [r3, #2]
 800e374:	2200      	movs	r2, #0
 800e376:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e37a:	2200      	movs	r2, #0
 800e37c:	f042 0202 	orr.w	r2, r2, #2
 800e380:	711a      	strb	r2, [r3, #4]
 800e382:	2200      	movs	r2, #0
 800e384:	715a      	strb	r2, [r3, #5]
 800e386:	2200      	movs	r2, #0
 800e388:	719a      	strb	r2, [r3, #6]
 800e38a:	2200      	movs	r2, #0
 800e38c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&bdbGetReq;
 800e38e:	f107 0218 	add.w	r2, r7, #24
 800e392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e394:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&bdbGetConf;
 800e396:	f107 0214 	add.w	r2, r7, #20
 800e39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e39c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e39e:	f000 fc33 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800e3a2:	f7ff ff0b 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    status = (enum ZbStatusCodeT)bdbGetConf.status;
 800e3a6:	7d3b      	ldrb	r3, [r7, #20]
 800e3a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 800e3ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	3730      	adds	r7, #48	@ 0x30
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	bd80      	pop	{r7, pc}

0800e3b8 <ZbApsdeDataReqCallback>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbApsdeDataReqCallback(struct ZigBeeT *zb, struct ZbApsdeDataReqT *req,
    void (*callback)(struct ZbApsdeDataConfT *conf, void *arg), void *arg)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b088      	sub	sp, #32
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	60f8      	str	r0, [r7, #12]
 800e3c0:	60b9      	str	r1, [r7, #8]
 800e3c2:	607a      	str	r2, [r7, #4]
 800e3c4:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZbStatusCodeT status;
    struct zb_ipc_m4_cb_info_t *info;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 800e3c6:	6839      	ldr	r1, [r7, #0]
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f7ff ff1d 	bl	800e208 <zb_ipc_m4_cb_info_alloc>
 800e3ce:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d101      	bne.n	800e3da <ZbApsdeDataReqCallback+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 800e3d6:	2370      	movs	r3, #112	@ 0x70
 800e3d8:	e031      	b.n	800e43e <ZbApsdeDataReqCallback+0x86>
    }
    Pre_ZigbeeCmdProcessing();
 800e3da:	f000 fc53 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e3de:	f000 fbfb 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e3e2:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_APSDE_DATA_REQ;
 800e3e4:	69bb      	ldr	r3, [r7, #24]
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	f042 0204 	orr.w	r2, r2, #4
 800e3ec:	701a      	strb	r2, [r3, #0]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	f042 0202 	orr.w	r2, r2, #2
 800e3f4:	705a      	strb	r2, [r3, #1]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	709a      	strb	r2, [r3, #2]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e3fe:	69bb      	ldr	r3, [r7, #24]
 800e400:	2200      	movs	r2, #0
 800e402:	f042 0202 	orr.w	r2, r2, #2
 800e406:	711a      	strb	r2, [r3, #4]
 800e408:	2200      	movs	r2, #0
 800e40a:	715a      	strb	r2, [r3, #5]
 800e40c:	2200      	movs	r2, #0
 800e40e:	719a      	strb	r2, [r3, #6]
 800e410:	2200      	movs	r2, #0
 800e412:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 800e414:	68ba      	ldr	r2, [r7, #8]
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 800e41a:	69fa      	ldr	r2, [r7, #28]
 800e41c:	69bb      	ldr	r3, [r7, #24]
 800e41e:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e420:	f000 fbf2 	bl	800ec08 <ZIGBEE_CmdTransfer>
    /* Get the status code */
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 800e424:	f7ff ff18 	bl	800e258 <zb_ipc_m4_get_retval>
 800e428:	4603      	mov	r3, r0
 800e42a:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 800e42c:	f7ff fec6 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 800e430:	7dfb      	ldrb	r3, [r7, #23]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d002      	beq.n	800e43c <ZbApsdeDataReqCallback+0x84>
        zb_ipc_m4_cb_info_free(info);
 800e436:	69f8      	ldr	r0, [r7, #28]
 800e438:	f7ff ff03 	bl	800e242 <zb_ipc_m4_cb_info_free>
    }
    return status;
 800e43c:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_APSDE_DATA_REQ_CB handler */
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3720      	adds	r7, #32
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}

0800e446 <ZbApsEndpointProfile>:
    return rc;
}

uint16_t
ZbApsEndpointProfile(struct ZigBeeT *zb, uint8_t endpoint)
{
 800e446:	b580      	push	{r7, lr}
 800e448:	b084      	sub	sp, #16
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	6078      	str	r0, [r7, #4]
 800e44e:	460b      	mov	r3, r1
 800e450:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint16_t val_ret;

    Pre_ZigbeeCmdProcessing();
 800e452:	f000 fc17 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e456:	f000 fbbf 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e45a:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_APS_EP_GET_PROFILE;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2200      	movs	r2, #0
 800e460:	f042 020d 	orr.w	r2, r2, #13
 800e464:	701a      	strb	r2, [r3, #0]
 800e466:	2200      	movs	r2, #0
 800e468:	f042 0202 	orr.w	r2, r2, #2
 800e46c:	705a      	strb	r2, [r3, #1]
 800e46e:	2200      	movs	r2, #0
 800e470:	709a      	strb	r2, [r3, #2]
 800e472:	2200      	movs	r2, #0
 800e474:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	2200      	movs	r2, #0
 800e47a:	f042 0201 	orr.w	r2, r2, #1
 800e47e:	711a      	strb	r2, [r3, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	715a      	strb	r2, [r3, #5]
 800e484:	2200      	movs	r2, #0
 800e486:	719a      	strb	r2, [r3, #6]
 800e488:	2200      	movs	r2, #0
 800e48a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)endpoint;
 800e48c:	78fa      	ldrb	r2, [r7, #3]
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800e492:	f000 fbb9 	bl	800ec08 <ZIGBEE_CmdTransfer>
    val_ret = (uint16_t)zb_ipc_m4_get_retval();
 800e496:	f7ff fedf 	bl	800e258 <zb_ipc_m4_get_retval>
 800e49a:	4603      	mov	r3, r0
 800e49c:	817b      	strh	r3, [r7, #10]
    Post_ZigbeeCmdProcessing();
 800e49e:	f7ff fe8d 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    return val_ret;
 800e4a2:	897b      	ldrh	r3, [r7, #10]
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	3710      	adds	r7, #16
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <ZbApsAddrIsBcast>:

bool
ZbApsAddrIsBcast(const struct ZbApsAddrT *addr)
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b083      	sub	sp, #12
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
    /* Check the destination of the original request */
    if (addr->mode == ZB_APSDE_ADDRMODE_GROUP) {
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d101      	bne.n	800e4c0 <ZbApsAddrIsBcast+0x14>
        return true;
 800e4bc:	2301      	movs	r3, #1
 800e4be:	e012      	b.n	800e4e6 <ZbApsAddrIsBcast+0x3a>
    }
    if ((addr->mode == ZB_APSDE_ADDRMODE_SHORT) && (ZbNwkAddrIsBcast(addr->nwkAddr))) {
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	781b      	ldrb	r3, [r3, #0]
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d10d      	bne.n	800e4e4 <ZbApsAddrIsBcast+0x38>
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	88db      	ldrh	r3, [r3, #6]
 800e4cc:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800e4d0:	4293      	cmp	r3, r2
 800e4d2:	d907      	bls.n	800e4e4 <ZbApsAddrIsBcast+0x38>
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	88db      	ldrh	r3, [r3, #6]
 800e4d8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e4dc:	4293      	cmp	r3, r2
 800e4de:	d001      	beq.n	800e4e4 <ZbApsAddrIsBcast+0x38>
        return true;
 800e4e0:	2301      	movs	r3, #1
 800e4e2:	e000      	b.n	800e4e6 <ZbApsAddrIsBcast+0x3a>
    }
    return false;
 800e4e4:	2300      	movs	r3, #0
}
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	370c      	adds	r7, #12
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f0:	4770      	bx	lr

0800e4f2 <ZbApsGetIndex>:
};

enum ZbStatusCodeT
ZbApsGetIndex(struct ZigBeeT *zb, enum ZbApsmeIbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800e4f2:	b580      	push	{r7, lr}
 800e4f4:	b08a      	sub	sp, #40	@ 0x28
 800e4f6:	af00      	add	r7, sp, #0
 800e4f8:	60f8      	str	r0, [r7, #12]
 800e4fa:	607a      	str	r2, [r7, #4]
 800e4fc:	603b      	str	r3, [r7, #0]
 800e4fe:	460b      	mov	r3, r1
 800e500:	817b      	strh	r3, [r7, #10]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbApsmeGetReqT apsmeGetReq;
    struct ZbApsmeGetConfT apsmeGetConf;

    /* Do the APSME-GET.request */
    apsmeGetReq.attrId = attrId;
 800e502:	897b      	ldrh	r3, [r7, #10]
 800e504:	82bb      	strh	r3, [r7, #20]
    apsmeGetReq.attr = attrPtr;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	61bb      	str	r3, [r7, #24]
    apsmeGetReq.attrLength = attrSz;
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	61fb      	str	r3, [r7, #28]
    apsmeGetReq.attrIndex = attrIndex;
 800e50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e510:	623b      	str	r3, [r7, #32]

    Pre_ZigbeeCmdProcessing();
 800e512:	f000 fbb7 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e516:	f000 fb5f 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e51a:	6278      	str	r0, [r7, #36]	@ 0x24
    ipcc_req->ID = MSG_M4TOM0_APS_GET_REQ;
 800e51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e51e:	2200      	movs	r2, #0
 800e520:	f042 0210 	orr.w	r2, r2, #16
 800e524:	701a      	strb	r2, [r3, #0]
 800e526:	2200      	movs	r2, #0
 800e528:	f042 0202 	orr.w	r2, r2, #2
 800e52c:	705a      	strb	r2, [r3, #1]
 800e52e:	2200      	movs	r2, #0
 800e530:	709a      	strb	r2, [r3, #2]
 800e532:	2200      	movs	r2, #0
 800e534:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e538:	2200      	movs	r2, #0
 800e53a:	f042 0202 	orr.w	r2, r2, #2
 800e53e:	711a      	strb	r2, [r3, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	715a      	strb	r2, [r3, #5]
 800e544:	2200      	movs	r2, #0
 800e546:	719a      	strb	r2, [r3, #6]
 800e548:	2200      	movs	r2, #0
 800e54a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&apsmeGetReq;
 800e54c:	f107 0214 	add.w	r2, r7, #20
 800e550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e552:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&apsmeGetConf;
 800e554:	f107 0210 	add.w	r2, r7, #16
 800e558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e55a:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e55c:	f000 fb54 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800e560:	f7ff fe2c 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    return apsmeGetConf.status;
 800e564:	7c3b      	ldrb	r3, [r7, #16]
}
 800e566:	4618      	mov	r0, r3
 800e568:	3728      	adds	r7, #40	@ 0x28
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}

0800e56e <ZbApsmeBindReq>:
    }
    ZbExitCritical(zb);
    return len;
}

IPC_REQ_CONF_FUNC(ZbApsmeBindReq, MSG_M4TOM0_APSME_BIND, struct ZbApsmeBindReqT, struct ZbApsmeBindConfT)
 800e56e:	b580      	push	{r7, lr}
 800e570:	b086      	sub	sp, #24
 800e572:	af00      	add	r7, sp, #0
 800e574:	60f8      	str	r0, [r7, #12]
 800e576:	60b9      	str	r1, [r7, #8]
 800e578:	607a      	str	r2, [r7, #4]
 800e57a:	f000 fb83 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
 800e57e:	f000 fb2b 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e582:	6178      	str	r0, [r7, #20]
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	2200      	movs	r2, #0
 800e588:	f042 0215 	orr.w	r2, r2, #21
 800e58c:	701a      	strb	r2, [r3, #0]
 800e58e:	2200      	movs	r2, #0
 800e590:	f042 0202 	orr.w	r2, r2, #2
 800e594:	705a      	strb	r2, [r3, #1]
 800e596:	2200      	movs	r2, #0
 800e598:	709a      	strb	r2, [r3, #2]
 800e59a:	2200      	movs	r2, #0
 800e59c:	70da      	strb	r2, [r3, #3]
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	f042 0202 	orr.w	r2, r2, #2
 800e5a6:	711a      	strb	r2, [r3, #4]
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	715a      	strb	r2, [r3, #5]
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	719a      	strb	r2, [r3, #6]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	71da      	strb	r2, [r3, #7]
 800e5b4:	68ba      	ldr	r2, [r7, #8]
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	609a      	str	r2, [r3, #8]
 800e5ba:	687a      	ldr	r2, [r7, #4]
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	60da      	str	r2, [r3, #12]
 800e5c0:	f000 fb22 	bl	800ec08 <ZIGBEE_CmdTransfer>
 800e5c4:	f7ff fdfa 	bl	800e1bc <Post_ZigbeeCmdProcessing>
 800e5c8:	3718      	adds	r7, #24
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}

0800e5ce <ZbApsBindSrcExists>:
    Post_ZigbeeCmdProcessing();
}

bool
ZbApsBindSrcExists(struct ZigBeeT *zb, uint8_t endpoint, uint16_t clusterId)
{
 800e5ce:	b580      	push	{r7, lr}
 800e5d0:	b092      	sub	sp, #72	@ 0x48
 800e5d2:	af02      	add	r7, sp, #8
 800e5d4:	6078      	str	r0, [r7, #4]
 800e5d6:	460b      	mov	r3, r1
 800e5d8:	70fb      	strb	r3, [r7, #3]
 800e5da:	4613      	mov	r3, r2
 800e5dc:	803b      	strh	r3, [r7, #0]
    struct ZbApsmeBindT entry;
    enum ZbStatusCodeT status;
    unsigned int i;
    uint64_t local_ext = ZbExtendedAddress(zb);
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	f7ff fe5e 	bl	800e2a0 <ZbExtendedAddress>
 800e5e4:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30

    ZbEnterCritical(zb);
    for (i = 0;; i++) {
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 800e5ec:	f107 0208 	add.w	r2, r7, #8
 800e5f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5f2:	9300      	str	r3, [sp, #0]
 800e5f4:	2320      	movs	r3, #32
 800e5f6:	21c1      	movs	r1, #193	@ 0xc1
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f7ff ff7a 	bl	800e4f2 <ZbApsGetIndex>
 800e5fe:	4603      	mov	r3, r0
 800e600:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (status != ZB_APS_STATUS_SUCCESS) {
 800e604:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d120      	bne.n	800e64e <ZbApsBindSrcExists+0x80>
            break;
        }
        if (entry.srcExtAddr == 0ULL) {
 800e60c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e610:	4313      	orrs	r3, r2
 800e612:	d011      	beq.n	800e638 <ZbApsBindSrcExists+0x6a>
            continue;
        }
        if (entry.srcExtAddr != local_ext) {
 800e614:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e618:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800e61c:	4299      	cmp	r1, r3
 800e61e:	bf08      	it	eq
 800e620:	4290      	cmpeq	r0, r2
 800e622:	d10b      	bne.n	800e63c <ZbApsBindSrcExists+0x6e>
            continue;
        }
        if (entry.srcEndpt != endpoint) {
 800e624:	7c3b      	ldrb	r3, [r7, #16]
 800e626:	78fa      	ldrb	r2, [r7, #3]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d109      	bne.n	800e640 <ZbApsBindSrcExists+0x72>
            continue;
        }
        if (entry.clusterId != clusterId) {
 800e62c:	8a7b      	ldrh	r3, [r7, #18]
 800e62e:	883a      	ldrh	r2, [r7, #0]
 800e630:	429a      	cmp	r2, r3
 800e632:	d107      	bne.n	800e644 <ZbApsBindSrcExists+0x76>
            continue;
        }
        ZbExitCritical(zb);
        return true;
 800e634:	2301      	movs	r3, #1
 800e636:	e00c      	b.n	800e652 <ZbApsBindSrcExists+0x84>
            continue;
 800e638:	bf00      	nop
 800e63a:	e004      	b.n	800e646 <ZbApsBindSrcExists+0x78>
            continue;
 800e63c:	bf00      	nop
 800e63e:	e002      	b.n	800e646 <ZbApsBindSrcExists+0x78>
            continue;
 800e640:	bf00      	nop
 800e642:	e000      	b.n	800e646 <ZbApsBindSrcExists+0x78>
            continue;
 800e644:	bf00      	nop
    for (i = 0;; i++) {
 800e646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e648:	3301      	adds	r3, #1
 800e64a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 800e64c:	e7ce      	b.n	800e5ec <ZbApsBindSrcExists+0x1e>
            break;
 800e64e:	bf00      	nop
    }
    ZbExitCritical(zb);
    return false;
 800e650:	2300      	movs	r3, #0
}
 800e652:	4618      	mov	r0, r3
 800e654:	3740      	adds	r7, #64	@ 0x40
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
	...

0800e65c <ZbTimerAlloc>:
    void *m0_timer; /* Handle */
};

struct ZbTimerT *
ZbTimerAlloc(struct ZigBeeT *zb, void (*callback)(struct ZigBeeT *zb, void *cn_arg), void *arg)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b086      	sub	sp, #24
 800e660:	af00      	add	r7, sp, #0
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	60b9      	str	r1, [r7, #8]
 800e666:	607a      	str	r2, [r7, #4]
    struct ZbTimerT *timer;

    timer = ZbHeapAlloc(NULL, sizeof(struct ZbTimerT));
 800e668:	2300      	movs	r3, #0
 800e66a:	4a24      	ldr	r2, [pc, #144]	@ (800e6fc <ZbTimerAlloc+0xa0>)
 800e66c:	210c      	movs	r1, #12
 800e66e:	2000      	movs	r0, #0
 800e670:	f000 fa6d 	bl	800eb4e <zb_heap_alloc>
 800e674:	6178      	str	r0, [r7, #20]
    if (timer != NULL) {
 800e676:	697b      	ldr	r3, [r7, #20]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d039      	beq.n	800e6f0 <ZbTimerAlloc+0x94>
        Zigbee_Cmd_Request_t *ipcc_req;

        /* Configure the callback struct */
        timer->callback = callback;
 800e67c:	697b      	ldr	r3, [r7, #20]
 800e67e:	68ba      	ldr	r2, [r7, #8]
 800e680:	601a      	str	r2, [r3, #0]
        timer->arg = arg;
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	687a      	ldr	r2, [r7, #4]
 800e686:	605a      	str	r2, [r3, #4]

        /* Pass this to the M0 (stack) */
        Pre_ZigbeeCmdProcessing();
 800e688:	f000 fafc 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
        ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e68c:	f000 faa4 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e690:	6138      	str	r0, [r7, #16]
        ipcc_req->ID = MSG_M4TOM0_TIMER_ALLOC;
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	2200      	movs	r2, #0
 800e696:	f042 0214 	orr.w	r2, r2, #20
 800e69a:	701a      	strb	r2, [r3, #0]
 800e69c:	2200      	movs	r2, #0
 800e69e:	705a      	strb	r2, [r3, #1]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	709a      	strb	r2, [r3, #2]
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	70da      	strb	r2, [r3, #3]
        ipcc_req->Size = 1;
 800e6a8:	693b      	ldr	r3, [r7, #16]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f042 0201 	orr.w	r2, r2, #1
 800e6b0:	711a      	strb	r2, [r3, #4]
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	715a      	strb	r2, [r3, #5]
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	719a      	strb	r2, [r3, #6]
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	71da      	strb	r2, [r3, #7]
        ipcc_req->Data[0] = (uint32_t)timer;
 800e6be:	697a      	ldr	r2, [r7, #20]
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	609a      	str	r2, [r3, #8]
        ZIGBEE_CmdTransfer();
 800e6c4:	f000 faa0 	bl	800ec08 <ZIGBEE_CmdTransfer>
        timer->m0_timer = (void *)zb_ipc_m4_get_retval();
 800e6c8:	f7ff fdc6 	bl	800e258 <zb_ipc_m4_get_retval>
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	461a      	mov	r2, r3
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	609a      	str	r2, [r3, #8]
        Post_ZigbeeCmdProcessing();
 800e6d4:	f7ff fd72 	bl	800e1bc <Post_ZigbeeCmdProcessing>
        if (timer->m0_timer == NULL) {
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	689b      	ldr	r3, [r3, #8]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d107      	bne.n	800e6f0 <ZbTimerAlloc+0x94>
            ZbHeapFree(NULL, timer);
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	4a06      	ldr	r2, [pc, #24]	@ (800e6fc <ZbTimerAlloc+0xa0>)
 800e6e4:	6979      	ldr	r1, [r7, #20]
 800e6e6:	2000      	movs	r0, #0
 800e6e8:	f000 fa40 	bl	800eb6c <zb_heap_free>
            timer = NULL;
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	617b      	str	r3, [r7, #20]
        }
    }
    return timer;
 800e6f0:	697b      	ldr	r3, [r7, #20]
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3718      	adds	r7, #24
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}
 800e6fa:	bf00      	nop
 800e6fc:	080107a0 	.word	0x080107a0

0800e700 <ZbTimerFree>:
    timer->arg = arg;
}

void
ZbTimerFree(struct ZbTimerT *timer)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b084      	sub	sp, #16
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    /* Stop and free the timer on the M0 */
    Pre_ZigbeeCmdProcessing();
 800e708:	f000 fabc 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e70c:	f000 fa64 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e710:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_FREE;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	f042 0215 	orr.w	r2, r2, #21
 800e71a:	701a      	strb	r2, [r3, #0]
 800e71c:	2200      	movs	r2, #0
 800e71e:	705a      	strb	r2, [r3, #1]
 800e720:	2200      	movs	r2, #0
 800e722:	709a      	strb	r2, [r3, #2]
 800e724:	2200      	movs	r2, #0
 800e726:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	2200      	movs	r2, #0
 800e72c:	f042 0201 	orr.w	r2, r2, #1
 800e730:	711a      	strb	r2, [r3, #4]
 800e732:	2200      	movs	r2, #0
 800e734:	715a      	strb	r2, [r3, #5]
 800e736:	2200      	movs	r2, #0
 800e738:	719a      	strb	r2, [r3, #6]
 800e73a:	2200      	movs	r2, #0
 800e73c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	689b      	ldr	r3, [r3, #8]
 800e742:	461a      	mov	r2, r3
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800e748:	f000 fa5e 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800e74c:	f7ff fd36 	bl	800e1bc <Post_ZigbeeCmdProcessing>

    /* Free the timer struct on the M4 */
    ZbHeapFree(NULL, timer);
 800e750:	2300      	movs	r3, #0
 800e752:	4a04      	ldr	r2, [pc, #16]	@ (800e764 <ZbTimerFree+0x64>)
 800e754:	6879      	ldr	r1, [r7, #4]
 800e756:	2000      	movs	r0, #0
 800e758:	f000 fa08 	bl	800eb6c <zb_heap_free>
}
 800e75c:	bf00      	nop
 800e75e:	3710      	adds	r7, #16
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}
 800e764:	080107a0 	.word	0x080107a0

0800e768 <ZbTimerReset>:
    Post_ZigbeeCmdProcessing();
}

void
ZbTimerReset(struct ZbTimerT *timer, unsigned int timeout)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b084      	sub	sp, #16
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800e772:	f000 fa87 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e776:	f000 fa2f 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e77a:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_RESET;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	2200      	movs	r2, #0
 800e780:	f042 0217 	orr.w	r2, r2, #23
 800e784:	701a      	strb	r2, [r3, #0]
 800e786:	2200      	movs	r2, #0
 800e788:	705a      	strb	r2, [r3, #1]
 800e78a:	2200      	movs	r2, #0
 800e78c:	709a      	strb	r2, [r3, #2]
 800e78e:	2200      	movs	r2, #0
 800e790:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	2200      	movs	r2, #0
 800e796:	f042 0202 	orr.w	r2, r2, #2
 800e79a:	711a      	strb	r2, [r3, #4]
 800e79c:	2200      	movs	r2, #0
 800e79e:	715a      	strb	r2, [r3, #5]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	719a      	strb	r2, [r3, #6]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	689b      	ldr	r3, [r3, #8]
 800e7ac:	461a      	mov	r2, r3
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)timeout;
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	683a      	ldr	r2, [r7, #0]
 800e7b6:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e7b8:	f000 fa26 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800e7bc:	f7ff fcfe 	bl	800e1bc <Post_ZigbeeCmdProcessing>
}
 800e7c0:	bf00      	nop
 800e7c2:	3710      	adds	r7, #16
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}

0800e7c8 <ZbTimeoutRemaining>:

unsigned int
ZbTimeoutRemaining(ZbUptimeT now, ZbUptimeT expire_time)
{
 800e7c8:	b480      	push	{r7}
 800e7ca:	b085      	sub	sp, #20
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
 800e7d0:	6039      	str	r1, [r7, #0]
    ZbUptimeT u_delta;

    /* Check for 'timeout' rollover condition */
    if ((now >= TIMER_ROLL_OVER_HIGH) && (expire_time <= TIMER_ROLL_OVER_LOW)) {
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	4a13      	ldr	r2, [pc, #76]	@ (800e824 <ZbTimeoutRemaining+0x5c>)
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	d909      	bls.n	800e7ee <ZbTimeoutRemaining+0x26>
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7e0:	d805      	bhi.n	800e7ee <ZbTimeoutRemaining+0x26>
        /* Timeout has rolled over, we haven't expired.
         * Compute timeout remaining */
        u_delta = (ZB_UPTIME_MAX - now) + expire_time + 1U;
 800e7e2:	683a      	ldr	r2, [r7, #0]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	60fb      	str	r3, [r7, #12]

        return (unsigned int)u_delta;
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	e014      	b.n	800e818 <ZbTimeoutRemaining+0x50>
    }

    /* Check for 'now' rollover condition */
    if ((expire_time >= TIMER_ROLL_OVER_HIGH) && (now <= TIMER_ROLL_OVER_LOW)) {
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	4a0c      	ldr	r2, [pc, #48]	@ (800e824 <ZbTimeoutRemaining+0x5c>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d905      	bls.n	800e802 <ZbTimeoutRemaining+0x3a>
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7fc:	d801      	bhi.n	800e802 <ZbTimeoutRemaining+0x3a>
        /* 'now' has rolled over, so now is > timeout, meaning we expired. */
        return 0;
 800e7fe:	2300      	movs	r3, #0
 800e800:	e00a      	b.n	800e818 <ZbTimeoutRemaining+0x50>
    }

    /* No rollover, check if timer has expired */
    if (now >= expire_time) {
 800e802:	687a      	ldr	r2, [r7, #4]
 800e804:	683b      	ldr	r3, [r7, #0]
 800e806:	429a      	cmp	r2, r3
 800e808:	d301      	bcc.n	800e80e <ZbTimeoutRemaining+0x46>
        /* Timer has expired */
        return 0;
 800e80a:	2300      	movs	r3, #0
 800e80c:	e004      	b.n	800e818 <ZbTimeoutRemaining+0x50>
    }

    /* Compute time remaining */
    u_delta = expire_time - now;
 800e80e:	683a      	ldr	r2, [r7, #0]
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	1ad3      	subs	r3, r2, r3
 800e814:	60fb      	str	r3, [r7, #12]

    return (unsigned int)u_delta;
 800e816:	68fb      	ldr	r3, [r7, #12]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3714      	adds	r7, #20
 800e81c:	46bd      	mov	sp, r7
 800e81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e822:	4770      	bx	lr
 800e824:	bffffffd 	.word	0xbffffffd

0800e828 <ZbNwkGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbNwkGetIndex(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b08c      	sub	sp, #48	@ 0x30
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	607a      	str	r2, [r7, #4]
 800e832:	603b      	str	r3, [r7, #0]
 800e834:	460b      	mov	r3, r1
 800e836:	817b      	strh	r3, [r7, #10]
    struct ZbNlmeGetReqT nlmeGetReq;
    struct ZbNlmeGetConfT nlmeGetConf;
    enum ZbStatusCodeT status;

    /* Form the NLME-GET.request */
    nlmeGetReq.attrId = attrId;
 800e838:	897b      	ldrh	r3, [r7, #10]
 800e83a:	833b      	strh	r3, [r7, #24]
    nlmeGetReq.attr = attrPtr;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	61fb      	str	r3, [r7, #28]
    nlmeGetReq.attrLength = attrSz;
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	623b      	str	r3, [r7, #32]
    nlmeGetReq.attrIndex = attrIndex;
 800e844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e846:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 800e848:	f000 fa1c 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e84c:	f000 f9c4 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e850:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_NWK_GET_INDEX;
 800e852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e854:	2200      	movs	r2, #0
 800e856:	701a      	strb	r2, [r3, #0]
 800e858:	2200      	movs	r2, #0
 800e85a:	f042 0203 	orr.w	r2, r2, #3
 800e85e:	705a      	strb	r2, [r3, #1]
 800e860:	2200      	movs	r2, #0
 800e862:	709a      	strb	r2, [r3, #2]
 800e864:	2200      	movs	r2, #0
 800e866:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e86a:	2200      	movs	r2, #0
 800e86c:	f042 0202 	orr.w	r2, r2, #2
 800e870:	711a      	strb	r2, [r3, #4]
 800e872:	2200      	movs	r2, #0
 800e874:	715a      	strb	r2, [r3, #5]
 800e876:	2200      	movs	r2, #0
 800e878:	719a      	strb	r2, [r3, #6]
 800e87a:	2200      	movs	r2, #0
 800e87c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&nlmeGetReq;
 800e87e:	f107 0218 	add.w	r2, r7, #24
 800e882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e884:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&nlmeGetConf;
 800e886:	f107 0214 	add.w	r2, r7, #20
 800e88a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e88c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e88e:	f000 f9bb 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800e892:	f7ff fc93 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    status = nlmeGetConf.status;
 800e896:	7d3b      	ldrb	r3, [r7, #20]
 800e898:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 800e89c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	3730      	adds	r7, #48	@ 0x30
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <ZbNwkGet>:
    return status;
}

enum ZbStatusCodeT
ZbNwkGet(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr, unsigned int attrSz)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b086      	sub	sp, #24
 800e8ac:	af02      	add	r7, sp, #8
 800e8ae:	60f8      	str	r0, [r7, #12]
 800e8b0:	607a      	str	r2, [r7, #4]
 800e8b2:	603b      	str	r3, [r7, #0]
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	817b      	strh	r3, [r7, #10]
    return ZbNwkGetIndex(zb, attrId, attrPtr, attrSz, 0);
 800e8b8:	8979      	ldrh	r1, [r7, #10]
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	9300      	str	r3, [sp, #0]
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	687a      	ldr	r2, [r7, #4]
 800e8c2:	68f8      	ldr	r0, [r7, #12]
 800e8c4:	f7ff ffb0 	bl	800e828 <ZbNwkGetIndex>
 800e8c8:	4603      	mov	r3, r0
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3710      	adds	r7, #16
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}

0800e8d2 <ZbZclUptime>:
 ******************************************************************************
 */

ZbUptimeT
ZbZclUptime(struct ZigBeeT *zb)
{
 800e8d2:	b580      	push	{r7, lr}
 800e8d4:	b086      	sub	sp, #24
 800e8d6:	af02      	add	r7, sp, #8
 800e8d8:	6078      	str	r0, [r7, #4]
    uint32_t uptime;

    ZbBdbGet(zb, ZB_BDB_Uptime, &uptime, sizeof(uptime));
 800e8da:	f107 020c 	add.w	r2, r7, #12
 800e8de:	2300      	movs	r3, #0
 800e8e0:	9300      	str	r3, [sp, #0]
 800e8e2:	2304      	movs	r3, #4
 800e8e4:	f241 111d 	movw	r1, #4381	@ 0x111d
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f7ff fd25 	bl	800e338 <ZbBdbGetIndex>
    return (ZbUptimeT)uptime;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3710      	adds	r7, #16
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}

0800e8f8 <ZbZclGetNextSeqnum>:
    ZbZclDiscoverAttrReqT, ZbZclDiscoverAttrRspT);
/* Followed up in MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB handler */

uint8_t
ZbZclGetNextSeqnum(void)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b082      	sub	sp, #8
 800e8fc:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint8_t rc;

    Pre_ZigbeeCmdProcessing();
 800e8fe:	f000 f9c1 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e902:	f000 f969 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e906:	6078      	str	r0, [r7, #4]
    ipcc_req->ID = MSG_M4TOM0_ZCL_GET_SEQNUM;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	2200      	movs	r2, #0
 800e90c:	f042 0211 	orr.w	r2, r2, #17
 800e910:	701a      	strb	r2, [r3, #0]
 800e912:	2200      	movs	r2, #0
 800e914:	f042 0204 	orr.w	r2, r2, #4
 800e918:	705a      	strb	r2, [r3, #1]
 800e91a:	2200      	movs	r2, #0
 800e91c:	709a      	strb	r2, [r3, #2]
 800e91e:	2200      	movs	r2, #0
 800e920:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	2200      	movs	r2, #0
 800e926:	711a      	strb	r2, [r3, #4]
 800e928:	2200      	movs	r2, #0
 800e92a:	715a      	strb	r2, [r3, #5]
 800e92c:	2200      	movs	r2, #0
 800e92e:	719a      	strb	r2, [r3, #6]
 800e930:	2200      	movs	r2, #0
 800e932:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 800e934:	f000 f968 	bl	800ec08 <ZIGBEE_CmdTransfer>
    rc = (uint8_t)zb_ipc_m4_get_retval();
 800e938:	f7ff fc8e 	bl	800e258 <zb_ipc_m4_get_retval>
 800e93c:	4603      	mov	r3, r0
 800e93e:	70fb      	strb	r3, [r7, #3]
    Post_ZigbeeCmdProcessing();
 800e940:	f7ff fc3c 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    return rc;
 800e944:	78fb      	ldrb	r3, [r7, #3]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3708      	adds	r7, #8
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <ZbZclCommandReq>:

enum ZclStatusCodeT
ZbZclCommandReq(struct ZigBeeT *zb, struct ZbZclCommandReqT *zclReq,
    void (*callback)(struct ZbZclCommandRspT *rsp, void *arg), void *arg)
{
 800e94e:	b580      	push	{r7, lr}
 800e950:	b088      	sub	sp, #32
 800e952:	af00      	add	r7, sp, #0
 800e954:	60f8      	str	r0, [r7, #12]
 800e956:	60b9      	str	r1, [r7, #8]
 800e958:	607a      	str	r2, [r7, #4]
 800e95a:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info = NULL;
 800e95c:	2300      	movs	r3, #0
 800e95e:	61fb      	str	r3, [r7, #28]
    enum ZclStatusCodeT status;

    if (callback != NULL) {
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2b00      	cmp	r3, #0
 800e964:	d013      	beq.n	800e98e <ZbZclCommandReq+0x40>
        info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 800e966:	6839      	ldr	r1, [r7, #0]
 800e968:	6878      	ldr	r0, [r7, #4]
 800e96a:	f7ff fc4d 	bl	800e208 <zb_ipc_m4_cb_info_alloc>
 800e96e:	61f8      	str	r0, [r7, #28]
        if (info == NULL) {
 800e970:	69fb      	ldr	r3, [r7, #28]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d101      	bne.n	800e97a <ZbZclCommandReq+0x2c>
            return ZCL_STATUS_INSUFFICIENT_SPACE;
 800e976:	2389      	movs	r3, #137	@ 0x89
 800e978:	e03e      	b.n	800e9f8 <ZbZclCommandReq+0xaa>
        }
        if (ZbApsAddrIsBcast(&zclReq->dst)) {
 800e97a:	68bb      	ldr	r3, [r7, #8]
 800e97c:	4618      	mov	r0, r3
 800e97e:	f7ff fd95 	bl	800e4ac <ZbApsAddrIsBcast>
 800e982:	4603      	mov	r3, r0
 800e984:	2b00      	cmp	r3, #0
 800e986:	d002      	beq.n	800e98e <ZbZclCommandReq+0x40>
            info->zcl_recv_multi_rsp = true; /* callback only freed on ZCL_STATUS_TIMEOUT */
 800e988:	69fb      	ldr	r3, [r7, #28]
 800e98a:	2201      	movs	r2, #1
 800e98c:	721a      	strb	r2, [r3, #8]
        }
    }
    Pre_ZigbeeCmdProcessing();
 800e98e:	f000 f979 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800e992:	f000 f921 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800e996:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_ZCL_COMMAND_REQ;
 800e998:	69bb      	ldr	r3, [r7, #24]
 800e99a:	2200      	movs	r2, #0
 800e99c:	f042 0212 	orr.w	r2, r2, #18
 800e9a0:	701a      	strb	r2, [r3, #0]
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	f042 0204 	orr.w	r2, r2, #4
 800e9a8:	705a      	strb	r2, [r3, #1]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	709a      	strb	r2, [r3, #2]
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800e9b2:	69bb      	ldr	r3, [r7, #24]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	f042 0202 	orr.w	r2, r2, #2
 800e9ba:	711a      	strb	r2, [r3, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	715a      	strb	r2, [r3, #5]
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	719a      	strb	r2, [r3, #6]
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)zclReq;
 800e9c8:	68ba      	ldr	r2, [r7, #8]
 800e9ca:	69bb      	ldr	r3, [r7, #24]
 800e9cc:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 800e9ce:	69fa      	ldr	r2, [r7, #28]
 800e9d0:	69bb      	ldr	r3, [r7, #24]
 800e9d2:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800e9d4:	f000 f918 	bl	800ec08 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 800e9d8:	f7ff fc3e 	bl	800e258 <zb_ipc_m4_get_retval>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 800e9e0:	f7ff fbec 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    if (status != ZCL_STATUS_SUCCESS) {
 800e9e4:	7dfb      	ldrb	r3, [r7, #23]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d005      	beq.n	800e9f6 <ZbZclCommandReq+0xa8>
        if (info != NULL) {
 800e9ea:	69fb      	ldr	r3, [r7, #28]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d002      	beq.n	800e9f6 <ZbZclCommandReq+0xa8>
            zb_ipc_m4_cb_info_free(info);
 800e9f0:	69f8      	ldr	r0, [r7, #28]
 800e9f2:	f7ff fc26 	bl	800e242 <zb_ipc_m4_cb_info_free>
        }
    }
    return status;
 800e9f6:	7dfb      	ldrb	r3, [r7, #23]
    /* Followed up in MSG_M0TOM4_ZCL_COMMAND_REQ_CB handler if callback != NULL */
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3720      	adds	r7, #32
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <ZbZclSendDefaultResponse>:

void
ZbZclSendDefaultResponse(struct ZbZclClusterT *clusterPtr, struct ZbApsdeDataIndT *dataIndPtr,
    struct ZbZclHeaderT *zclHdrPtr, enum ZclStatusCodeT status)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b086      	sub	sp, #24
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	60f8      	str	r0, [r7, #12]
 800ea08:	60b9      	str	r1, [r7, #8]
 800ea0a:	607a      	str	r2, [r7, #4]
 800ea0c:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800ea0e:	f000 f939 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800ea12:	f000 f8e1 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800ea16:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_SEND_DEFAULT_RSP;
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	f042 0214 	orr.w	r2, r2, #20
 800ea20:	701a      	strb	r2, [r3, #0]
 800ea22:	2200      	movs	r2, #0
 800ea24:	f042 0204 	orr.w	r2, r2, #4
 800ea28:	705a      	strb	r2, [r3, #1]
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	709a      	strb	r2, [r3, #2]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 800ea32:	697b      	ldr	r3, [r7, #20]
 800ea34:	2200      	movs	r2, #0
 800ea36:	f042 0204 	orr.w	r2, r2, #4
 800ea3a:	711a      	strb	r2, [r3, #4]
 800ea3c:	2200      	movs	r2, #0
 800ea3e:	715a      	strb	r2, [r3, #5]
 800ea40:	2200      	movs	r2, #0
 800ea42:	719a      	strb	r2, [r3, #6]
 800ea44:	2200      	movs	r2, #0
 800ea46:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 800ea48:	68fa      	ldr	r2, [r7, #12]
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)dataIndPtr;
 800ea4e:	68ba      	ldr	r2, [r7, #8]
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)zclHdrPtr;
 800ea54:	687a      	ldr	r2, [r7, #4]
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)status;
 800ea5a:	78fa      	ldrb	r2, [r7, #3]
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 800ea60:	f000 f8d2 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800ea64:	f7ff fbaa 	bl	800e1bc <Post_ZigbeeCmdProcessing>
}
 800ea68:	bf00      	nop
 800ea6a:	3718      	adds	r7, #24
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <ZbZclClusterBind>:
    return rc;
}

enum ZclStatusCodeT
ZbZclClusterBind(struct ZbZclClusterT *clusterPtr, uint8_t endpoint, uint16_t profileId, enum ZbZclDirectionT direction)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b084      	sub	sp, #16
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	4608      	mov	r0, r1
 800ea7a:	4611      	mov	r1, r2
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	4603      	mov	r3, r0
 800ea80:	70fb      	strb	r3, [r7, #3]
 800ea82:	460b      	mov	r3, r1
 800ea84:	803b      	strh	r3, [r7, #0]
 800ea86:	4613      	mov	r3, r2
 800ea88:	70bb      	strb	r3, [r7, #2]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZclStatusCodeT status;

    Pre_ZigbeeCmdProcessing();
 800ea8a:	f000 f8fb 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800ea8e:	f000 f8a3 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800ea92:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_BIND;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	2200      	movs	r2, #0
 800ea98:	f042 0204 	orr.w	r2, r2, #4
 800ea9c:	701a      	strb	r2, [r3, #0]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f042 0204 	orr.w	r2, r2, #4
 800eaa4:	705a      	strb	r2, [r3, #1]
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	709a      	strb	r2, [r3, #2]
 800eaaa:	2200      	movs	r2, #0
 800eaac:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	2200      	movs	r2, #0
 800eab2:	f042 0204 	orr.w	r2, r2, #4
 800eab6:	711a      	strb	r2, [r3, #4]
 800eab8:	2200      	movs	r2, #0
 800eaba:	715a      	strb	r2, [r3, #5]
 800eabc:	2200      	movs	r2, #0
 800eabe:	719a      	strb	r2, [r3, #6]
 800eac0:	2200      	movs	r2, #0
 800eac2:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 800eac4:	687a      	ldr	r2, [r7, #4]
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)endpoint;
 800eaca:	78fa      	ldrb	r2, [r7, #3]
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)profileId;
 800ead0:	883a      	ldrh	r2, [r7, #0]
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)direction;
 800ead6:	78ba      	ldrb	r2, [r7, #2]
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 800eadc:	f000 f894 	bl	800ec08 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 800eae0:	f7ff fbba 	bl	800e258 <zb_ipc_m4_get_retval>
 800eae4:	4603      	mov	r3, r0
 800eae6:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 800eae8:	f7ff fb68 	bl	800e1bc <Post_ZigbeeCmdProcessing>
    return status;
 800eaec:	7afb      	ldrb	r3, [r7, #11]

    /* Data indication callbacks go to MSG_M0TOM4_ZCL_CLUSTER_DATA_IND */
}
 800eaee:	4618      	mov	r0, r3
 800eaf0:	3710      	adds	r7, #16
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}

0800eaf6 <ZbZclClusterUnbind>:

void
ZbZclClusterUnbind(struct ZbZclClusterT *clusterPtr)
{
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b084      	sub	sp, #16
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800eafe:	f000 f8c1 	bl	800ec84 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800eb02:	f000 f869 	bl	800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800eb06:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_UNBIND;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	f042 0206 	orr.w	r2, r2, #6
 800eb10:	701a      	strb	r2, [r3, #0]
 800eb12:	2200      	movs	r2, #0
 800eb14:	f042 0204 	orr.w	r2, r2, #4
 800eb18:	705a      	strb	r2, [r3, #1]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	709a      	strb	r2, [r3, #2]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	f042 0201 	orr.w	r2, r2, #1
 800eb2a:	711a      	strb	r2, [r3, #4]
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	715a      	strb	r2, [r3, #5]
 800eb30:	2200      	movs	r2, #0
 800eb32:	719a      	strb	r2, [r3, #6]
 800eb34:	2200      	movs	r2, #0
 800eb36:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 800eb38:	687a      	ldr	r2, [r7, #4]
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800eb3e:	f000 f863 	bl	800ec08 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800eb42:	f7ff fb3b 	bl	800e1bc <Post_ZigbeeCmdProcessing>
}
 800eb46:	bf00      	nop
 800eb48:	3710      	adds	r7, #16
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}

0800eb4e <zb_heap_alloc>:
 * Memory Helpers
 ******************************************************************************
 */
void *
zb_heap_alloc(struct ZigBeeT *zb, size_t sz, const char *filename, unsigned int line)
{
 800eb4e:	b580      	push	{r7, lr}
 800eb50:	b084      	sub	sp, #16
 800eb52:	af00      	add	r7, sp, #0
 800eb54:	60f8      	str	r0, [r7, #12]
 800eb56:	60b9      	str	r1, [r7, #8]
 800eb58:	607a      	str	r2, [r7, #4]
 800eb5a:	603b      	str	r3, [r7, #0]
    /* The M4 has access to malloc */
    return malloc(sz);
 800eb5c:	68b8      	ldr	r0, [r7, #8]
 800eb5e:	f000 fcbb 	bl	800f4d8 <malloc>
 800eb62:	4603      	mov	r3, r0
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3710      	adds	r7, #16
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}

0800eb6c <zb_heap_free>:

void
zb_heap_free(struct ZigBeeT *zb, void *ptr, const char *filename, unsigned int line)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b084      	sub	sp, #16
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	60f8      	str	r0, [r7, #12]
 800eb74:	60b9      	str	r1, [r7, #8]
 800eb76:	607a      	str	r2, [r7, #4]
 800eb78:	603b      	str	r3, [r7, #0]
    free(ptr);
 800eb7a:	68b8      	ldr	r0, [r7, #8]
 800eb7c:	f000 fcb4 	bl	800f4e8 <free>
}
 800eb80:	bf00      	nop
 800eb82:	3710      	adds	r7, #16
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <WpanCrc>:
    0x7BC7, 0x6A4E, 0x58D5, 0x495C, 0x3DE3, 0x2C6A, 0x1EF1, 0x0F78
};

uint16_t
WpanCrc(uint16_t crc, const void *dataPtr, unsigned int dataLen)
{
 800eb88:	b480      	push	{r7}
 800eb8a:	b087      	sub	sp, #28
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	4603      	mov	r3, r0
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	607a      	str	r2, [r7, #4]
 800eb94:	81fb      	strh	r3, [r7, #14]
    const uint8_t *p = dataPtr;
 800eb96:	68bb      	ldr	r3, [r7, #8]
 800eb98:	617b      	str	r3, [r7, #20]
     * Step 4: Repeat until out of data.
     *
     * Non-Reflected CRCs use the same algorithm, except that the crc register
     * is shifted left, and the table needs to be regenerated.
     */
    while (dataLen--) {
 800eb9a:	e00e      	b.n	800ebba <WpanCrc+0x32>
        crc = (crc >> 8) ^ wpanCrcTable[(crc & 0xff) ^ *p++];
 800eb9c:	89fb      	ldrh	r3, [r7, #14]
 800eb9e:	0a1b      	lsrs	r3, r3, #8
 800eba0:	b29a      	uxth	r2, r3
 800eba2:	89fb      	ldrh	r3, [r7, #14]
 800eba4:	b2d9      	uxtb	r1, r3
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	1c58      	adds	r0, r3, #1
 800ebaa:	6178      	str	r0, [r7, #20]
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	404b      	eors	r3, r1
 800ebb0:	4908      	ldr	r1, [pc, #32]	@ (800ebd4 <WpanCrc+0x4c>)
 800ebb2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ebb6:	4053      	eors	r3, r2
 800ebb8:	81fb      	strh	r3, [r7, #14]
    while (dataLen--) {
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	1e5a      	subs	r2, r3, #1
 800ebbe:	607a      	str	r2, [r7, #4]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d1eb      	bne.n	800eb9c <WpanCrc+0x14>
    }
    return crc;
 800ebc4:	89fb      	ldrh	r3, [r7, #14]
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	371c      	adds	r7, #28
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd0:	4770      	bx	lr
 800ebd2:	bf00      	nop
 800ebd4:	08010930 	.word	0x08010930

0800ebd8 <ZIGBEE_Get_OTCmdPayloadBuffer>:
{
  p_ZIGBEE_otcmdbuffer = p_buffer;
}

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdPayloadBuffer(void)
{
 800ebd8:	b480      	push	{r7}
 800ebda:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 800ebdc:	4b03      	ldr	r3, [pc, #12]	@ (800ebec <ZIGBEE_Get_OTCmdPayloadBuffer+0x14>)
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	330c      	adds	r3, #12
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebea:	4770      	bx	lr
 800ebec:	20000424 	.word	0x20000424

0800ebf0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdRspPayloadBuffer(void)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)((TL_EvtPacket_t *)p_ZIGBEE_otcmdbuffer)->evtserial.evt.payload;
 800ebf4:	4b03      	ldr	r3, [pc, #12]	@ (800ec04 <ZIGBEE_Get_OTCmdRspPayloadBuffer+0x14>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	330b      	adds	r3, #11
}
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec02:	4770      	bx	lr
 800ec04:	20000424 	.word	0x20000424

0800ec08 <ZIGBEE_CmdTransfer>:
 *
 * @param   None
 * @return  None
 */
void ZIGBEE_CmdTransfer(void)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
  Zigbee_Cmd_Request_t *cmd_req = (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 800ec0e:	4b0f      	ldr	r3, [pc, #60]	@ (800ec4c <ZIGBEE_CmdTransfer+0x44>)
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	330c      	adds	r3, #12
 800ec14:	607b      	str	r3, [r7, #4]

  /* Zigbee OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800ec16:	4b0d      	ldr	r3, [pc, #52]	@ (800ec4c <ZIGBEE_CmdTransfer+0x44>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ec20:	725a      	strb	r2, [r3, #9]
 800ec22:	2200      	movs	r2, #0
 800ec24:	f042 0202 	orr.w	r2, r2, #2
 800ec28:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.plen = 8U + (cmd_req->Size * 4U);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	685b      	ldr	r3, [r3, #4]
 800ec2e:	3302      	adds	r3, #2
 800ec30:	b2da      	uxtb	r2, r3
 800ec32:	4b06      	ldr	r3, [pc, #24]	@ (800ec4c <ZIGBEE_CmdTransfer+0x44>)
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	0092      	lsls	r2, r2, #2
 800ec38:	b2d2      	uxtb	r2, r2
 800ec3a:	72da      	strb	r2, [r3, #11]

  TL_ZIGBEE_SendM4RequestToM0();
 800ec3c:	f7ff f9e4 	bl	800e008 <TL_ZIGBEE_SendM4RequestToM0>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 800ec40:	f000 f827 	bl	800ec92 <Wait_Getting_Ack_From_M0>
}
 800ec44:	bf00      	nop
 800ec46:	3708      	adds	r7, #8
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	bd80      	pop	{r7, pc}
 800ec4c:	20000424 	.word	0x20000424

0800ec50 <TL_ZIGBEE_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b082      	sub	sp, #8
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 800ec58:	f000 f822 	bl	800eca0 <Receive_Ack_From_M0>
}
 800ec5c:	bf00      	nop
 800ec5e:	3708      	adds	r7, #8
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <TL_ZIGBEE_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b082      	sub	sp, #8
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_notif_M0_to_M4 = Notbuffer;
 800ec6c:	4a04      	ldr	r2, [pc, #16]	@ (800ec80 <TL_ZIGBEE_NotReceived+0x1c>)
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 800ec72:	f000 f81d 	bl	800ecb0 <Receive_Notification_From_M0>
}
 800ec76:	bf00      	nop
 800ec78:	3708      	adds	r7, #8
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	20000428 	.word	0x20000428

0800ec84 <Pre_ZigbeeCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_ZigbeeCmdProcessing(void)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 800ec88:	2004      	movs	r0, #4
 800ec8a:	f000 fb77 	bl	800f37c <UTIL_SEQ_WaitEvt>
}
 800ec8e:	bf00      	nop
 800ec90:	bd80      	pop	{r7, pc}

0800ec92 <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 800ec92:	b580      	push	{r7, lr}
 800ec94:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 800ec96:	2002      	movs	r0, #2
 800ec98:	f000 fb70 	bl	800f37c <UTIL_SEQ_WaitEvt>
}
 800ec9c:	bf00      	nop
 800ec9e:	bd80      	pop	{r7, pc}

0800eca0 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 800eca4:	2002      	movs	r0, #2
 800eca6:	f000 fb49 	bl	800f33c <UTIL_SEQ_SetEvt>
}
 800ecaa:	bf00      	nop
 800ecac:	bd80      	pop	{r7, pc}
	...

0800ecb0 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	af00      	add	r7, sp, #0
  CptReceiveNotifyFromM0++;
 800ecb4:	4b05      	ldr	r3, [pc, #20]	@ (800eccc <Receive_Notification_From_M0+0x1c>)
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	3301      	adds	r3, #1
 800ecba:	4a04      	ldr	r2, [pc, #16]	@ (800eccc <Receive_Notification_From_M0+0x1c>)
 800ecbc:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 800ecbe:	2100      	movs	r1, #0
 800ecc0:	2001      	movs	r0, #1
 800ecc2:	f000 fb0f 	bl	800f2e4 <UTIL_SEQ_SetTask>
}
 800ecc6:	bf00      	nop
 800ecc8:	bd80      	pop	{r7, pc}
 800ecca:	bf00      	nop
 800eccc:	20000430 	.word	0x20000430

0800ecd0 <TL_ZIGBEE_M0RequestReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_M0RequestReceived(TL_EvtPacket_t *Reqbuffer)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b082      	sub	sp, #8
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_request_M0_to_M4 = Reqbuffer;
 800ecd8:	4a07      	ldr	r2, [pc, #28]	@ (800ecf8 <TL_ZIGBEE_M0RequestReceived+0x28>)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6013      	str	r3, [r2, #0]

  CptReceiveRequestFromM0++;
 800ecde:	4b07      	ldr	r3, [pc, #28]	@ (800ecfc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	3301      	adds	r3, #1
 800ece4:	4a05      	ldr	r2, [pc, #20]	@ (800ecfc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 800ece6:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 800ece8:	2100      	movs	r1, #0
 800ecea:	2002      	movs	r0, #2
 800ecec:	f000 fafa 	bl	800f2e4 <UTIL_SEQ_SetTask>
}
 800ecf0:	bf00      	nop
 800ecf2:	3708      	adds	r7, #8
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}
 800ecf8:	2000042c 	.word	0x2000042c
 800ecfc:	20000434 	.word	0x20000434

0800ed00 <APP_ZIGBEE_cyclic_reporting>:
  }
}

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */

void APP_ZIGBEE_cyclic_reporting(struct APP_ZIGBEE_cyclic_data *data){
 800ed00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ed04:	b082      	sub	sp, #8
 800ed06:	af00      	add	r7, sp, #0
 800ed08:	6078      	str	r0, [r7, #4]
  ZbZclAttrIntegerWrite(zigbee_app_info.temperature_meas_server_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->temperature);
 800ed0a:	4b18      	ldr	r3, [pc, #96]	@ (800ed6c <APP_ZIGBEE_cyclic_reporting+0x6c>)
 800ed0c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed14:	2100      	movs	r1, #0
 800ed16:	f7f2 fea4 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->humidity);
 800ed1a:	4b14      	ldr	r3, [pc, #80]	@ (800ed6c <APP_ZIGBEE_cyclic_reporting+0x6c>)
 800ed1c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800ed24:	2100      	movs	r1, #0
 800ed26:	f7f2 fe9c 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_3, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->soil_moisture_1);
 800ed2a:	4b10      	ldr	r3, [pc, #64]	@ (800ed6c <APP_ZIGBEE_cyclic_reporting+0x6c>)
 800ed2c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800ed34:	b21b      	sxth	r3, r3
 800ed36:	17da      	asrs	r2, r3, #31
 800ed38:	4698      	mov	r8, r3
 800ed3a:	4691      	mov	r9, r2
 800ed3c:	4642      	mov	r2, r8
 800ed3e:	464b      	mov	r3, r9
 800ed40:	2100      	movs	r1, #0
 800ed42:	f7f2 fe8e 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_4, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->soil_moisture_2);
 800ed46:	4b09      	ldr	r3, [pc, #36]	@ (800ed6c <APP_ZIGBEE_cyclic_reporting+0x6c>)
 800ed48:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800ed50:	b21b      	sxth	r3, r3
 800ed52:	17da      	asrs	r2, r3, #31
 800ed54:	461c      	mov	r4, r3
 800ed56:	4615      	mov	r5, r2
 800ed58:	4622      	mov	r2, r4
 800ed5a:	462b      	mov	r3, r5
 800ed5c:	2100      	movs	r1, #0
 800ed5e:	f7f2 fe80 	bl	8001a62 <ZbZclAttrIntegerWrite>
}
 800ed62:	bf00      	nop
 800ed64:	3708      	adds	r7, #8
 800ed66:	46bd      	mov	sp, r7
 800ed68:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ed6c:	20000438 	.word	0x20000438

0800ed70 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800ed70:	b480      	push	{r7}
 800ed72:	b083      	sub	sp, #12
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
 800ed78:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	685a      	ldr	r2, [r3, #4]
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	041b      	lsls	r3, r3, #16
 800ed82:	43db      	mvns	r3, r3
 800ed84:	401a      	ands	r2, r3
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	605a      	str	r2, [r3, #4]
}
 800ed8a:	bf00      	nop
 800ed8c:	370c      	adds	r7, #12
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed94:	4770      	bx	lr

0800ed96 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800ed96:	b480      	push	{r7}
 800ed98:	b083      	sub	sp, #12
 800ed9a:	af00      	add	r7, sp, #0
 800ed9c:	6078      	str	r0, [r7, #4]
 800ed9e:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	685a      	ldr	r2, [r3, #4]
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	041b      	lsls	r3, r3, #16
 800eda8:	431a      	orrs	r2, r3
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	605a      	str	r2, [r3, #4]
}
 800edae:	bf00      	nop
 800edb0:	370c      	adds	r7, #12
 800edb2:	46bd      	mov	sp, r7
 800edb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb8:	4770      	bx	lr

0800edba <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800edba:	b480      	push	{r7}
 800edbc:	b083      	sub	sp, #12
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
 800edc2:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	685a      	ldr	r2, [r3, #4]
 800edc8:	683b      	ldr	r3, [r7, #0]
 800edca:	431a      	orrs	r2, r3
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	605a      	str	r2, [r3, #4]
}
 800edd0:	bf00      	nop
 800edd2:	370c      	adds	r7, #12
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr

0800eddc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800eddc:	b480      	push	{r7}
 800edde:	b083      	sub	sp, #12
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
 800ede4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	683a      	ldr	r2, [r7, #0]
 800edea:	609a      	str	r2, [r3, #8]
}
 800edec:	bf00      	nop
 800edee:	370c      	adds	r7, #12
 800edf0:	46bd      	mov	sp, r7
 800edf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf6:	4770      	bx	lr

0800edf8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800edf8:	b480      	push	{r7}
 800edfa:	b083      	sub	sp, #12
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
 800ee00:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	041a      	lsls	r2, r3, #16
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	609a      	str	r2, [r3, #8]
}
 800ee0a:	bf00      	nop
 800ee0c:	370c      	adds	r7, #12
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee14:	4770      	bx	lr

0800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800ee16:	b480      	push	{r7}
 800ee18:	b083      	sub	sp, #12
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6078      	str	r0, [r7, #4]
 800ee1e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	68da      	ldr	r2, [r3, #12]
 800ee24:	683b      	ldr	r3, [r7, #0]
 800ee26:	4013      	ands	r3, r2
 800ee28:	683a      	ldr	r2, [r7, #0]
 800ee2a:	429a      	cmp	r2, r3
 800ee2c:	d101      	bne.n	800ee32 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800ee2e:	2301      	movs	r3, #1
 800ee30:	e000      	b.n	800ee34 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800ee32:	2300      	movs	r3, #0
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	370c      	adds	r7, #12
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3e:	4770      	bx	lr

0800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800ee40:	b480      	push	{r7}
 800ee42:	b083      	sub	sp, #12
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
 800ee48:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	69da      	ldr	r2, [r3, #28]
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	4013      	ands	r3, r2
 800ee52:	683a      	ldr	r2, [r7, #0]
 800ee54:	429a      	cmp	r2, r3
 800ee56:	d101      	bne.n	800ee5c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e000      	b.n	800ee5e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800ee5c:	2300      	movs	r3, #0
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	370c      	adds	r7, #12
 800ee62:	46bd      	mov	sp, r7
 800ee64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee68:	4770      	bx	lr
	...

0800ee6c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800ee70:	2102      	movs	r1, #2
 800ee72:	4828      	ldr	r0, [pc, #160]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800ee74:	f7ff ffe4 	bl	800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d008      	beq.n	800ee90 <HW_IPCC_Rx_Handler+0x24>
 800ee7e:	4b25      	ldr	r3, [pc, #148]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800ee80:	685b      	ldr	r3, [r3, #4]
 800ee82:	f003 0302 	and.w	r3, r3, #2
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d102      	bne.n	800ee90 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800ee8a:	f000 f8af 	bl	800efec <HW_IPCC_SYS_EvtHandler>
 800ee8e:	e03e      	b.n	800ef0e <HW_IPCC_Rx_Handler+0xa2>
  {
    HW_IPCC_LLD_BLE_ReceiveM0CmdHandler();
  }
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ))
 800ee90:	2104      	movs	r1, #4
 800ee92:	4820      	ldr	r0, [pc, #128]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800ee94:	f7ff ffd4 	bl	800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d008      	beq.n	800eeb0 <HW_IPCC_Rx_Handler+0x44>
 800ee9e:	4b1d      	ldr	r3, [pc, #116]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	f003 0304 	and.w	r3, r3, #4
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d102      	bne.n	800eeb0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_ZIGBEE_StackNotifEvtHandler();
 800eeaa:	f000 f8c5 	bl	800f038 <HW_IPCC_ZIGBEE_StackNotifEvtHandler>
 800eeae:	e02e      	b.n	800ef0e <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
 800eeb0:	2110      	movs	r1, #16
 800eeb2:	4818      	ldr	r0, [pc, #96]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eeb4:	f7ff ffc4 	bl	800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800eeb8:	4603      	mov	r3, r0
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d008      	beq.n	800eed0 <HW_IPCC_Rx_Handler+0x64>
 800eebe:	4b15      	ldr	r3, [pc, #84]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eec0:	685b      	ldr	r3, [r3, #4]
 800eec2:	f003 0310 	and.w	r3, r3, #16
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d102      	bne.n	800eed0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
 800eeca:	f000 f8c1 	bl	800f050 <HW_IPCC_ZIGBEE_StackM0RequestHandler>
 800eece:	e01e      	b.n	800ef0e <HW_IPCC_Rx_Handler+0xa2>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800eed0:	2101      	movs	r1, #1
 800eed2:	4810      	ldr	r0, [pc, #64]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eed4:	f7ff ffb4 	bl	800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800eed8:	4603      	mov	r3, r0
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d008      	beq.n	800eef0 <HW_IPCC_Rx_Handler+0x84>
 800eede:	4b0d      	ldr	r3, [pc, #52]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eee0:	685b      	ldr	r3, [r3, #4]
 800eee2:	f003 0301 	and.w	r3, r3, #1
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d102      	bne.n	800eef0 <HW_IPCC_Rx_Handler+0x84>
  {
    HW_IPCC_BLE_EvtHandler();
 800eeea:	f000 f85b 	bl	800efa4 <HW_IPCC_BLE_EvtHandler>
 800eeee:	e00e      	b.n	800ef0e <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800eef0:	2108      	movs	r1, #8
 800eef2:	4808      	ldr	r0, [pc, #32]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800eef4:	f7ff ffa4 	bl	800ee40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800eef8:	4603      	mov	r3, r0
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d008      	beq.n	800ef10 <HW_IPCC_Rx_Handler+0xa4>
 800eefe:	4b05      	ldr	r3, [pc, #20]	@ (800ef14 <HW_IPCC_Rx_Handler+0xa8>)
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	f003 0308 	and.w	r3, r3, #8
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d102      	bne.n	800ef10 <HW_IPCC_Rx_Handler+0xa4>
  {
    HW_IPCC_TRACES_EvtHandler();
 800ef0a:	f000 f8e3 	bl	800f0d4 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800ef0e:	bf00      	nop
 800ef10:	bf00      	nop
}
 800ef12:	bd80      	pop	{r7, pc}
 800ef14:	58000c00 	.word	0x58000c00

0800ef18 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800ef1c:	2102      	movs	r1, #2
 800ef1e:	4820      	ldr	r0, [pc, #128]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef20:	f7ff ff79 	bl	800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d107      	bne.n	800ef3a <HW_IPCC_Tx_Handler+0x22>
 800ef2a:	4b1d      	ldr	r3, [pc, #116]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d101      	bne.n	800ef3a <HW_IPCC_Tx_Handler+0x22>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800ef36:	f000 f84d 	bl	800efd4 <HW_IPCC_SYS_CmdEvtHandler>
#endif /* THREAD_WB */
#ifdef LLD_TESTS_WB
// No TX handler for LLD tests
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
 800ef3a:	2104      	movs	r1, #4
 800ef3c:	4818      	ldr	r0, [pc, #96]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef3e:	f7ff ff6a 	bl	800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ef42:	4603      	mov	r3, r0
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d108      	bne.n	800ef5a <HW_IPCC_Tx_Handler+0x42>
 800ef48:	4b15      	ldr	r3, [pc, #84]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef4a:	685b      	ldr	r3, [r3, #4]
 800ef4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d102      	bne.n	800ef5a <HW_IPCC_Tx_Handler+0x42>
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
 800ef54:	f000 f864 	bl	800f020 <HW_IPCC_ZIGBEE_CmdEvtHandler>
 800ef58:	e01e      	b.n	800ef98 <HW_IPCC_Tx_Handler+0x80>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800ef5a:	2108      	movs	r1, #8
 800ef5c:	4810      	ldr	r0, [pc, #64]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef5e:	f7ff ff5a 	bl	800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ef62:	4603      	mov	r3, r0
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d108      	bne.n	800ef7a <HW_IPCC_Tx_Handler+0x62>
 800ef68:	4b0d      	ldr	r3, [pc, #52]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef6a:	685b      	ldr	r3, [r3, #4]
 800ef6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d102      	bne.n	800ef7a <HW_IPCC_Tx_Handler+0x62>
  {
    HW_IPCC_MM_FreeBufHandler();
 800ef74:	f000 f89a 	bl	800f0ac <HW_IPCC_MM_FreeBufHandler>
 800ef78:	e00e      	b.n	800ef98 <HW_IPCC_Tx_Handler+0x80>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800ef7a:	2120      	movs	r1, #32
 800ef7c:	4808      	ldr	r0, [pc, #32]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef7e:	f7ff ff4a 	bl	800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ef82:	4603      	mov	r3, r0
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d108      	bne.n	800ef9a <HW_IPCC_Tx_Handler+0x82>
 800ef88:	4b05      	ldr	r3, [pc, #20]	@ (800efa0 <HW_IPCC_Tx_Handler+0x88>)
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d102      	bne.n	800ef9a <HW_IPCC_Tx_Handler+0x82>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800ef94:	f000 f812 	bl	800efbc <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800ef98:	bf00      	nop
 800ef9a:	bf00      	nop
}
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	58000c00 	.word	0x58000c00

0800efa4 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800efa8:	f7fe ffbc 	bl	800df24 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800efac:	2101      	movs	r1, #1
 800efae:	4802      	ldr	r0, [pc, #8]	@ (800efb8 <HW_IPCC_BLE_EvtHandler+0x14>)
 800efb0:	f7ff ff14 	bl	800eddc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800efb4:	bf00      	nop
}
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	58000c00 	.word	0x58000c00

0800efbc <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800efc0:	2120      	movs	r1, #32
 800efc2:	4803      	ldr	r0, [pc, #12]	@ (800efd0 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800efc4:	f7ff fee7 	bl	800ed96 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800efc8:	f7fe ffdc 	bl	800df84 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800efcc:	bf00      	nop
}
 800efce:	bd80      	pop	{r7, pc}
 800efd0:	58000c00 	.word	0x58000c00

0800efd4 <HW_IPCC_SYS_CmdEvtHandler>:

  return;
}

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800efd8:	2102      	movs	r1, #2
 800efda:	4803      	ldr	r0, [pc, #12]	@ (800efe8 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800efdc:	f7ff fedb 	bl	800ed96 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800efe0:	f7fe ffda 	bl	800df98 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800efe4:	bf00      	nop
}
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	58000c00 	.word	0x58000c00

0800efec <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800efec:	b580      	push	{r7, lr}
 800efee:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800eff0:	f7fe ffe8 	bl	800dfc4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800eff4:	2102      	movs	r1, #2
 800eff6:	4802      	ldr	r0, [pc, #8]	@ (800f000 <HW_IPCC_SYS_EvtHandler+0x14>)
 800eff8:	f7ff fef0 	bl	800eddc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800effc:	bf00      	nop
}
 800effe:	bd80      	pop	{r7, pc}
 800f000:	58000c00 	.word	0x58000c00

0800f004 <HW_IPCC_ZIGBEE_SendM4RequestToM0>:

  return;
}

void HW_IPCC_ZIGBEE_SendM4RequestToM0( void )
{
 800f004:	b580      	push	{r7, lr}
 800f006:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 800f008:	2104      	movs	r1, #4
 800f00a:	4804      	ldr	r0, [pc, #16]	@ (800f01c <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 800f00c:	f7ff fef4 	bl	800edf8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 800f010:	2104      	movs	r1, #4
 800f012:	4802      	ldr	r0, [pc, #8]	@ (800f01c <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 800f014:	f7ff feac 	bl	800ed70 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800f018:	bf00      	nop
}
 800f01a:	bd80      	pop	{r7, pc}
 800f01c:	58000c00 	.word	0x58000c00

0800f020 <HW_IPCC_ZIGBEE_CmdEvtHandler>:

  return;
}

static void HW_IPCC_ZIGBEE_CmdEvtHandler( void )
{
 800f020:	b580      	push	{r7, lr}
 800f022:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 800f024:	2104      	movs	r1, #4
 800f026:	4803      	ldr	r0, [pc, #12]	@ (800f034 <HW_IPCC_ZIGBEE_CmdEvtHandler+0x14>)
 800f028:	f7ff feb5 	bl	800ed96 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_ZIGBEE_RecvAppliAckFromM0();
 800f02c:	f7fe fffa 	bl	800e024 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>

  return;
 800f030:	bf00      	nop
}
 800f032:	bd80      	pop	{r7, pc}
 800f034:	58000c00 	.word	0x58000c00

0800f038 <HW_IPCC_ZIGBEE_StackNotifEvtHandler>:

static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void )
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 800f03c:	2104      	movs	r1, #4
 800f03e:	4803      	ldr	r0, [pc, #12]	@ (800f04c <HW_IPCC_ZIGBEE_StackNotifEvtHandler+0x14>)
 800f040:	f7ff febb 	bl	800edba <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0NotifyToM4();
 800f044:	f7fe fffa 	bl	800e03c <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>

  return;
 800f048:	bf00      	nop
}
 800f04a:	bd80      	pop	{r7, pc}
 800f04c:	58000c00 	.word	0x58000c00

0800f050 <HW_IPCC_ZIGBEE_StackM0RequestHandler>:

static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void )
{
 800f050:	b580      	push	{r7, lr}
 800f052:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 800f054:	2110      	movs	r1, #16
 800f056:	4803      	ldr	r0, [pc, #12]	@ (800f064 <HW_IPCC_ZIGBEE_StackM0RequestHandler+0x14>)
 800f058:	f7ff feaf 	bl	800edba <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0RequestToM4();
 800f05c:	f7fe fffa 	bl	800e054 <HW_IPCC_ZIGBEE_RecvM0RequestToM4>

  return;
 800f060:	bf00      	nop
}
 800f062:	bd80      	pop	{r7, pc}
 800f064:	58000c00 	.word	0x58000c00

0800f068 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b082      	sub	sp, #8
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800f070:	2108      	movs	r1, #8
 800f072:	480c      	ldr	r0, [pc, #48]	@ (800f0a4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800f074:	f7ff fecf 	bl	800ee16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800f078:	4603      	mov	r3, r0
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d007      	beq.n	800f08e <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800f07e:	4a0a      	ldr	r2, [pc, #40]	@ (800f0a8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800f084:	2108      	movs	r1, #8
 800f086:	4807      	ldr	r0, [pc, #28]	@ (800f0a4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800f088:	f7ff fe72 	bl	800ed70 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800f08c:	e006      	b.n	800f09c <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800f092:	2108      	movs	r1, #8
 800f094:	4803      	ldr	r0, [pc, #12]	@ (800f0a4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800f096:	f7ff feaf 	bl	800edf8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800f09a:	bf00      	nop
}
 800f09c:	3708      	adds	r7, #8
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bd80      	pop	{r7, pc}
 800f0a2:	bf00      	nop
 800f0a4:	58000c00 	.word	0x58000c00
 800f0a8:	20000470 	.word	0x20000470

0800f0ac <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800f0b0:	2108      	movs	r1, #8
 800f0b2:	4806      	ldr	r0, [pc, #24]	@ (800f0cc <HW_IPCC_MM_FreeBufHandler+0x20>)
 800f0b4:	f7ff fe6f 	bl	800ed96 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800f0b8:	4b05      	ldr	r3, [pc, #20]	@ (800f0d0 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800f0be:	2108      	movs	r1, #8
 800f0c0:	4802      	ldr	r0, [pc, #8]	@ (800f0cc <HW_IPCC_MM_FreeBufHandler+0x20>)
 800f0c2:	f7ff fe99 	bl	800edf8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800f0c6:	bf00      	nop
}
 800f0c8:	bd80      	pop	{r7, pc}
 800f0ca:	bf00      	nop
 800f0cc:	58000c00 	.word	0x58000c00
 800f0d0:	20000470 	.word	0x20000470

0800f0d4 <HW_IPCC_TRACES_EvtHandler>:

  return;
}

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800f0d8:	f7ff f800 	bl	800e0dc <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800f0dc:	2108      	movs	r1, #8
 800f0de:	4802      	ldr	r0, [pc, #8]	@ (800f0e8 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800f0e0:	f7ff fe7c 	bl	800eddc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800f0e4:	bf00      	nop
}
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	58000c00 	.word	0x58000c00

0800f0ec <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b090      	sub	sp, #64	@ 0x40
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800f0f4:	4b73      	ldr	r3, [pc, #460]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800f0fa:	4b72      	ldr	r3, [pc, #456]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f0fc:	681a      	ldr	r2, [r3, #0]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	4013      	ands	r3, r2
 800f102:	4a70      	ldr	r2, [pc, #448]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f104:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800f106:	4b70      	ldr	r3, [pc, #448]	@ (800f2c8 <UTIL_SEQ_Run+0x1dc>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800f10c:	4b6f      	ldr	r3, [pc, #444]	@ (800f2cc <UTIL_SEQ_Run+0x1e0>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800f112:	4b6f      	ldr	r3, [pc, #444]	@ (800f2d0 <UTIL_SEQ_Run+0x1e4>)
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800f118:	4b6e      	ldr	r3, [pc, #440]	@ (800f2d4 <UTIL_SEQ_Run+0x1e8>)
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800f11e:	e08d      	b.n	800f23c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800f120:	2300      	movs	r3, #0
 800f122:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800f124:	e002      	b.n	800f12c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800f126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f128:	3301      	adds	r3, #1
 800f12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800f12c:	4a6a      	ldr	r2, [pc, #424]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f12e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f130:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f136:	401a      	ands	r2, r3
 800f138:	4b62      	ldr	r3, [pc, #392]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4013      	ands	r3, r2
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d0f1      	beq.n	800f126 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800f142:	4a65      	ldr	r2, [pc, #404]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f146:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f14c:	401a      	ands	r2, r3
 800f14e:	4b5d      	ldr	r3, [pc, #372]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	4013      	ands	r3, r2
 800f154:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800f156:	4a60      	ldr	r2, [pc, #384]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f15a:	00db      	lsls	r3, r3, #3
 800f15c:	4413      	add	r3, r2
 800f15e:	685a      	ldr	r2, [r3, #4]
 800f160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f162:	4013      	ands	r3, r2
 800f164:	2b00      	cmp	r3, #0
 800f166:	d106      	bne.n	800f176 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800f168:	4a5b      	ldr	r2, [pc, #364]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f16c:	00db      	lsls	r3, r3, #3
 800f16e:	4413      	add	r3, r2
 800f170:	f04f 32ff 	mov.w	r2, #4294967295
 800f174:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800f176:	4a58      	ldr	r2, [pc, #352]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f17a:	00db      	lsls	r3, r3, #3
 800f17c:	4413      	add	r3, r2
 800f17e:	685a      	ldr	r2, [r3, #4]
 800f180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f182:	4013      	ands	r3, r2
 800f184:	4618      	mov	r0, r3
 800f186:	f000 f951 	bl	800f42c <SEQ_BitPosition>
 800f18a:	4603      	mov	r3, r0
 800f18c:	461a      	mov	r2, r3
 800f18e:	4b53      	ldr	r3, [pc, #332]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f190:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800f192:	4a51      	ldr	r2, [pc, #324]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f196:	00db      	lsls	r3, r3, #3
 800f198:	4413      	add	r3, r2
 800f19a:	685a      	ldr	r2, [r3, #4]
 800f19c:	4b4f      	ldr	r3, [pc, #316]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	2101      	movs	r1, #1
 800f1a2:	fa01 f303 	lsl.w	r3, r1, r3
 800f1a6:	43db      	mvns	r3, r3
 800f1a8:	401a      	ands	r2, r3
 800f1aa:	494b      	ldr	r1, [pc, #300]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f1ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1ae:	00db      	lsls	r3, r3, #3
 800f1b0:	440b      	add	r3, r1
 800f1b2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f1b4:	f3ef 8310 	mrs	r3, PRIMASK
 800f1b8:	61bb      	str	r3, [r7, #24]
  return(result);
 800f1ba:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f1bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800f1be:	b672      	cpsid	i
}
 800f1c0:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800f1c2:	4b46      	ldr	r3, [pc, #280]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	fa02 f303 	lsl.w	r3, r2, r3
 800f1cc:	43da      	mvns	r2, r3
 800f1ce:	4b3e      	ldr	r3, [pc, #248]	@ (800f2c8 <UTIL_SEQ_Run+0x1dc>)
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	4013      	ands	r3, r2
 800f1d4:	4a3c      	ldr	r2, [pc, #240]	@ (800f2c8 <UTIL_SEQ_Run+0x1dc>)
 800f1d6:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800f1d8:	2302      	movs	r3, #2
 800f1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1dc:	e013      	b.n	800f206 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800f1de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1e0:	3b01      	subs	r3, #1
 800f1e2:	4a3d      	ldr	r2, [pc, #244]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f1e4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800f1e8:	4b3c      	ldr	r3, [pc, #240]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	fa02 f303 	lsl.w	r3, r2, r3
 800f1f2:	43da      	mvns	r2, r3
 800f1f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1f6:	3b01      	subs	r3, #1
 800f1f8:	400a      	ands	r2, r1
 800f1fa:	4937      	ldr	r1, [pc, #220]	@ (800f2d8 <UTIL_SEQ_Run+0x1ec>)
 800f1fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800f200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f202:	3b01      	subs	r3, #1
 800f204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d1e8      	bne.n	800f1de <UTIL_SEQ_Run+0xf2>
 800f20c:	6a3b      	ldr	r3, [r7, #32]
 800f20e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	f383 8810 	msr	PRIMASK, r3
}
 800f216:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800f218:	4b30      	ldr	r3, [pc, #192]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	4a30      	ldr	r2, [pc, #192]	@ (800f2e0 <UTIL_SEQ_Run+0x1f4>)
 800f21e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f222:	4798      	blx	r3

    local_taskset = TaskSet;
 800f224:	4b28      	ldr	r3, [pc, #160]	@ (800f2c8 <UTIL_SEQ_Run+0x1dc>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800f22a:	4b28      	ldr	r3, [pc, #160]	@ (800f2cc <UTIL_SEQ_Run+0x1e0>)
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800f230:	4b27      	ldr	r3, [pc, #156]	@ (800f2d0 <UTIL_SEQ_Run+0x1e4>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800f236:	4b27      	ldr	r3, [pc, #156]	@ (800f2d4 <UTIL_SEQ_Run+0x1e8>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800f23c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f23e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f240:	401a      	ands	r2, r3
 800f242:	4b20      	ldr	r3, [pc, #128]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	4013      	ands	r3, r2
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d005      	beq.n	800f258 <UTIL_SEQ_Run+0x16c>
 800f24c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f250:	4013      	ands	r3, r2
 800f252:	2b00      	cmp	r3, #0
 800f254:	f43f af64 	beq.w	800f120 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800f258:	4b20      	ldr	r3, [pc, #128]	@ (800f2dc <UTIL_SEQ_Run+0x1f0>)
 800f25a:	f04f 32ff 	mov.w	r2, #4294967295
 800f25e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800f260:	f000 f8d6 	bl	800f410 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f264:	f3ef 8310 	mrs	r3, PRIMASK
 800f268:	613b      	str	r3, [r7, #16]
  return(result);
 800f26a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800f26c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800f26e:	b672      	cpsid	i
}
 800f270:	bf00      	nop
  local_taskset = TaskSet;
 800f272:	4b15      	ldr	r3, [pc, #84]	@ (800f2c8 <UTIL_SEQ_Run+0x1dc>)
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800f278:	4b14      	ldr	r3, [pc, #80]	@ (800f2cc <UTIL_SEQ_Run+0x1e0>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800f27e:	4b14      	ldr	r3, [pc, #80]	@ (800f2d0 <UTIL_SEQ_Run+0x1e4>)
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800f284:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f288:	401a      	ands	r2, r3
 800f28a:	4b0e      	ldr	r3, [pc, #56]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	4013      	ands	r3, r2
 800f290:	2b00      	cmp	r3, #0
 800f292:	d107      	bne.n	800f2a4 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800f294:	4b0f      	ldr	r3, [pc, #60]	@ (800f2d4 <UTIL_SEQ_Run+0x1e8>)
 800f296:	681a      	ldr	r2, [r3, #0]
 800f298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f29a:	4013      	ands	r3, r2
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d101      	bne.n	800f2a4 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800f2a0:	f7f6 faae 	bl	8005800 <UTIL_SEQ_Idle>
 800f2a4:	69fb      	ldr	r3, [r7, #28]
 800f2a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f383 8810 	msr	PRIMASK, r3
}
 800f2ae:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800f2b0:	f000 f8b5 	bl	800f41e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800f2b4:	4a03      	ldr	r2, [pc, #12]	@ (800f2c4 <UTIL_SEQ_Run+0x1d8>)
 800f2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b8:	6013      	str	r3, [r2, #0]

  return;
 800f2ba:	bf00      	nop
}
 800f2bc:	3740      	adds	r7, #64	@ 0x40
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}
 800f2c2:	bf00      	nop
 800f2c4:	2000001c 	.word	0x2000001c
 800f2c8:	20000474 	.word	0x20000474
 800f2cc:	20000478 	.word	0x20000478
 800f2d0:	20000018 	.word	0x20000018
 800f2d4:	2000047c 	.word	0x2000047c
 800f2d8:	20000504 	.word	0x20000504
 800f2dc:	20000480 	.word	0x20000480
 800f2e0:	20000484 	.word	0x20000484

0800f2e4 <UTIL_SEQ_SetTask>:

  return;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800f2e4:	b480      	push	{r7}
 800f2e6:	b087      	sub	sp, #28
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
 800f2ec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f2ee:	f3ef 8310 	mrs	r3, PRIMASK
 800f2f2:	60fb      	str	r3, [r7, #12]
  return(result);
 800f2f4:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f2f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f2f8:	b672      	cpsid	i
}
 800f2fa:	bf00      	nop

  TaskSet |= TaskId_bm;
 800f2fc:	4b0d      	ldr	r3, [pc, #52]	@ (800f334 <UTIL_SEQ_SetTask+0x50>)
 800f2fe:	681a      	ldr	r2, [r3, #0]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	4313      	orrs	r3, r2
 800f304:	4a0b      	ldr	r2, [pc, #44]	@ (800f334 <UTIL_SEQ_SetTask+0x50>)
 800f306:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800f308:	4a0b      	ldr	r2, [pc, #44]	@ (800f338 <UTIL_SEQ_SetTask+0x54>)
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	431a      	orrs	r2, r3
 800f314:	4908      	ldr	r1, [pc, #32]	@ (800f338 <UTIL_SEQ_SetTask+0x54>)
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f320:	693b      	ldr	r3, [r7, #16]
 800f322:	f383 8810 	msr	PRIMASK, r3
}
 800f326:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f328:	bf00      	nop
}
 800f32a:	371c      	adds	r7, #28
 800f32c:	46bd      	mov	sp, r7
 800f32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f332:	4770      	bx	lr
 800f334:	20000474 	.word	0x20000474
 800f338:	20000504 	.word	0x20000504

0800f33c <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800f33c:	b480      	push	{r7}
 800f33e:	b087      	sub	sp, #28
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f344:	f3ef 8310 	mrs	r3, PRIMASK
 800f348:	60fb      	str	r3, [r7, #12]
  return(result);
 800f34a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f34c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f34e:	b672      	cpsid	i
}
 800f350:	bf00      	nop

  EvtSet |= EvtId_bm;
 800f352:	4b09      	ldr	r3, [pc, #36]	@ (800f378 <UTIL_SEQ_SetEvt+0x3c>)
 800f354:	681a      	ldr	r2, [r3, #0]
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	4313      	orrs	r3, r2
 800f35a:	4a07      	ldr	r2, [pc, #28]	@ (800f378 <UTIL_SEQ_SetEvt+0x3c>)
 800f35c:	6013      	str	r3, [r2, #0]
 800f35e:	697b      	ldr	r3, [r7, #20]
 800f360:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f362:	693b      	ldr	r3, [r7, #16]
 800f364:	f383 8810 	msr	PRIMASK, r3
}
 800f368:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800f36a:	bf00      	nop
}
 800f36c:	371c      	adds	r7, #28
 800f36e:	46bd      	mov	sp, r7
 800f370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f374:	4770      	bx	lr
 800f376:	bf00      	nop
 800f378:	20000478 	.word	0x20000478

0800f37c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b088      	sub	sp, #32
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800f384:	4b1f      	ldr	r3, [pc, #124]	@ (800f404 <UTIL_SEQ_WaitEvt+0x88>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800f38a:	4b1e      	ldr	r3, [pc, #120]	@ (800f404 <UTIL_SEQ_WaitEvt+0x88>)
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f392:	d102      	bne.n	800f39a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800f394:	2300      	movs	r3, #0
 800f396:	61fb      	str	r3, [r7, #28]
 800f398:	e005      	b.n	800f3a6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800f39a:	4b1a      	ldr	r3, [pc, #104]	@ (800f404 <UTIL_SEQ_WaitEvt+0x88>)
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	2201      	movs	r2, #1
 800f3a0:	fa02 f303 	lsl.w	r3, r2, r3
 800f3a4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800f3a6:	4b18      	ldr	r3, [pc, #96]	@ (800f408 <UTIL_SEQ_WaitEvt+0x8c>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800f3ac:	4a16      	ldr	r2, [pc, #88]	@ (800f408 <UTIL_SEQ_WaitEvt+0x8c>)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800f3b2:	e003      	b.n	800f3bc <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800f3b4:	6879      	ldr	r1, [r7, #4]
 800f3b6:	69f8      	ldr	r0, [r7, #28]
 800f3b8:	f7f6 fa29 	bl	800580e <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800f3bc:	4b13      	ldr	r3, [pc, #76]	@ (800f40c <UTIL_SEQ_WaitEvt+0x90>)
 800f3be:	681a      	ldr	r2, [r3, #0]
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	4013      	ands	r3, r2
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d0f5      	beq.n	800f3b4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800f3c8:	4a0e      	ldr	r2, [pc, #56]	@ (800f404 <UTIL_SEQ_WaitEvt+0x88>)
 800f3ca:	69bb      	ldr	r3, [r7, #24]
 800f3cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f3ce:	f3ef 8310 	mrs	r3, PRIMASK
 800f3d2:	60bb      	str	r3, [r7, #8]
  return(result);
 800f3d4:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800f3d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800f3d8:	b672      	cpsid	i
}
 800f3da:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	43da      	mvns	r2, r3
 800f3e0:	4b0a      	ldr	r3, [pc, #40]	@ (800f40c <UTIL_SEQ_WaitEvt+0x90>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	4013      	ands	r3, r2
 800f3e6:	4a09      	ldr	r2, [pc, #36]	@ (800f40c <UTIL_SEQ_WaitEvt+0x90>)
 800f3e8:	6013      	str	r3, [r2, #0]
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	f383 8810 	msr	PRIMASK, r3
}
 800f3f4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800f3f6:	4a04      	ldr	r2, [pc, #16]	@ (800f408 <UTIL_SEQ_WaitEvt+0x8c>)
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	6013      	str	r3, [r2, #0]
  return;
 800f3fc:	bf00      	nop
}
 800f3fe:	3720      	adds	r7, #32
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}
 800f404:	20000480 	.word	0x20000480
 800f408:	2000047c 	.word	0x2000047c
 800f40c:	20000478 	.word	0x20000478

0800f410 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800f410:	b480      	push	{r7}
 800f412:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800f414:	bf00      	nop
}
 800f416:	46bd      	mov	sp, r7
 800f418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41c:	4770      	bx	lr

0800f41e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800f41e:	b480      	push	{r7}
 800f420:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800f422:	bf00      	nop
}
 800f424:	46bd      	mov	sp, r7
 800f426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42a:	4770      	bx	lr

0800f42c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b085      	sub	sp, #20
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800f434:	2300      	movs	r3, #0
 800f436:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800f43c:	68bb      	ldr	r3, [r7, #8]
 800f43e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f442:	d204      	bcs.n	800f44e <SEQ_BitPosition+0x22>
 800f444:	2310      	movs	r3, #16
 800f446:	73fb      	strb	r3, [r7, #15]
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	041b      	lsls	r3, r3, #16
 800f44c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f454:	d205      	bcs.n	800f462 <SEQ_BitPosition+0x36>
 800f456:	7bfb      	ldrb	r3, [r7, #15]
 800f458:	3308      	adds	r3, #8
 800f45a:	73fb      	strb	r3, [r7, #15]
 800f45c:	68bb      	ldr	r3, [r7, #8]
 800f45e:	021b      	lsls	r3, r3, #8
 800f460:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f468:	d205      	bcs.n	800f476 <SEQ_BitPosition+0x4a>
 800f46a:	7bfb      	ldrb	r3, [r7, #15]
 800f46c:	3304      	adds	r3, #4
 800f46e:	73fb      	strb	r3, [r7, #15]
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	011b      	lsls	r3, r3, #4
 800f474:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800f476:	68bb      	ldr	r3, [r7, #8]
 800f478:	0f1b      	lsrs	r3, r3, #28
 800f47a:	4a07      	ldr	r2, [pc, #28]	@ (800f498 <SEQ_BitPosition+0x6c>)
 800f47c:	5cd2      	ldrb	r2, [r2, r3]
 800f47e:	7bfb      	ldrb	r3, [r7, #15]
 800f480:	4413      	add	r3, r2
 800f482:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800f484:	7bfb      	ldrb	r3, [r7, #15]
 800f486:	f1c3 031f 	rsb	r3, r3, #31
 800f48a:	b2db      	uxtb	r3, r3
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	3714      	adds	r7, #20
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	08010b5c 	.word	0x08010b5c

0800f49c <__assert_func>:
 800f49c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f49e:	4614      	mov	r4, r2
 800f4a0:	461a      	mov	r2, r3
 800f4a2:	4b09      	ldr	r3, [pc, #36]	@ (800f4c8 <__assert_func+0x2c>)
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	68d8      	ldr	r0, [r3, #12]
 800f4aa:	b954      	cbnz	r4, 800f4c2 <__assert_func+0x26>
 800f4ac:	4b07      	ldr	r3, [pc, #28]	@ (800f4cc <__assert_func+0x30>)
 800f4ae:	461c      	mov	r4, r3
 800f4b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f4b4:	9100      	str	r1, [sp, #0]
 800f4b6:	462b      	mov	r3, r5
 800f4b8:	4905      	ldr	r1, [pc, #20]	@ (800f4d0 <__assert_func+0x34>)
 800f4ba:	f000 f96f 	bl	800f79c <fiprintf>
 800f4be:	f000 fc34 	bl	800fd2a <abort>
 800f4c2:	4b04      	ldr	r3, [pc, #16]	@ (800f4d4 <__assert_func+0x38>)
 800f4c4:	e7f4      	b.n	800f4b0 <__assert_func+0x14>
 800f4c6:	bf00      	nop
 800f4c8:	2000002c 	.word	0x2000002c
 800f4cc:	08010ba7 	.word	0x08010ba7
 800f4d0:	08010b79 	.word	0x08010b79
 800f4d4:	08010b6c 	.word	0x08010b6c

0800f4d8 <malloc>:
 800f4d8:	4b02      	ldr	r3, [pc, #8]	@ (800f4e4 <malloc+0xc>)
 800f4da:	4601      	mov	r1, r0
 800f4dc:	6818      	ldr	r0, [r3, #0]
 800f4de:	f000 b82d 	b.w	800f53c <_malloc_r>
 800f4e2:	bf00      	nop
 800f4e4:	2000002c 	.word	0x2000002c

0800f4e8 <free>:
 800f4e8:	4b02      	ldr	r3, [pc, #8]	@ (800f4f4 <free+0xc>)
 800f4ea:	4601      	mov	r1, r0
 800f4ec:	6818      	ldr	r0, [r3, #0]
 800f4ee:	f000 bc23 	b.w	800fd38 <_free_r>
 800f4f2:	bf00      	nop
 800f4f4:	2000002c 	.word	0x2000002c

0800f4f8 <sbrk_aligned>:
 800f4f8:	b570      	push	{r4, r5, r6, lr}
 800f4fa:	4e0f      	ldr	r6, [pc, #60]	@ (800f538 <sbrk_aligned+0x40>)
 800f4fc:	460c      	mov	r4, r1
 800f4fe:	6831      	ldr	r1, [r6, #0]
 800f500:	4605      	mov	r5, r0
 800f502:	b911      	cbnz	r1, 800f50a <sbrk_aligned+0x12>
 800f504:	f000 fbb2 	bl	800fc6c <_sbrk_r>
 800f508:	6030      	str	r0, [r6, #0]
 800f50a:	4621      	mov	r1, r4
 800f50c:	4628      	mov	r0, r5
 800f50e:	f000 fbad 	bl	800fc6c <_sbrk_r>
 800f512:	1c43      	adds	r3, r0, #1
 800f514:	d103      	bne.n	800f51e <sbrk_aligned+0x26>
 800f516:	f04f 34ff 	mov.w	r4, #4294967295
 800f51a:	4620      	mov	r0, r4
 800f51c:	bd70      	pop	{r4, r5, r6, pc}
 800f51e:	1cc4      	adds	r4, r0, #3
 800f520:	f024 0403 	bic.w	r4, r4, #3
 800f524:	42a0      	cmp	r0, r4
 800f526:	d0f8      	beq.n	800f51a <sbrk_aligned+0x22>
 800f528:	1a21      	subs	r1, r4, r0
 800f52a:	4628      	mov	r0, r5
 800f52c:	f000 fb9e 	bl	800fc6c <_sbrk_r>
 800f530:	3001      	adds	r0, #1
 800f532:	d1f2      	bne.n	800f51a <sbrk_aligned+0x22>
 800f534:	e7ef      	b.n	800f516 <sbrk_aligned+0x1e>
 800f536:	bf00      	nop
 800f538:	20000514 	.word	0x20000514

0800f53c <_malloc_r>:
 800f53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f540:	1ccd      	adds	r5, r1, #3
 800f542:	f025 0503 	bic.w	r5, r5, #3
 800f546:	3508      	adds	r5, #8
 800f548:	2d0c      	cmp	r5, #12
 800f54a:	bf38      	it	cc
 800f54c:	250c      	movcc	r5, #12
 800f54e:	2d00      	cmp	r5, #0
 800f550:	4606      	mov	r6, r0
 800f552:	db01      	blt.n	800f558 <_malloc_r+0x1c>
 800f554:	42a9      	cmp	r1, r5
 800f556:	d904      	bls.n	800f562 <_malloc_r+0x26>
 800f558:	230c      	movs	r3, #12
 800f55a:	6033      	str	r3, [r6, #0]
 800f55c:	2000      	movs	r0, #0
 800f55e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f638 <_malloc_r+0xfc>
 800f566:	f000 f869 	bl	800f63c <__malloc_lock>
 800f56a:	f8d8 3000 	ldr.w	r3, [r8]
 800f56e:	461c      	mov	r4, r3
 800f570:	bb44      	cbnz	r4, 800f5c4 <_malloc_r+0x88>
 800f572:	4629      	mov	r1, r5
 800f574:	4630      	mov	r0, r6
 800f576:	f7ff ffbf 	bl	800f4f8 <sbrk_aligned>
 800f57a:	1c43      	adds	r3, r0, #1
 800f57c:	4604      	mov	r4, r0
 800f57e:	d158      	bne.n	800f632 <_malloc_r+0xf6>
 800f580:	f8d8 4000 	ldr.w	r4, [r8]
 800f584:	4627      	mov	r7, r4
 800f586:	2f00      	cmp	r7, #0
 800f588:	d143      	bne.n	800f612 <_malloc_r+0xd6>
 800f58a:	2c00      	cmp	r4, #0
 800f58c:	d04b      	beq.n	800f626 <_malloc_r+0xea>
 800f58e:	6823      	ldr	r3, [r4, #0]
 800f590:	4639      	mov	r1, r7
 800f592:	4630      	mov	r0, r6
 800f594:	eb04 0903 	add.w	r9, r4, r3
 800f598:	f000 fb68 	bl	800fc6c <_sbrk_r>
 800f59c:	4581      	cmp	r9, r0
 800f59e:	d142      	bne.n	800f626 <_malloc_r+0xea>
 800f5a0:	6821      	ldr	r1, [r4, #0]
 800f5a2:	1a6d      	subs	r5, r5, r1
 800f5a4:	4629      	mov	r1, r5
 800f5a6:	4630      	mov	r0, r6
 800f5a8:	f7ff ffa6 	bl	800f4f8 <sbrk_aligned>
 800f5ac:	3001      	adds	r0, #1
 800f5ae:	d03a      	beq.n	800f626 <_malloc_r+0xea>
 800f5b0:	6823      	ldr	r3, [r4, #0]
 800f5b2:	442b      	add	r3, r5
 800f5b4:	6023      	str	r3, [r4, #0]
 800f5b6:	f8d8 3000 	ldr.w	r3, [r8]
 800f5ba:	685a      	ldr	r2, [r3, #4]
 800f5bc:	bb62      	cbnz	r2, 800f618 <_malloc_r+0xdc>
 800f5be:	f8c8 7000 	str.w	r7, [r8]
 800f5c2:	e00f      	b.n	800f5e4 <_malloc_r+0xa8>
 800f5c4:	6822      	ldr	r2, [r4, #0]
 800f5c6:	1b52      	subs	r2, r2, r5
 800f5c8:	d420      	bmi.n	800f60c <_malloc_r+0xd0>
 800f5ca:	2a0b      	cmp	r2, #11
 800f5cc:	d917      	bls.n	800f5fe <_malloc_r+0xc2>
 800f5ce:	1961      	adds	r1, r4, r5
 800f5d0:	42a3      	cmp	r3, r4
 800f5d2:	6025      	str	r5, [r4, #0]
 800f5d4:	bf18      	it	ne
 800f5d6:	6059      	strne	r1, [r3, #4]
 800f5d8:	6863      	ldr	r3, [r4, #4]
 800f5da:	bf08      	it	eq
 800f5dc:	f8c8 1000 	streq.w	r1, [r8]
 800f5e0:	5162      	str	r2, [r4, r5]
 800f5e2:	604b      	str	r3, [r1, #4]
 800f5e4:	4630      	mov	r0, r6
 800f5e6:	f000 f82f 	bl	800f648 <__malloc_unlock>
 800f5ea:	f104 000b 	add.w	r0, r4, #11
 800f5ee:	1d23      	adds	r3, r4, #4
 800f5f0:	f020 0007 	bic.w	r0, r0, #7
 800f5f4:	1ac2      	subs	r2, r0, r3
 800f5f6:	bf1c      	itt	ne
 800f5f8:	1a1b      	subne	r3, r3, r0
 800f5fa:	50a3      	strne	r3, [r4, r2]
 800f5fc:	e7af      	b.n	800f55e <_malloc_r+0x22>
 800f5fe:	6862      	ldr	r2, [r4, #4]
 800f600:	42a3      	cmp	r3, r4
 800f602:	bf0c      	ite	eq
 800f604:	f8c8 2000 	streq.w	r2, [r8]
 800f608:	605a      	strne	r2, [r3, #4]
 800f60a:	e7eb      	b.n	800f5e4 <_malloc_r+0xa8>
 800f60c:	4623      	mov	r3, r4
 800f60e:	6864      	ldr	r4, [r4, #4]
 800f610:	e7ae      	b.n	800f570 <_malloc_r+0x34>
 800f612:	463c      	mov	r4, r7
 800f614:	687f      	ldr	r7, [r7, #4]
 800f616:	e7b6      	b.n	800f586 <_malloc_r+0x4a>
 800f618:	461a      	mov	r2, r3
 800f61a:	685b      	ldr	r3, [r3, #4]
 800f61c:	42a3      	cmp	r3, r4
 800f61e:	d1fb      	bne.n	800f618 <_malloc_r+0xdc>
 800f620:	2300      	movs	r3, #0
 800f622:	6053      	str	r3, [r2, #4]
 800f624:	e7de      	b.n	800f5e4 <_malloc_r+0xa8>
 800f626:	230c      	movs	r3, #12
 800f628:	6033      	str	r3, [r6, #0]
 800f62a:	4630      	mov	r0, r6
 800f62c:	f000 f80c 	bl	800f648 <__malloc_unlock>
 800f630:	e794      	b.n	800f55c <_malloc_r+0x20>
 800f632:	6005      	str	r5, [r0, #0]
 800f634:	e7d6      	b.n	800f5e4 <_malloc_r+0xa8>
 800f636:	bf00      	nop
 800f638:	20000518 	.word	0x20000518

0800f63c <__malloc_lock>:
 800f63c:	4801      	ldr	r0, [pc, #4]	@ (800f644 <__malloc_lock+0x8>)
 800f63e:	f000 bb62 	b.w	800fd06 <__retarget_lock_acquire_recursive>
 800f642:	bf00      	nop
 800f644:	2000065c 	.word	0x2000065c

0800f648 <__malloc_unlock>:
 800f648:	4801      	ldr	r0, [pc, #4]	@ (800f650 <__malloc_unlock+0x8>)
 800f64a:	f000 bb5d 	b.w	800fd08 <__retarget_lock_release_recursive>
 800f64e:	bf00      	nop
 800f650:	2000065c 	.word	0x2000065c

0800f654 <std>:
 800f654:	2300      	movs	r3, #0
 800f656:	b510      	push	{r4, lr}
 800f658:	4604      	mov	r4, r0
 800f65a:	e9c0 3300 	strd	r3, r3, [r0]
 800f65e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f662:	6083      	str	r3, [r0, #8]
 800f664:	8181      	strh	r1, [r0, #12]
 800f666:	6643      	str	r3, [r0, #100]	@ 0x64
 800f668:	81c2      	strh	r2, [r0, #14]
 800f66a:	6183      	str	r3, [r0, #24]
 800f66c:	4619      	mov	r1, r3
 800f66e:	2208      	movs	r2, #8
 800f670:	305c      	adds	r0, #92	@ 0x5c
 800f672:	f000 fabf 	bl	800fbf4 <memset>
 800f676:	4b0d      	ldr	r3, [pc, #52]	@ (800f6ac <std+0x58>)
 800f678:	6263      	str	r3, [r4, #36]	@ 0x24
 800f67a:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b0 <std+0x5c>)
 800f67c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f67e:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b4 <std+0x60>)
 800f680:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f682:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b8 <std+0x64>)
 800f684:	6323      	str	r3, [r4, #48]	@ 0x30
 800f686:	4b0d      	ldr	r3, [pc, #52]	@ (800f6bc <std+0x68>)
 800f688:	6224      	str	r4, [r4, #32]
 800f68a:	429c      	cmp	r4, r3
 800f68c:	d006      	beq.n	800f69c <std+0x48>
 800f68e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f692:	4294      	cmp	r4, r2
 800f694:	d002      	beq.n	800f69c <std+0x48>
 800f696:	33d0      	adds	r3, #208	@ 0xd0
 800f698:	429c      	cmp	r4, r3
 800f69a:	d105      	bne.n	800f6a8 <std+0x54>
 800f69c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6a4:	f000 bb2e 	b.w	800fd04 <__retarget_lock_init_recursive>
 800f6a8:	bd10      	pop	{r4, pc}
 800f6aa:	bf00      	nop
 800f6ac:	0800fa45 	.word	0x0800fa45
 800f6b0:	0800fa67 	.word	0x0800fa67
 800f6b4:	0800fa9f 	.word	0x0800fa9f
 800f6b8:	0800fac3 	.word	0x0800fac3
 800f6bc:	2000051c 	.word	0x2000051c

0800f6c0 <stdio_exit_handler>:
 800f6c0:	4a02      	ldr	r2, [pc, #8]	@ (800f6cc <stdio_exit_handler+0xc>)
 800f6c2:	4903      	ldr	r1, [pc, #12]	@ (800f6d0 <stdio_exit_handler+0x10>)
 800f6c4:	4803      	ldr	r0, [pc, #12]	@ (800f6d4 <stdio_exit_handler+0x14>)
 800f6c6:	f000 b87b 	b.w	800f7c0 <_fwalk_sglue>
 800f6ca:	bf00      	nop
 800f6cc:	20000020 	.word	0x20000020
 800f6d0:	08010475 	.word	0x08010475
 800f6d4:	20000030 	.word	0x20000030

0800f6d8 <cleanup_stdio>:
 800f6d8:	6841      	ldr	r1, [r0, #4]
 800f6da:	4b0c      	ldr	r3, [pc, #48]	@ (800f70c <cleanup_stdio+0x34>)
 800f6dc:	4299      	cmp	r1, r3
 800f6de:	b510      	push	{r4, lr}
 800f6e0:	4604      	mov	r4, r0
 800f6e2:	d001      	beq.n	800f6e8 <cleanup_stdio+0x10>
 800f6e4:	f000 fec6 	bl	8010474 <_fflush_r>
 800f6e8:	68a1      	ldr	r1, [r4, #8]
 800f6ea:	4b09      	ldr	r3, [pc, #36]	@ (800f710 <cleanup_stdio+0x38>)
 800f6ec:	4299      	cmp	r1, r3
 800f6ee:	d002      	beq.n	800f6f6 <cleanup_stdio+0x1e>
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	f000 febf 	bl	8010474 <_fflush_r>
 800f6f6:	68e1      	ldr	r1, [r4, #12]
 800f6f8:	4b06      	ldr	r3, [pc, #24]	@ (800f714 <cleanup_stdio+0x3c>)
 800f6fa:	4299      	cmp	r1, r3
 800f6fc:	d004      	beq.n	800f708 <cleanup_stdio+0x30>
 800f6fe:	4620      	mov	r0, r4
 800f700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f704:	f000 beb6 	b.w	8010474 <_fflush_r>
 800f708:	bd10      	pop	{r4, pc}
 800f70a:	bf00      	nop
 800f70c:	2000051c 	.word	0x2000051c
 800f710:	20000584 	.word	0x20000584
 800f714:	200005ec 	.word	0x200005ec

0800f718 <global_stdio_init.part.0>:
 800f718:	b510      	push	{r4, lr}
 800f71a:	4b0b      	ldr	r3, [pc, #44]	@ (800f748 <global_stdio_init.part.0+0x30>)
 800f71c:	4c0b      	ldr	r4, [pc, #44]	@ (800f74c <global_stdio_init.part.0+0x34>)
 800f71e:	4a0c      	ldr	r2, [pc, #48]	@ (800f750 <global_stdio_init.part.0+0x38>)
 800f720:	601a      	str	r2, [r3, #0]
 800f722:	4620      	mov	r0, r4
 800f724:	2200      	movs	r2, #0
 800f726:	2104      	movs	r1, #4
 800f728:	f7ff ff94 	bl	800f654 <std>
 800f72c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f730:	2201      	movs	r2, #1
 800f732:	2109      	movs	r1, #9
 800f734:	f7ff ff8e 	bl	800f654 <std>
 800f738:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f73c:	2202      	movs	r2, #2
 800f73e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f742:	2112      	movs	r1, #18
 800f744:	f7ff bf86 	b.w	800f654 <std>
 800f748:	20000654 	.word	0x20000654
 800f74c:	2000051c 	.word	0x2000051c
 800f750:	0800f6c1 	.word	0x0800f6c1

0800f754 <__sfp_lock_acquire>:
 800f754:	4801      	ldr	r0, [pc, #4]	@ (800f75c <__sfp_lock_acquire+0x8>)
 800f756:	f000 bad6 	b.w	800fd06 <__retarget_lock_acquire_recursive>
 800f75a:	bf00      	nop
 800f75c:	2000065d 	.word	0x2000065d

0800f760 <__sfp_lock_release>:
 800f760:	4801      	ldr	r0, [pc, #4]	@ (800f768 <__sfp_lock_release+0x8>)
 800f762:	f000 bad1 	b.w	800fd08 <__retarget_lock_release_recursive>
 800f766:	bf00      	nop
 800f768:	2000065d 	.word	0x2000065d

0800f76c <__sinit>:
 800f76c:	b510      	push	{r4, lr}
 800f76e:	4604      	mov	r4, r0
 800f770:	f7ff fff0 	bl	800f754 <__sfp_lock_acquire>
 800f774:	6a23      	ldr	r3, [r4, #32]
 800f776:	b11b      	cbz	r3, 800f780 <__sinit+0x14>
 800f778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f77c:	f7ff bff0 	b.w	800f760 <__sfp_lock_release>
 800f780:	4b04      	ldr	r3, [pc, #16]	@ (800f794 <__sinit+0x28>)
 800f782:	6223      	str	r3, [r4, #32]
 800f784:	4b04      	ldr	r3, [pc, #16]	@ (800f798 <__sinit+0x2c>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d1f5      	bne.n	800f778 <__sinit+0xc>
 800f78c:	f7ff ffc4 	bl	800f718 <global_stdio_init.part.0>
 800f790:	e7f2      	b.n	800f778 <__sinit+0xc>
 800f792:	bf00      	nop
 800f794:	0800f6d9 	.word	0x0800f6d9
 800f798:	20000654 	.word	0x20000654

0800f79c <fiprintf>:
 800f79c:	b40e      	push	{r1, r2, r3}
 800f79e:	b503      	push	{r0, r1, lr}
 800f7a0:	4601      	mov	r1, r0
 800f7a2:	ab03      	add	r3, sp, #12
 800f7a4:	4805      	ldr	r0, [pc, #20]	@ (800f7bc <fiprintf+0x20>)
 800f7a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7aa:	6800      	ldr	r0, [r0, #0]
 800f7ac:	9301      	str	r3, [sp, #4]
 800f7ae:	f000 fb37 	bl	800fe20 <_vfiprintf_r>
 800f7b2:	b002      	add	sp, #8
 800f7b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7b8:	b003      	add	sp, #12
 800f7ba:	4770      	bx	lr
 800f7bc:	2000002c 	.word	0x2000002c

0800f7c0 <_fwalk_sglue>:
 800f7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7c4:	4607      	mov	r7, r0
 800f7c6:	4688      	mov	r8, r1
 800f7c8:	4614      	mov	r4, r2
 800f7ca:	2600      	movs	r6, #0
 800f7cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f7d0:	f1b9 0901 	subs.w	r9, r9, #1
 800f7d4:	d505      	bpl.n	800f7e2 <_fwalk_sglue+0x22>
 800f7d6:	6824      	ldr	r4, [r4, #0]
 800f7d8:	2c00      	cmp	r4, #0
 800f7da:	d1f7      	bne.n	800f7cc <_fwalk_sglue+0xc>
 800f7dc:	4630      	mov	r0, r6
 800f7de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7e2:	89ab      	ldrh	r3, [r5, #12]
 800f7e4:	2b01      	cmp	r3, #1
 800f7e6:	d907      	bls.n	800f7f8 <_fwalk_sglue+0x38>
 800f7e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f7ec:	3301      	adds	r3, #1
 800f7ee:	d003      	beq.n	800f7f8 <_fwalk_sglue+0x38>
 800f7f0:	4629      	mov	r1, r5
 800f7f2:	4638      	mov	r0, r7
 800f7f4:	47c0      	blx	r8
 800f7f6:	4306      	orrs	r6, r0
 800f7f8:	3568      	adds	r5, #104	@ 0x68
 800f7fa:	e7e9      	b.n	800f7d0 <_fwalk_sglue+0x10>

0800f7fc <iprintf>:
 800f7fc:	b40f      	push	{r0, r1, r2, r3}
 800f7fe:	b507      	push	{r0, r1, r2, lr}
 800f800:	4906      	ldr	r1, [pc, #24]	@ (800f81c <iprintf+0x20>)
 800f802:	ab04      	add	r3, sp, #16
 800f804:	6808      	ldr	r0, [r1, #0]
 800f806:	f853 2b04 	ldr.w	r2, [r3], #4
 800f80a:	6881      	ldr	r1, [r0, #8]
 800f80c:	9301      	str	r3, [sp, #4]
 800f80e:	f000 fb07 	bl	800fe20 <_vfiprintf_r>
 800f812:	b003      	add	sp, #12
 800f814:	f85d eb04 	ldr.w	lr, [sp], #4
 800f818:	b004      	add	sp, #16
 800f81a:	4770      	bx	lr
 800f81c:	2000002c 	.word	0x2000002c

0800f820 <_puts_r>:
 800f820:	6a03      	ldr	r3, [r0, #32]
 800f822:	b570      	push	{r4, r5, r6, lr}
 800f824:	6884      	ldr	r4, [r0, #8]
 800f826:	4605      	mov	r5, r0
 800f828:	460e      	mov	r6, r1
 800f82a:	b90b      	cbnz	r3, 800f830 <_puts_r+0x10>
 800f82c:	f7ff ff9e 	bl	800f76c <__sinit>
 800f830:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f832:	07db      	lsls	r3, r3, #31
 800f834:	d405      	bmi.n	800f842 <_puts_r+0x22>
 800f836:	89a3      	ldrh	r3, [r4, #12]
 800f838:	0598      	lsls	r0, r3, #22
 800f83a:	d402      	bmi.n	800f842 <_puts_r+0x22>
 800f83c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f83e:	f000 fa62 	bl	800fd06 <__retarget_lock_acquire_recursive>
 800f842:	89a3      	ldrh	r3, [r4, #12]
 800f844:	0719      	lsls	r1, r3, #28
 800f846:	d502      	bpl.n	800f84e <_puts_r+0x2e>
 800f848:	6923      	ldr	r3, [r4, #16]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d135      	bne.n	800f8ba <_puts_r+0x9a>
 800f84e:	4621      	mov	r1, r4
 800f850:	4628      	mov	r0, r5
 800f852:	f000 f979 	bl	800fb48 <__swsetup_r>
 800f856:	b380      	cbz	r0, 800f8ba <_puts_r+0x9a>
 800f858:	f04f 35ff 	mov.w	r5, #4294967295
 800f85c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f85e:	07da      	lsls	r2, r3, #31
 800f860:	d405      	bmi.n	800f86e <_puts_r+0x4e>
 800f862:	89a3      	ldrh	r3, [r4, #12]
 800f864:	059b      	lsls	r3, r3, #22
 800f866:	d402      	bmi.n	800f86e <_puts_r+0x4e>
 800f868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f86a:	f000 fa4d 	bl	800fd08 <__retarget_lock_release_recursive>
 800f86e:	4628      	mov	r0, r5
 800f870:	bd70      	pop	{r4, r5, r6, pc}
 800f872:	2b00      	cmp	r3, #0
 800f874:	da04      	bge.n	800f880 <_puts_r+0x60>
 800f876:	69a2      	ldr	r2, [r4, #24]
 800f878:	429a      	cmp	r2, r3
 800f87a:	dc17      	bgt.n	800f8ac <_puts_r+0x8c>
 800f87c:	290a      	cmp	r1, #10
 800f87e:	d015      	beq.n	800f8ac <_puts_r+0x8c>
 800f880:	6823      	ldr	r3, [r4, #0]
 800f882:	1c5a      	adds	r2, r3, #1
 800f884:	6022      	str	r2, [r4, #0]
 800f886:	7019      	strb	r1, [r3, #0]
 800f888:	68a3      	ldr	r3, [r4, #8]
 800f88a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f88e:	3b01      	subs	r3, #1
 800f890:	60a3      	str	r3, [r4, #8]
 800f892:	2900      	cmp	r1, #0
 800f894:	d1ed      	bne.n	800f872 <_puts_r+0x52>
 800f896:	2b00      	cmp	r3, #0
 800f898:	da11      	bge.n	800f8be <_puts_r+0x9e>
 800f89a:	4622      	mov	r2, r4
 800f89c:	210a      	movs	r1, #10
 800f89e:	4628      	mov	r0, r5
 800f8a0:	f000 f913 	bl	800faca <__swbuf_r>
 800f8a4:	3001      	adds	r0, #1
 800f8a6:	d0d7      	beq.n	800f858 <_puts_r+0x38>
 800f8a8:	250a      	movs	r5, #10
 800f8aa:	e7d7      	b.n	800f85c <_puts_r+0x3c>
 800f8ac:	4622      	mov	r2, r4
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	f000 f90b 	bl	800faca <__swbuf_r>
 800f8b4:	3001      	adds	r0, #1
 800f8b6:	d1e7      	bne.n	800f888 <_puts_r+0x68>
 800f8b8:	e7ce      	b.n	800f858 <_puts_r+0x38>
 800f8ba:	3e01      	subs	r6, #1
 800f8bc:	e7e4      	b.n	800f888 <_puts_r+0x68>
 800f8be:	6823      	ldr	r3, [r4, #0]
 800f8c0:	1c5a      	adds	r2, r3, #1
 800f8c2:	6022      	str	r2, [r4, #0]
 800f8c4:	220a      	movs	r2, #10
 800f8c6:	701a      	strb	r2, [r3, #0]
 800f8c8:	e7ee      	b.n	800f8a8 <_puts_r+0x88>
	...

0800f8cc <puts>:
 800f8cc:	4b02      	ldr	r3, [pc, #8]	@ (800f8d8 <puts+0xc>)
 800f8ce:	4601      	mov	r1, r0
 800f8d0:	6818      	ldr	r0, [r3, #0]
 800f8d2:	f7ff bfa5 	b.w	800f820 <_puts_r>
 800f8d6:	bf00      	nop
 800f8d8:	2000002c 	.word	0x2000002c

0800f8dc <setvbuf>:
 800f8dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f8e0:	461d      	mov	r5, r3
 800f8e2:	4b57      	ldr	r3, [pc, #348]	@ (800fa40 <setvbuf+0x164>)
 800f8e4:	681f      	ldr	r7, [r3, #0]
 800f8e6:	4604      	mov	r4, r0
 800f8e8:	460e      	mov	r6, r1
 800f8ea:	4690      	mov	r8, r2
 800f8ec:	b127      	cbz	r7, 800f8f8 <setvbuf+0x1c>
 800f8ee:	6a3b      	ldr	r3, [r7, #32]
 800f8f0:	b913      	cbnz	r3, 800f8f8 <setvbuf+0x1c>
 800f8f2:	4638      	mov	r0, r7
 800f8f4:	f7ff ff3a 	bl	800f76c <__sinit>
 800f8f8:	f1b8 0f02 	cmp.w	r8, #2
 800f8fc:	d006      	beq.n	800f90c <setvbuf+0x30>
 800f8fe:	f1b8 0f01 	cmp.w	r8, #1
 800f902:	f200 809a 	bhi.w	800fa3a <setvbuf+0x15e>
 800f906:	2d00      	cmp	r5, #0
 800f908:	f2c0 8097 	blt.w	800fa3a <setvbuf+0x15e>
 800f90c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f90e:	07d9      	lsls	r1, r3, #31
 800f910:	d405      	bmi.n	800f91e <setvbuf+0x42>
 800f912:	89a3      	ldrh	r3, [r4, #12]
 800f914:	059a      	lsls	r2, r3, #22
 800f916:	d402      	bmi.n	800f91e <setvbuf+0x42>
 800f918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f91a:	f000 f9f4 	bl	800fd06 <__retarget_lock_acquire_recursive>
 800f91e:	4621      	mov	r1, r4
 800f920:	4638      	mov	r0, r7
 800f922:	f000 fda7 	bl	8010474 <_fflush_r>
 800f926:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f928:	b141      	cbz	r1, 800f93c <setvbuf+0x60>
 800f92a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f92e:	4299      	cmp	r1, r3
 800f930:	d002      	beq.n	800f938 <setvbuf+0x5c>
 800f932:	4638      	mov	r0, r7
 800f934:	f000 fa00 	bl	800fd38 <_free_r>
 800f938:	2300      	movs	r3, #0
 800f93a:	6363      	str	r3, [r4, #52]	@ 0x34
 800f93c:	2300      	movs	r3, #0
 800f93e:	61a3      	str	r3, [r4, #24]
 800f940:	6063      	str	r3, [r4, #4]
 800f942:	89a3      	ldrh	r3, [r4, #12]
 800f944:	061b      	lsls	r3, r3, #24
 800f946:	d503      	bpl.n	800f950 <setvbuf+0x74>
 800f948:	6921      	ldr	r1, [r4, #16]
 800f94a:	4638      	mov	r0, r7
 800f94c:	f000 f9f4 	bl	800fd38 <_free_r>
 800f950:	89a3      	ldrh	r3, [r4, #12]
 800f952:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800f956:	f023 0303 	bic.w	r3, r3, #3
 800f95a:	f1b8 0f02 	cmp.w	r8, #2
 800f95e:	81a3      	strh	r3, [r4, #12]
 800f960:	d061      	beq.n	800fa26 <setvbuf+0x14a>
 800f962:	ab01      	add	r3, sp, #4
 800f964:	466a      	mov	r2, sp
 800f966:	4621      	mov	r1, r4
 800f968:	4638      	mov	r0, r7
 800f96a:	f000 fdab 	bl	80104c4 <__swhatbuf_r>
 800f96e:	89a3      	ldrh	r3, [r4, #12]
 800f970:	4318      	orrs	r0, r3
 800f972:	81a0      	strh	r0, [r4, #12]
 800f974:	bb2d      	cbnz	r5, 800f9c2 <setvbuf+0xe6>
 800f976:	9d00      	ldr	r5, [sp, #0]
 800f978:	4628      	mov	r0, r5
 800f97a:	f7ff fdad 	bl	800f4d8 <malloc>
 800f97e:	4606      	mov	r6, r0
 800f980:	2800      	cmp	r0, #0
 800f982:	d152      	bne.n	800fa2a <setvbuf+0x14e>
 800f984:	f8dd 9000 	ldr.w	r9, [sp]
 800f988:	45a9      	cmp	r9, r5
 800f98a:	d140      	bne.n	800fa0e <setvbuf+0x132>
 800f98c:	f04f 35ff 	mov.w	r5, #4294967295
 800f990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f994:	f043 0202 	orr.w	r2, r3, #2
 800f998:	81a2      	strh	r2, [r4, #12]
 800f99a:	2200      	movs	r2, #0
 800f99c:	60a2      	str	r2, [r4, #8]
 800f99e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800f9a2:	6022      	str	r2, [r4, #0]
 800f9a4:	6122      	str	r2, [r4, #16]
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	6162      	str	r2, [r4, #20]
 800f9aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f9ac:	07d6      	lsls	r6, r2, #31
 800f9ae:	d404      	bmi.n	800f9ba <setvbuf+0xde>
 800f9b0:	0598      	lsls	r0, r3, #22
 800f9b2:	d402      	bmi.n	800f9ba <setvbuf+0xde>
 800f9b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9b6:	f000 f9a7 	bl	800fd08 <__retarget_lock_release_recursive>
 800f9ba:	4628      	mov	r0, r5
 800f9bc:	b003      	add	sp, #12
 800f9be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9c2:	2e00      	cmp	r6, #0
 800f9c4:	d0d8      	beq.n	800f978 <setvbuf+0x9c>
 800f9c6:	6a3b      	ldr	r3, [r7, #32]
 800f9c8:	b913      	cbnz	r3, 800f9d0 <setvbuf+0xf4>
 800f9ca:	4638      	mov	r0, r7
 800f9cc:	f7ff fece 	bl	800f76c <__sinit>
 800f9d0:	f1b8 0f01 	cmp.w	r8, #1
 800f9d4:	bf08      	it	eq
 800f9d6:	89a3      	ldrheq	r3, [r4, #12]
 800f9d8:	6026      	str	r6, [r4, #0]
 800f9da:	bf04      	itt	eq
 800f9dc:	f043 0301 	orreq.w	r3, r3, #1
 800f9e0:	81a3      	strheq	r3, [r4, #12]
 800f9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9e6:	f013 0208 	ands.w	r2, r3, #8
 800f9ea:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800f9ee:	d01e      	beq.n	800fa2e <setvbuf+0x152>
 800f9f0:	07d9      	lsls	r1, r3, #31
 800f9f2:	bf41      	itttt	mi
 800f9f4:	2200      	movmi	r2, #0
 800f9f6:	426d      	negmi	r5, r5
 800f9f8:	60a2      	strmi	r2, [r4, #8]
 800f9fa:	61a5      	strmi	r5, [r4, #24]
 800f9fc:	bf58      	it	pl
 800f9fe:	60a5      	strpl	r5, [r4, #8]
 800fa00:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fa02:	07d2      	lsls	r2, r2, #31
 800fa04:	d401      	bmi.n	800fa0a <setvbuf+0x12e>
 800fa06:	059b      	lsls	r3, r3, #22
 800fa08:	d513      	bpl.n	800fa32 <setvbuf+0x156>
 800fa0a:	2500      	movs	r5, #0
 800fa0c:	e7d5      	b.n	800f9ba <setvbuf+0xde>
 800fa0e:	4648      	mov	r0, r9
 800fa10:	f7ff fd62 	bl	800f4d8 <malloc>
 800fa14:	4606      	mov	r6, r0
 800fa16:	2800      	cmp	r0, #0
 800fa18:	d0b8      	beq.n	800f98c <setvbuf+0xb0>
 800fa1a:	89a3      	ldrh	r3, [r4, #12]
 800fa1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa20:	81a3      	strh	r3, [r4, #12]
 800fa22:	464d      	mov	r5, r9
 800fa24:	e7cf      	b.n	800f9c6 <setvbuf+0xea>
 800fa26:	2500      	movs	r5, #0
 800fa28:	e7b2      	b.n	800f990 <setvbuf+0xb4>
 800fa2a:	46a9      	mov	r9, r5
 800fa2c:	e7f5      	b.n	800fa1a <setvbuf+0x13e>
 800fa2e:	60a2      	str	r2, [r4, #8]
 800fa30:	e7e6      	b.n	800fa00 <setvbuf+0x124>
 800fa32:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa34:	f000 f968 	bl	800fd08 <__retarget_lock_release_recursive>
 800fa38:	e7e7      	b.n	800fa0a <setvbuf+0x12e>
 800fa3a:	f04f 35ff 	mov.w	r5, #4294967295
 800fa3e:	e7bc      	b.n	800f9ba <setvbuf+0xde>
 800fa40:	2000002c 	.word	0x2000002c

0800fa44 <__sread>:
 800fa44:	b510      	push	{r4, lr}
 800fa46:	460c      	mov	r4, r1
 800fa48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa4c:	f000 f8fc 	bl	800fc48 <_read_r>
 800fa50:	2800      	cmp	r0, #0
 800fa52:	bfab      	itete	ge
 800fa54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fa56:	89a3      	ldrhlt	r3, [r4, #12]
 800fa58:	181b      	addge	r3, r3, r0
 800fa5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fa5e:	bfac      	ite	ge
 800fa60:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fa62:	81a3      	strhlt	r3, [r4, #12]
 800fa64:	bd10      	pop	{r4, pc}

0800fa66 <__swrite>:
 800fa66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa6a:	461f      	mov	r7, r3
 800fa6c:	898b      	ldrh	r3, [r1, #12]
 800fa6e:	05db      	lsls	r3, r3, #23
 800fa70:	4605      	mov	r5, r0
 800fa72:	460c      	mov	r4, r1
 800fa74:	4616      	mov	r6, r2
 800fa76:	d505      	bpl.n	800fa84 <__swrite+0x1e>
 800fa78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa7c:	2302      	movs	r3, #2
 800fa7e:	2200      	movs	r2, #0
 800fa80:	f000 f8d0 	bl	800fc24 <_lseek_r>
 800fa84:	89a3      	ldrh	r3, [r4, #12]
 800fa86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fa8e:	81a3      	strh	r3, [r4, #12]
 800fa90:	4632      	mov	r2, r6
 800fa92:	463b      	mov	r3, r7
 800fa94:	4628      	mov	r0, r5
 800fa96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9a:	f000 b8f7 	b.w	800fc8c <_write_r>

0800fa9e <__sseek>:
 800fa9e:	b510      	push	{r4, lr}
 800faa0:	460c      	mov	r4, r1
 800faa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800faa6:	f000 f8bd 	bl	800fc24 <_lseek_r>
 800faaa:	1c43      	adds	r3, r0, #1
 800faac:	89a3      	ldrh	r3, [r4, #12]
 800faae:	bf15      	itete	ne
 800fab0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fab2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fab6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800faba:	81a3      	strheq	r3, [r4, #12]
 800fabc:	bf18      	it	ne
 800fabe:	81a3      	strhne	r3, [r4, #12]
 800fac0:	bd10      	pop	{r4, pc}

0800fac2 <__sclose>:
 800fac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fac6:	f000 b89d 	b.w	800fc04 <_close_r>

0800faca <__swbuf_r>:
 800faca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800facc:	460e      	mov	r6, r1
 800face:	4614      	mov	r4, r2
 800fad0:	4605      	mov	r5, r0
 800fad2:	b118      	cbz	r0, 800fadc <__swbuf_r+0x12>
 800fad4:	6a03      	ldr	r3, [r0, #32]
 800fad6:	b90b      	cbnz	r3, 800fadc <__swbuf_r+0x12>
 800fad8:	f7ff fe48 	bl	800f76c <__sinit>
 800fadc:	69a3      	ldr	r3, [r4, #24]
 800fade:	60a3      	str	r3, [r4, #8]
 800fae0:	89a3      	ldrh	r3, [r4, #12]
 800fae2:	071a      	lsls	r2, r3, #28
 800fae4:	d501      	bpl.n	800faea <__swbuf_r+0x20>
 800fae6:	6923      	ldr	r3, [r4, #16]
 800fae8:	b943      	cbnz	r3, 800fafc <__swbuf_r+0x32>
 800faea:	4621      	mov	r1, r4
 800faec:	4628      	mov	r0, r5
 800faee:	f000 f82b 	bl	800fb48 <__swsetup_r>
 800faf2:	b118      	cbz	r0, 800fafc <__swbuf_r+0x32>
 800faf4:	f04f 37ff 	mov.w	r7, #4294967295
 800faf8:	4638      	mov	r0, r7
 800fafa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fafc:	6823      	ldr	r3, [r4, #0]
 800fafe:	6922      	ldr	r2, [r4, #16]
 800fb00:	1a98      	subs	r0, r3, r2
 800fb02:	6963      	ldr	r3, [r4, #20]
 800fb04:	b2f6      	uxtb	r6, r6
 800fb06:	4283      	cmp	r3, r0
 800fb08:	4637      	mov	r7, r6
 800fb0a:	dc05      	bgt.n	800fb18 <__swbuf_r+0x4e>
 800fb0c:	4621      	mov	r1, r4
 800fb0e:	4628      	mov	r0, r5
 800fb10:	f000 fcb0 	bl	8010474 <_fflush_r>
 800fb14:	2800      	cmp	r0, #0
 800fb16:	d1ed      	bne.n	800faf4 <__swbuf_r+0x2a>
 800fb18:	68a3      	ldr	r3, [r4, #8]
 800fb1a:	3b01      	subs	r3, #1
 800fb1c:	60a3      	str	r3, [r4, #8]
 800fb1e:	6823      	ldr	r3, [r4, #0]
 800fb20:	1c5a      	adds	r2, r3, #1
 800fb22:	6022      	str	r2, [r4, #0]
 800fb24:	701e      	strb	r6, [r3, #0]
 800fb26:	6962      	ldr	r2, [r4, #20]
 800fb28:	1c43      	adds	r3, r0, #1
 800fb2a:	429a      	cmp	r2, r3
 800fb2c:	d004      	beq.n	800fb38 <__swbuf_r+0x6e>
 800fb2e:	89a3      	ldrh	r3, [r4, #12]
 800fb30:	07db      	lsls	r3, r3, #31
 800fb32:	d5e1      	bpl.n	800faf8 <__swbuf_r+0x2e>
 800fb34:	2e0a      	cmp	r6, #10
 800fb36:	d1df      	bne.n	800faf8 <__swbuf_r+0x2e>
 800fb38:	4621      	mov	r1, r4
 800fb3a:	4628      	mov	r0, r5
 800fb3c:	f000 fc9a 	bl	8010474 <_fflush_r>
 800fb40:	2800      	cmp	r0, #0
 800fb42:	d0d9      	beq.n	800faf8 <__swbuf_r+0x2e>
 800fb44:	e7d6      	b.n	800faf4 <__swbuf_r+0x2a>
	...

0800fb48 <__swsetup_r>:
 800fb48:	b538      	push	{r3, r4, r5, lr}
 800fb4a:	4b29      	ldr	r3, [pc, #164]	@ (800fbf0 <__swsetup_r+0xa8>)
 800fb4c:	4605      	mov	r5, r0
 800fb4e:	6818      	ldr	r0, [r3, #0]
 800fb50:	460c      	mov	r4, r1
 800fb52:	b118      	cbz	r0, 800fb5c <__swsetup_r+0x14>
 800fb54:	6a03      	ldr	r3, [r0, #32]
 800fb56:	b90b      	cbnz	r3, 800fb5c <__swsetup_r+0x14>
 800fb58:	f7ff fe08 	bl	800f76c <__sinit>
 800fb5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb60:	0719      	lsls	r1, r3, #28
 800fb62:	d422      	bmi.n	800fbaa <__swsetup_r+0x62>
 800fb64:	06da      	lsls	r2, r3, #27
 800fb66:	d407      	bmi.n	800fb78 <__swsetup_r+0x30>
 800fb68:	2209      	movs	r2, #9
 800fb6a:	602a      	str	r2, [r5, #0]
 800fb6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb70:	81a3      	strh	r3, [r4, #12]
 800fb72:	f04f 30ff 	mov.w	r0, #4294967295
 800fb76:	e033      	b.n	800fbe0 <__swsetup_r+0x98>
 800fb78:	0758      	lsls	r0, r3, #29
 800fb7a:	d512      	bpl.n	800fba2 <__swsetup_r+0x5a>
 800fb7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb7e:	b141      	cbz	r1, 800fb92 <__swsetup_r+0x4a>
 800fb80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb84:	4299      	cmp	r1, r3
 800fb86:	d002      	beq.n	800fb8e <__swsetup_r+0x46>
 800fb88:	4628      	mov	r0, r5
 800fb8a:	f000 f8d5 	bl	800fd38 <_free_r>
 800fb8e:	2300      	movs	r3, #0
 800fb90:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb92:	89a3      	ldrh	r3, [r4, #12]
 800fb94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb98:	81a3      	strh	r3, [r4, #12]
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	6063      	str	r3, [r4, #4]
 800fb9e:	6923      	ldr	r3, [r4, #16]
 800fba0:	6023      	str	r3, [r4, #0]
 800fba2:	89a3      	ldrh	r3, [r4, #12]
 800fba4:	f043 0308 	orr.w	r3, r3, #8
 800fba8:	81a3      	strh	r3, [r4, #12]
 800fbaa:	6923      	ldr	r3, [r4, #16]
 800fbac:	b94b      	cbnz	r3, 800fbc2 <__swsetup_r+0x7a>
 800fbae:	89a3      	ldrh	r3, [r4, #12]
 800fbb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fbb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fbb8:	d003      	beq.n	800fbc2 <__swsetup_r+0x7a>
 800fbba:	4621      	mov	r1, r4
 800fbbc:	4628      	mov	r0, r5
 800fbbe:	f000 fca7 	bl	8010510 <__smakebuf_r>
 800fbc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbc6:	f013 0201 	ands.w	r2, r3, #1
 800fbca:	d00a      	beq.n	800fbe2 <__swsetup_r+0x9a>
 800fbcc:	2200      	movs	r2, #0
 800fbce:	60a2      	str	r2, [r4, #8]
 800fbd0:	6962      	ldr	r2, [r4, #20]
 800fbd2:	4252      	negs	r2, r2
 800fbd4:	61a2      	str	r2, [r4, #24]
 800fbd6:	6922      	ldr	r2, [r4, #16]
 800fbd8:	b942      	cbnz	r2, 800fbec <__swsetup_r+0xa4>
 800fbda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fbde:	d1c5      	bne.n	800fb6c <__swsetup_r+0x24>
 800fbe0:	bd38      	pop	{r3, r4, r5, pc}
 800fbe2:	0799      	lsls	r1, r3, #30
 800fbe4:	bf58      	it	pl
 800fbe6:	6962      	ldrpl	r2, [r4, #20]
 800fbe8:	60a2      	str	r2, [r4, #8]
 800fbea:	e7f4      	b.n	800fbd6 <__swsetup_r+0x8e>
 800fbec:	2000      	movs	r0, #0
 800fbee:	e7f7      	b.n	800fbe0 <__swsetup_r+0x98>
 800fbf0:	2000002c 	.word	0x2000002c

0800fbf4 <memset>:
 800fbf4:	4402      	add	r2, r0
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d100      	bne.n	800fbfe <memset+0xa>
 800fbfc:	4770      	bx	lr
 800fbfe:	f803 1b01 	strb.w	r1, [r3], #1
 800fc02:	e7f9      	b.n	800fbf8 <memset+0x4>

0800fc04 <_close_r>:
 800fc04:	b538      	push	{r3, r4, r5, lr}
 800fc06:	4d06      	ldr	r5, [pc, #24]	@ (800fc20 <_close_r+0x1c>)
 800fc08:	2300      	movs	r3, #0
 800fc0a:	4604      	mov	r4, r0
 800fc0c:	4608      	mov	r0, r1
 800fc0e:	602b      	str	r3, [r5, #0]
 800fc10:	f7f6 fd3e 	bl	8006690 <_close>
 800fc14:	1c43      	adds	r3, r0, #1
 800fc16:	d102      	bne.n	800fc1e <_close_r+0x1a>
 800fc18:	682b      	ldr	r3, [r5, #0]
 800fc1a:	b103      	cbz	r3, 800fc1e <_close_r+0x1a>
 800fc1c:	6023      	str	r3, [r4, #0]
 800fc1e:	bd38      	pop	{r3, r4, r5, pc}
 800fc20:	20000658 	.word	0x20000658

0800fc24 <_lseek_r>:
 800fc24:	b538      	push	{r3, r4, r5, lr}
 800fc26:	4d07      	ldr	r5, [pc, #28]	@ (800fc44 <_lseek_r+0x20>)
 800fc28:	4604      	mov	r4, r0
 800fc2a:	4608      	mov	r0, r1
 800fc2c:	4611      	mov	r1, r2
 800fc2e:	2200      	movs	r2, #0
 800fc30:	602a      	str	r2, [r5, #0]
 800fc32:	461a      	mov	r2, r3
 800fc34:	f7f6 fd53 	bl	80066de <_lseek>
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	d102      	bne.n	800fc42 <_lseek_r+0x1e>
 800fc3c:	682b      	ldr	r3, [r5, #0]
 800fc3e:	b103      	cbz	r3, 800fc42 <_lseek_r+0x1e>
 800fc40:	6023      	str	r3, [r4, #0]
 800fc42:	bd38      	pop	{r3, r4, r5, pc}
 800fc44:	20000658 	.word	0x20000658

0800fc48 <_read_r>:
 800fc48:	b538      	push	{r3, r4, r5, lr}
 800fc4a:	4d07      	ldr	r5, [pc, #28]	@ (800fc68 <_read_r+0x20>)
 800fc4c:	4604      	mov	r4, r0
 800fc4e:	4608      	mov	r0, r1
 800fc50:	4611      	mov	r1, r2
 800fc52:	2200      	movs	r2, #0
 800fc54:	602a      	str	r2, [r5, #0]
 800fc56:	461a      	mov	r2, r3
 800fc58:	f7f6 fce1 	bl	800661e <_read>
 800fc5c:	1c43      	adds	r3, r0, #1
 800fc5e:	d102      	bne.n	800fc66 <_read_r+0x1e>
 800fc60:	682b      	ldr	r3, [r5, #0]
 800fc62:	b103      	cbz	r3, 800fc66 <_read_r+0x1e>
 800fc64:	6023      	str	r3, [r4, #0]
 800fc66:	bd38      	pop	{r3, r4, r5, pc}
 800fc68:	20000658 	.word	0x20000658

0800fc6c <_sbrk_r>:
 800fc6c:	b538      	push	{r3, r4, r5, lr}
 800fc6e:	4d06      	ldr	r5, [pc, #24]	@ (800fc88 <_sbrk_r+0x1c>)
 800fc70:	2300      	movs	r3, #0
 800fc72:	4604      	mov	r4, r0
 800fc74:	4608      	mov	r0, r1
 800fc76:	602b      	str	r3, [r5, #0]
 800fc78:	f7f6 fd3e 	bl	80066f8 <_sbrk>
 800fc7c:	1c43      	adds	r3, r0, #1
 800fc7e:	d102      	bne.n	800fc86 <_sbrk_r+0x1a>
 800fc80:	682b      	ldr	r3, [r5, #0]
 800fc82:	b103      	cbz	r3, 800fc86 <_sbrk_r+0x1a>
 800fc84:	6023      	str	r3, [r4, #0]
 800fc86:	bd38      	pop	{r3, r4, r5, pc}
 800fc88:	20000658 	.word	0x20000658

0800fc8c <_write_r>:
 800fc8c:	b538      	push	{r3, r4, r5, lr}
 800fc8e:	4d07      	ldr	r5, [pc, #28]	@ (800fcac <_write_r+0x20>)
 800fc90:	4604      	mov	r4, r0
 800fc92:	4608      	mov	r0, r1
 800fc94:	4611      	mov	r1, r2
 800fc96:	2200      	movs	r2, #0
 800fc98:	602a      	str	r2, [r5, #0]
 800fc9a:	461a      	mov	r2, r3
 800fc9c:	f7f6 fcdc 	bl	8006658 <_write>
 800fca0:	1c43      	adds	r3, r0, #1
 800fca2:	d102      	bne.n	800fcaa <_write_r+0x1e>
 800fca4:	682b      	ldr	r3, [r5, #0]
 800fca6:	b103      	cbz	r3, 800fcaa <_write_r+0x1e>
 800fca8:	6023      	str	r3, [r4, #0]
 800fcaa:	bd38      	pop	{r3, r4, r5, pc}
 800fcac:	20000658 	.word	0x20000658

0800fcb0 <__errno>:
 800fcb0:	4b01      	ldr	r3, [pc, #4]	@ (800fcb8 <__errno+0x8>)
 800fcb2:	6818      	ldr	r0, [r3, #0]
 800fcb4:	4770      	bx	lr
 800fcb6:	bf00      	nop
 800fcb8:	2000002c 	.word	0x2000002c

0800fcbc <__libc_init_array>:
 800fcbc:	b570      	push	{r4, r5, r6, lr}
 800fcbe:	4d0d      	ldr	r5, [pc, #52]	@ (800fcf4 <__libc_init_array+0x38>)
 800fcc0:	4c0d      	ldr	r4, [pc, #52]	@ (800fcf8 <__libc_init_array+0x3c>)
 800fcc2:	1b64      	subs	r4, r4, r5
 800fcc4:	10a4      	asrs	r4, r4, #2
 800fcc6:	2600      	movs	r6, #0
 800fcc8:	42a6      	cmp	r6, r4
 800fcca:	d109      	bne.n	800fce0 <__libc_init_array+0x24>
 800fccc:	4d0b      	ldr	r5, [pc, #44]	@ (800fcfc <__libc_init_array+0x40>)
 800fcce:	4c0c      	ldr	r4, [pc, #48]	@ (800fd00 <__libc_init_array+0x44>)
 800fcd0:	f000 fcc0 	bl	8010654 <_init>
 800fcd4:	1b64      	subs	r4, r4, r5
 800fcd6:	10a4      	asrs	r4, r4, #2
 800fcd8:	2600      	movs	r6, #0
 800fcda:	42a6      	cmp	r6, r4
 800fcdc:	d105      	bne.n	800fcea <__libc_init_array+0x2e>
 800fcde:	bd70      	pop	{r4, r5, r6, pc}
 800fce0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fce4:	4798      	blx	r3
 800fce6:	3601      	adds	r6, #1
 800fce8:	e7ee      	b.n	800fcc8 <__libc_init_array+0xc>
 800fcea:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcee:	4798      	blx	r3
 800fcf0:	3601      	adds	r6, #1
 800fcf2:	e7f2      	b.n	800fcda <__libc_init_array+0x1e>
 800fcf4:	08010be4 	.word	0x08010be4
 800fcf8:	08010be4 	.word	0x08010be4
 800fcfc:	08010be4 	.word	0x08010be4
 800fd00:	08010be8 	.word	0x08010be8

0800fd04 <__retarget_lock_init_recursive>:
 800fd04:	4770      	bx	lr

0800fd06 <__retarget_lock_acquire_recursive>:
 800fd06:	4770      	bx	lr

0800fd08 <__retarget_lock_release_recursive>:
 800fd08:	4770      	bx	lr

0800fd0a <__aeabi_memcpy>:
 800fd0a:	f000 b800 	b.w	800fd0e <memcpy>

0800fd0e <memcpy>:
 800fd0e:	440a      	add	r2, r1
 800fd10:	4291      	cmp	r1, r2
 800fd12:	f100 33ff 	add.w	r3, r0, #4294967295
 800fd16:	d100      	bne.n	800fd1a <memcpy+0xc>
 800fd18:	4770      	bx	lr
 800fd1a:	b510      	push	{r4, lr}
 800fd1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd20:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd24:	4291      	cmp	r1, r2
 800fd26:	d1f9      	bne.n	800fd1c <memcpy+0xe>
 800fd28:	bd10      	pop	{r4, pc}

0800fd2a <abort>:
 800fd2a:	b508      	push	{r3, lr}
 800fd2c:	2006      	movs	r0, #6
 800fd2e:	f000 fc53 	bl	80105d8 <raise>
 800fd32:	2001      	movs	r0, #1
 800fd34:	f7f6 fc68 	bl	8006608 <_exit>

0800fd38 <_free_r>:
 800fd38:	b538      	push	{r3, r4, r5, lr}
 800fd3a:	4605      	mov	r5, r0
 800fd3c:	2900      	cmp	r1, #0
 800fd3e:	d041      	beq.n	800fdc4 <_free_r+0x8c>
 800fd40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd44:	1f0c      	subs	r4, r1, #4
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	bfb8      	it	lt
 800fd4a:	18e4      	addlt	r4, r4, r3
 800fd4c:	f7ff fc76 	bl	800f63c <__malloc_lock>
 800fd50:	4a1d      	ldr	r2, [pc, #116]	@ (800fdc8 <_free_r+0x90>)
 800fd52:	6813      	ldr	r3, [r2, #0]
 800fd54:	b933      	cbnz	r3, 800fd64 <_free_r+0x2c>
 800fd56:	6063      	str	r3, [r4, #4]
 800fd58:	6014      	str	r4, [r2, #0]
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd60:	f7ff bc72 	b.w	800f648 <__malloc_unlock>
 800fd64:	42a3      	cmp	r3, r4
 800fd66:	d908      	bls.n	800fd7a <_free_r+0x42>
 800fd68:	6820      	ldr	r0, [r4, #0]
 800fd6a:	1821      	adds	r1, r4, r0
 800fd6c:	428b      	cmp	r3, r1
 800fd6e:	bf01      	itttt	eq
 800fd70:	6819      	ldreq	r1, [r3, #0]
 800fd72:	685b      	ldreq	r3, [r3, #4]
 800fd74:	1809      	addeq	r1, r1, r0
 800fd76:	6021      	streq	r1, [r4, #0]
 800fd78:	e7ed      	b.n	800fd56 <_free_r+0x1e>
 800fd7a:	461a      	mov	r2, r3
 800fd7c:	685b      	ldr	r3, [r3, #4]
 800fd7e:	b10b      	cbz	r3, 800fd84 <_free_r+0x4c>
 800fd80:	42a3      	cmp	r3, r4
 800fd82:	d9fa      	bls.n	800fd7a <_free_r+0x42>
 800fd84:	6811      	ldr	r1, [r2, #0]
 800fd86:	1850      	adds	r0, r2, r1
 800fd88:	42a0      	cmp	r0, r4
 800fd8a:	d10b      	bne.n	800fda4 <_free_r+0x6c>
 800fd8c:	6820      	ldr	r0, [r4, #0]
 800fd8e:	4401      	add	r1, r0
 800fd90:	1850      	adds	r0, r2, r1
 800fd92:	4283      	cmp	r3, r0
 800fd94:	6011      	str	r1, [r2, #0]
 800fd96:	d1e0      	bne.n	800fd5a <_free_r+0x22>
 800fd98:	6818      	ldr	r0, [r3, #0]
 800fd9a:	685b      	ldr	r3, [r3, #4]
 800fd9c:	6053      	str	r3, [r2, #4]
 800fd9e:	4408      	add	r0, r1
 800fda0:	6010      	str	r0, [r2, #0]
 800fda2:	e7da      	b.n	800fd5a <_free_r+0x22>
 800fda4:	d902      	bls.n	800fdac <_free_r+0x74>
 800fda6:	230c      	movs	r3, #12
 800fda8:	602b      	str	r3, [r5, #0]
 800fdaa:	e7d6      	b.n	800fd5a <_free_r+0x22>
 800fdac:	6820      	ldr	r0, [r4, #0]
 800fdae:	1821      	adds	r1, r4, r0
 800fdb0:	428b      	cmp	r3, r1
 800fdb2:	bf04      	itt	eq
 800fdb4:	6819      	ldreq	r1, [r3, #0]
 800fdb6:	685b      	ldreq	r3, [r3, #4]
 800fdb8:	6063      	str	r3, [r4, #4]
 800fdba:	bf04      	itt	eq
 800fdbc:	1809      	addeq	r1, r1, r0
 800fdbe:	6021      	streq	r1, [r4, #0]
 800fdc0:	6054      	str	r4, [r2, #4]
 800fdc2:	e7ca      	b.n	800fd5a <_free_r+0x22>
 800fdc4:	bd38      	pop	{r3, r4, r5, pc}
 800fdc6:	bf00      	nop
 800fdc8:	20000518 	.word	0x20000518

0800fdcc <__sfputc_r>:
 800fdcc:	6893      	ldr	r3, [r2, #8]
 800fdce:	3b01      	subs	r3, #1
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	b410      	push	{r4}
 800fdd4:	6093      	str	r3, [r2, #8]
 800fdd6:	da08      	bge.n	800fdea <__sfputc_r+0x1e>
 800fdd8:	6994      	ldr	r4, [r2, #24]
 800fdda:	42a3      	cmp	r3, r4
 800fddc:	db01      	blt.n	800fde2 <__sfputc_r+0x16>
 800fdde:	290a      	cmp	r1, #10
 800fde0:	d103      	bne.n	800fdea <__sfputc_r+0x1e>
 800fde2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fde6:	f7ff be70 	b.w	800faca <__swbuf_r>
 800fdea:	6813      	ldr	r3, [r2, #0]
 800fdec:	1c58      	adds	r0, r3, #1
 800fdee:	6010      	str	r0, [r2, #0]
 800fdf0:	7019      	strb	r1, [r3, #0]
 800fdf2:	4608      	mov	r0, r1
 800fdf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdf8:	4770      	bx	lr

0800fdfa <__sfputs_r>:
 800fdfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdfc:	4606      	mov	r6, r0
 800fdfe:	460f      	mov	r7, r1
 800fe00:	4614      	mov	r4, r2
 800fe02:	18d5      	adds	r5, r2, r3
 800fe04:	42ac      	cmp	r4, r5
 800fe06:	d101      	bne.n	800fe0c <__sfputs_r+0x12>
 800fe08:	2000      	movs	r0, #0
 800fe0a:	e007      	b.n	800fe1c <__sfputs_r+0x22>
 800fe0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe10:	463a      	mov	r2, r7
 800fe12:	4630      	mov	r0, r6
 800fe14:	f7ff ffda 	bl	800fdcc <__sfputc_r>
 800fe18:	1c43      	adds	r3, r0, #1
 800fe1a:	d1f3      	bne.n	800fe04 <__sfputs_r+0xa>
 800fe1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fe20 <_vfiprintf_r>:
 800fe20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe24:	460d      	mov	r5, r1
 800fe26:	b09d      	sub	sp, #116	@ 0x74
 800fe28:	4614      	mov	r4, r2
 800fe2a:	4698      	mov	r8, r3
 800fe2c:	4606      	mov	r6, r0
 800fe2e:	b118      	cbz	r0, 800fe38 <_vfiprintf_r+0x18>
 800fe30:	6a03      	ldr	r3, [r0, #32]
 800fe32:	b90b      	cbnz	r3, 800fe38 <_vfiprintf_r+0x18>
 800fe34:	f7ff fc9a 	bl	800f76c <__sinit>
 800fe38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe3a:	07d9      	lsls	r1, r3, #31
 800fe3c:	d405      	bmi.n	800fe4a <_vfiprintf_r+0x2a>
 800fe3e:	89ab      	ldrh	r3, [r5, #12]
 800fe40:	059a      	lsls	r2, r3, #22
 800fe42:	d402      	bmi.n	800fe4a <_vfiprintf_r+0x2a>
 800fe44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe46:	f7ff ff5e 	bl	800fd06 <__retarget_lock_acquire_recursive>
 800fe4a:	89ab      	ldrh	r3, [r5, #12]
 800fe4c:	071b      	lsls	r3, r3, #28
 800fe4e:	d501      	bpl.n	800fe54 <_vfiprintf_r+0x34>
 800fe50:	692b      	ldr	r3, [r5, #16]
 800fe52:	b99b      	cbnz	r3, 800fe7c <_vfiprintf_r+0x5c>
 800fe54:	4629      	mov	r1, r5
 800fe56:	4630      	mov	r0, r6
 800fe58:	f7ff fe76 	bl	800fb48 <__swsetup_r>
 800fe5c:	b170      	cbz	r0, 800fe7c <_vfiprintf_r+0x5c>
 800fe5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe60:	07dc      	lsls	r4, r3, #31
 800fe62:	d504      	bpl.n	800fe6e <_vfiprintf_r+0x4e>
 800fe64:	f04f 30ff 	mov.w	r0, #4294967295
 800fe68:	b01d      	add	sp, #116	@ 0x74
 800fe6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe6e:	89ab      	ldrh	r3, [r5, #12]
 800fe70:	0598      	lsls	r0, r3, #22
 800fe72:	d4f7      	bmi.n	800fe64 <_vfiprintf_r+0x44>
 800fe74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe76:	f7ff ff47 	bl	800fd08 <__retarget_lock_release_recursive>
 800fe7a:	e7f3      	b.n	800fe64 <_vfiprintf_r+0x44>
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe80:	2320      	movs	r3, #32
 800fe82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe86:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe8a:	2330      	movs	r3, #48	@ 0x30
 800fe8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801003c <_vfiprintf_r+0x21c>
 800fe90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe94:	f04f 0901 	mov.w	r9, #1
 800fe98:	4623      	mov	r3, r4
 800fe9a:	469a      	mov	sl, r3
 800fe9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fea0:	b10a      	cbz	r2, 800fea6 <_vfiprintf_r+0x86>
 800fea2:	2a25      	cmp	r2, #37	@ 0x25
 800fea4:	d1f9      	bne.n	800fe9a <_vfiprintf_r+0x7a>
 800fea6:	ebba 0b04 	subs.w	fp, sl, r4
 800feaa:	d00b      	beq.n	800fec4 <_vfiprintf_r+0xa4>
 800feac:	465b      	mov	r3, fp
 800feae:	4622      	mov	r2, r4
 800feb0:	4629      	mov	r1, r5
 800feb2:	4630      	mov	r0, r6
 800feb4:	f7ff ffa1 	bl	800fdfa <__sfputs_r>
 800feb8:	3001      	adds	r0, #1
 800feba:	f000 80a7 	beq.w	801000c <_vfiprintf_r+0x1ec>
 800febe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fec0:	445a      	add	r2, fp
 800fec2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fec4:	f89a 3000 	ldrb.w	r3, [sl]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	f000 809f 	beq.w	801000c <_vfiprintf_r+0x1ec>
 800fece:	2300      	movs	r3, #0
 800fed0:	f04f 32ff 	mov.w	r2, #4294967295
 800fed4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fed8:	f10a 0a01 	add.w	sl, sl, #1
 800fedc:	9304      	str	r3, [sp, #16]
 800fede:	9307      	str	r3, [sp, #28]
 800fee0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fee4:	931a      	str	r3, [sp, #104]	@ 0x68
 800fee6:	4654      	mov	r4, sl
 800fee8:	2205      	movs	r2, #5
 800feea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feee:	4853      	ldr	r0, [pc, #332]	@ (801003c <_vfiprintf_r+0x21c>)
 800fef0:	f7f4 fd2e 	bl	8004950 <memchr>
 800fef4:	9a04      	ldr	r2, [sp, #16]
 800fef6:	b9d8      	cbnz	r0, 800ff30 <_vfiprintf_r+0x110>
 800fef8:	06d1      	lsls	r1, r2, #27
 800fefa:	bf44      	itt	mi
 800fefc:	2320      	movmi	r3, #32
 800fefe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff02:	0713      	lsls	r3, r2, #28
 800ff04:	bf44      	itt	mi
 800ff06:	232b      	movmi	r3, #43	@ 0x2b
 800ff08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff0c:	f89a 3000 	ldrb.w	r3, [sl]
 800ff10:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff12:	d015      	beq.n	800ff40 <_vfiprintf_r+0x120>
 800ff14:	9a07      	ldr	r2, [sp, #28]
 800ff16:	4654      	mov	r4, sl
 800ff18:	2000      	movs	r0, #0
 800ff1a:	f04f 0c0a 	mov.w	ip, #10
 800ff1e:	4621      	mov	r1, r4
 800ff20:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff24:	3b30      	subs	r3, #48	@ 0x30
 800ff26:	2b09      	cmp	r3, #9
 800ff28:	d94b      	bls.n	800ffc2 <_vfiprintf_r+0x1a2>
 800ff2a:	b1b0      	cbz	r0, 800ff5a <_vfiprintf_r+0x13a>
 800ff2c:	9207      	str	r2, [sp, #28]
 800ff2e:	e014      	b.n	800ff5a <_vfiprintf_r+0x13a>
 800ff30:	eba0 0308 	sub.w	r3, r0, r8
 800ff34:	fa09 f303 	lsl.w	r3, r9, r3
 800ff38:	4313      	orrs	r3, r2
 800ff3a:	9304      	str	r3, [sp, #16]
 800ff3c:	46a2      	mov	sl, r4
 800ff3e:	e7d2      	b.n	800fee6 <_vfiprintf_r+0xc6>
 800ff40:	9b03      	ldr	r3, [sp, #12]
 800ff42:	1d19      	adds	r1, r3, #4
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	9103      	str	r1, [sp, #12]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	bfbb      	ittet	lt
 800ff4c:	425b      	neglt	r3, r3
 800ff4e:	f042 0202 	orrlt.w	r2, r2, #2
 800ff52:	9307      	strge	r3, [sp, #28]
 800ff54:	9307      	strlt	r3, [sp, #28]
 800ff56:	bfb8      	it	lt
 800ff58:	9204      	strlt	r2, [sp, #16]
 800ff5a:	7823      	ldrb	r3, [r4, #0]
 800ff5c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff5e:	d10a      	bne.n	800ff76 <_vfiprintf_r+0x156>
 800ff60:	7863      	ldrb	r3, [r4, #1]
 800ff62:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff64:	d132      	bne.n	800ffcc <_vfiprintf_r+0x1ac>
 800ff66:	9b03      	ldr	r3, [sp, #12]
 800ff68:	1d1a      	adds	r2, r3, #4
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	9203      	str	r2, [sp, #12]
 800ff6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff72:	3402      	adds	r4, #2
 800ff74:	9305      	str	r3, [sp, #20]
 800ff76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801004c <_vfiprintf_r+0x22c>
 800ff7a:	7821      	ldrb	r1, [r4, #0]
 800ff7c:	2203      	movs	r2, #3
 800ff7e:	4650      	mov	r0, sl
 800ff80:	f7f4 fce6 	bl	8004950 <memchr>
 800ff84:	b138      	cbz	r0, 800ff96 <_vfiprintf_r+0x176>
 800ff86:	9b04      	ldr	r3, [sp, #16]
 800ff88:	eba0 000a 	sub.w	r0, r0, sl
 800ff8c:	2240      	movs	r2, #64	@ 0x40
 800ff8e:	4082      	lsls	r2, r0
 800ff90:	4313      	orrs	r3, r2
 800ff92:	3401      	adds	r4, #1
 800ff94:	9304      	str	r3, [sp, #16]
 800ff96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff9a:	4829      	ldr	r0, [pc, #164]	@ (8010040 <_vfiprintf_r+0x220>)
 800ff9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ffa0:	2206      	movs	r2, #6
 800ffa2:	f7f4 fcd5 	bl	8004950 <memchr>
 800ffa6:	2800      	cmp	r0, #0
 800ffa8:	d03f      	beq.n	801002a <_vfiprintf_r+0x20a>
 800ffaa:	4b26      	ldr	r3, [pc, #152]	@ (8010044 <_vfiprintf_r+0x224>)
 800ffac:	bb1b      	cbnz	r3, 800fff6 <_vfiprintf_r+0x1d6>
 800ffae:	9b03      	ldr	r3, [sp, #12]
 800ffb0:	3307      	adds	r3, #7
 800ffb2:	f023 0307 	bic.w	r3, r3, #7
 800ffb6:	3308      	adds	r3, #8
 800ffb8:	9303      	str	r3, [sp, #12]
 800ffba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffbc:	443b      	add	r3, r7
 800ffbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffc0:	e76a      	b.n	800fe98 <_vfiprintf_r+0x78>
 800ffc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffc6:	460c      	mov	r4, r1
 800ffc8:	2001      	movs	r0, #1
 800ffca:	e7a8      	b.n	800ff1e <_vfiprintf_r+0xfe>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	3401      	adds	r4, #1
 800ffd0:	9305      	str	r3, [sp, #20]
 800ffd2:	4619      	mov	r1, r3
 800ffd4:	f04f 0c0a 	mov.w	ip, #10
 800ffd8:	4620      	mov	r0, r4
 800ffda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffde:	3a30      	subs	r2, #48	@ 0x30
 800ffe0:	2a09      	cmp	r2, #9
 800ffe2:	d903      	bls.n	800ffec <_vfiprintf_r+0x1cc>
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d0c6      	beq.n	800ff76 <_vfiprintf_r+0x156>
 800ffe8:	9105      	str	r1, [sp, #20]
 800ffea:	e7c4      	b.n	800ff76 <_vfiprintf_r+0x156>
 800ffec:	fb0c 2101 	mla	r1, ip, r1, r2
 800fff0:	4604      	mov	r4, r0
 800fff2:	2301      	movs	r3, #1
 800fff4:	e7f0      	b.n	800ffd8 <_vfiprintf_r+0x1b8>
 800fff6:	ab03      	add	r3, sp, #12
 800fff8:	9300      	str	r3, [sp, #0]
 800fffa:	462a      	mov	r2, r5
 800fffc:	4b12      	ldr	r3, [pc, #72]	@ (8010048 <_vfiprintf_r+0x228>)
 800fffe:	a904      	add	r1, sp, #16
 8010000:	4630      	mov	r0, r6
 8010002:	f3af 8000 	nop.w
 8010006:	4607      	mov	r7, r0
 8010008:	1c78      	adds	r0, r7, #1
 801000a:	d1d6      	bne.n	800ffba <_vfiprintf_r+0x19a>
 801000c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801000e:	07d9      	lsls	r1, r3, #31
 8010010:	d405      	bmi.n	801001e <_vfiprintf_r+0x1fe>
 8010012:	89ab      	ldrh	r3, [r5, #12]
 8010014:	059a      	lsls	r2, r3, #22
 8010016:	d402      	bmi.n	801001e <_vfiprintf_r+0x1fe>
 8010018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801001a:	f7ff fe75 	bl	800fd08 <__retarget_lock_release_recursive>
 801001e:	89ab      	ldrh	r3, [r5, #12]
 8010020:	065b      	lsls	r3, r3, #25
 8010022:	f53f af1f 	bmi.w	800fe64 <_vfiprintf_r+0x44>
 8010026:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010028:	e71e      	b.n	800fe68 <_vfiprintf_r+0x48>
 801002a:	ab03      	add	r3, sp, #12
 801002c:	9300      	str	r3, [sp, #0]
 801002e:	462a      	mov	r2, r5
 8010030:	4b05      	ldr	r3, [pc, #20]	@ (8010048 <_vfiprintf_r+0x228>)
 8010032:	a904      	add	r1, sp, #16
 8010034:	4630      	mov	r0, r6
 8010036:	f000 f879 	bl	801012c <_printf_i>
 801003a:	e7e4      	b.n	8010006 <_vfiprintf_r+0x1e6>
 801003c:	08010ba8 	.word	0x08010ba8
 8010040:	08010bb2 	.word	0x08010bb2
 8010044:	00000000 	.word	0x00000000
 8010048:	0800fdfb 	.word	0x0800fdfb
 801004c:	08010bae 	.word	0x08010bae

08010050 <_printf_common>:
 8010050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010054:	4616      	mov	r6, r2
 8010056:	4698      	mov	r8, r3
 8010058:	688a      	ldr	r2, [r1, #8]
 801005a:	690b      	ldr	r3, [r1, #16]
 801005c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010060:	4293      	cmp	r3, r2
 8010062:	bfb8      	it	lt
 8010064:	4613      	movlt	r3, r2
 8010066:	6033      	str	r3, [r6, #0]
 8010068:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801006c:	4607      	mov	r7, r0
 801006e:	460c      	mov	r4, r1
 8010070:	b10a      	cbz	r2, 8010076 <_printf_common+0x26>
 8010072:	3301      	adds	r3, #1
 8010074:	6033      	str	r3, [r6, #0]
 8010076:	6823      	ldr	r3, [r4, #0]
 8010078:	0699      	lsls	r1, r3, #26
 801007a:	bf42      	ittt	mi
 801007c:	6833      	ldrmi	r3, [r6, #0]
 801007e:	3302      	addmi	r3, #2
 8010080:	6033      	strmi	r3, [r6, #0]
 8010082:	6825      	ldr	r5, [r4, #0]
 8010084:	f015 0506 	ands.w	r5, r5, #6
 8010088:	d106      	bne.n	8010098 <_printf_common+0x48>
 801008a:	f104 0a19 	add.w	sl, r4, #25
 801008e:	68e3      	ldr	r3, [r4, #12]
 8010090:	6832      	ldr	r2, [r6, #0]
 8010092:	1a9b      	subs	r3, r3, r2
 8010094:	42ab      	cmp	r3, r5
 8010096:	dc26      	bgt.n	80100e6 <_printf_common+0x96>
 8010098:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801009c:	6822      	ldr	r2, [r4, #0]
 801009e:	3b00      	subs	r3, #0
 80100a0:	bf18      	it	ne
 80100a2:	2301      	movne	r3, #1
 80100a4:	0692      	lsls	r2, r2, #26
 80100a6:	d42b      	bmi.n	8010100 <_printf_common+0xb0>
 80100a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80100ac:	4641      	mov	r1, r8
 80100ae:	4638      	mov	r0, r7
 80100b0:	47c8      	blx	r9
 80100b2:	3001      	adds	r0, #1
 80100b4:	d01e      	beq.n	80100f4 <_printf_common+0xa4>
 80100b6:	6823      	ldr	r3, [r4, #0]
 80100b8:	6922      	ldr	r2, [r4, #16]
 80100ba:	f003 0306 	and.w	r3, r3, #6
 80100be:	2b04      	cmp	r3, #4
 80100c0:	bf02      	ittt	eq
 80100c2:	68e5      	ldreq	r5, [r4, #12]
 80100c4:	6833      	ldreq	r3, [r6, #0]
 80100c6:	1aed      	subeq	r5, r5, r3
 80100c8:	68a3      	ldr	r3, [r4, #8]
 80100ca:	bf0c      	ite	eq
 80100cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100d0:	2500      	movne	r5, #0
 80100d2:	4293      	cmp	r3, r2
 80100d4:	bfc4      	itt	gt
 80100d6:	1a9b      	subgt	r3, r3, r2
 80100d8:	18ed      	addgt	r5, r5, r3
 80100da:	2600      	movs	r6, #0
 80100dc:	341a      	adds	r4, #26
 80100de:	42b5      	cmp	r5, r6
 80100e0:	d11a      	bne.n	8010118 <_printf_common+0xc8>
 80100e2:	2000      	movs	r0, #0
 80100e4:	e008      	b.n	80100f8 <_printf_common+0xa8>
 80100e6:	2301      	movs	r3, #1
 80100e8:	4652      	mov	r2, sl
 80100ea:	4641      	mov	r1, r8
 80100ec:	4638      	mov	r0, r7
 80100ee:	47c8      	blx	r9
 80100f0:	3001      	adds	r0, #1
 80100f2:	d103      	bne.n	80100fc <_printf_common+0xac>
 80100f4:	f04f 30ff 	mov.w	r0, #4294967295
 80100f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100fc:	3501      	adds	r5, #1
 80100fe:	e7c6      	b.n	801008e <_printf_common+0x3e>
 8010100:	18e1      	adds	r1, r4, r3
 8010102:	1c5a      	adds	r2, r3, #1
 8010104:	2030      	movs	r0, #48	@ 0x30
 8010106:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801010a:	4422      	add	r2, r4
 801010c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010110:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010114:	3302      	adds	r3, #2
 8010116:	e7c7      	b.n	80100a8 <_printf_common+0x58>
 8010118:	2301      	movs	r3, #1
 801011a:	4622      	mov	r2, r4
 801011c:	4641      	mov	r1, r8
 801011e:	4638      	mov	r0, r7
 8010120:	47c8      	blx	r9
 8010122:	3001      	adds	r0, #1
 8010124:	d0e6      	beq.n	80100f4 <_printf_common+0xa4>
 8010126:	3601      	adds	r6, #1
 8010128:	e7d9      	b.n	80100de <_printf_common+0x8e>
	...

0801012c <_printf_i>:
 801012c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010130:	7e0f      	ldrb	r7, [r1, #24]
 8010132:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010134:	2f78      	cmp	r7, #120	@ 0x78
 8010136:	4691      	mov	r9, r2
 8010138:	4680      	mov	r8, r0
 801013a:	460c      	mov	r4, r1
 801013c:	469a      	mov	sl, r3
 801013e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010142:	d807      	bhi.n	8010154 <_printf_i+0x28>
 8010144:	2f62      	cmp	r7, #98	@ 0x62
 8010146:	d80a      	bhi.n	801015e <_printf_i+0x32>
 8010148:	2f00      	cmp	r7, #0
 801014a:	f000 80d2 	beq.w	80102f2 <_printf_i+0x1c6>
 801014e:	2f58      	cmp	r7, #88	@ 0x58
 8010150:	f000 80b9 	beq.w	80102c6 <_printf_i+0x19a>
 8010154:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010158:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801015c:	e03a      	b.n	80101d4 <_printf_i+0xa8>
 801015e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010162:	2b15      	cmp	r3, #21
 8010164:	d8f6      	bhi.n	8010154 <_printf_i+0x28>
 8010166:	a101      	add	r1, pc, #4	@ (adr r1, 801016c <_printf_i+0x40>)
 8010168:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801016c:	080101c5 	.word	0x080101c5
 8010170:	080101d9 	.word	0x080101d9
 8010174:	08010155 	.word	0x08010155
 8010178:	08010155 	.word	0x08010155
 801017c:	08010155 	.word	0x08010155
 8010180:	08010155 	.word	0x08010155
 8010184:	080101d9 	.word	0x080101d9
 8010188:	08010155 	.word	0x08010155
 801018c:	08010155 	.word	0x08010155
 8010190:	08010155 	.word	0x08010155
 8010194:	08010155 	.word	0x08010155
 8010198:	080102d9 	.word	0x080102d9
 801019c:	08010203 	.word	0x08010203
 80101a0:	08010293 	.word	0x08010293
 80101a4:	08010155 	.word	0x08010155
 80101a8:	08010155 	.word	0x08010155
 80101ac:	080102fb 	.word	0x080102fb
 80101b0:	08010155 	.word	0x08010155
 80101b4:	08010203 	.word	0x08010203
 80101b8:	08010155 	.word	0x08010155
 80101bc:	08010155 	.word	0x08010155
 80101c0:	0801029b 	.word	0x0801029b
 80101c4:	6833      	ldr	r3, [r6, #0]
 80101c6:	1d1a      	adds	r2, r3, #4
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	6032      	str	r2, [r6, #0]
 80101cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80101d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80101d4:	2301      	movs	r3, #1
 80101d6:	e09d      	b.n	8010314 <_printf_i+0x1e8>
 80101d8:	6833      	ldr	r3, [r6, #0]
 80101da:	6820      	ldr	r0, [r4, #0]
 80101dc:	1d19      	adds	r1, r3, #4
 80101de:	6031      	str	r1, [r6, #0]
 80101e0:	0606      	lsls	r6, r0, #24
 80101e2:	d501      	bpl.n	80101e8 <_printf_i+0xbc>
 80101e4:	681d      	ldr	r5, [r3, #0]
 80101e6:	e003      	b.n	80101f0 <_printf_i+0xc4>
 80101e8:	0645      	lsls	r5, r0, #25
 80101ea:	d5fb      	bpl.n	80101e4 <_printf_i+0xb8>
 80101ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80101f0:	2d00      	cmp	r5, #0
 80101f2:	da03      	bge.n	80101fc <_printf_i+0xd0>
 80101f4:	232d      	movs	r3, #45	@ 0x2d
 80101f6:	426d      	negs	r5, r5
 80101f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101fc:	4859      	ldr	r0, [pc, #356]	@ (8010364 <_printf_i+0x238>)
 80101fe:	230a      	movs	r3, #10
 8010200:	e011      	b.n	8010226 <_printf_i+0xfa>
 8010202:	6821      	ldr	r1, [r4, #0]
 8010204:	6833      	ldr	r3, [r6, #0]
 8010206:	0608      	lsls	r0, r1, #24
 8010208:	f853 5b04 	ldr.w	r5, [r3], #4
 801020c:	d402      	bmi.n	8010214 <_printf_i+0xe8>
 801020e:	0649      	lsls	r1, r1, #25
 8010210:	bf48      	it	mi
 8010212:	b2ad      	uxthmi	r5, r5
 8010214:	2f6f      	cmp	r7, #111	@ 0x6f
 8010216:	4853      	ldr	r0, [pc, #332]	@ (8010364 <_printf_i+0x238>)
 8010218:	6033      	str	r3, [r6, #0]
 801021a:	bf14      	ite	ne
 801021c:	230a      	movne	r3, #10
 801021e:	2308      	moveq	r3, #8
 8010220:	2100      	movs	r1, #0
 8010222:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010226:	6866      	ldr	r6, [r4, #4]
 8010228:	60a6      	str	r6, [r4, #8]
 801022a:	2e00      	cmp	r6, #0
 801022c:	bfa2      	ittt	ge
 801022e:	6821      	ldrge	r1, [r4, #0]
 8010230:	f021 0104 	bicge.w	r1, r1, #4
 8010234:	6021      	strge	r1, [r4, #0]
 8010236:	b90d      	cbnz	r5, 801023c <_printf_i+0x110>
 8010238:	2e00      	cmp	r6, #0
 801023a:	d04b      	beq.n	80102d4 <_printf_i+0x1a8>
 801023c:	4616      	mov	r6, r2
 801023e:	fbb5 f1f3 	udiv	r1, r5, r3
 8010242:	fb03 5711 	mls	r7, r3, r1, r5
 8010246:	5dc7      	ldrb	r7, [r0, r7]
 8010248:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801024c:	462f      	mov	r7, r5
 801024e:	42bb      	cmp	r3, r7
 8010250:	460d      	mov	r5, r1
 8010252:	d9f4      	bls.n	801023e <_printf_i+0x112>
 8010254:	2b08      	cmp	r3, #8
 8010256:	d10b      	bne.n	8010270 <_printf_i+0x144>
 8010258:	6823      	ldr	r3, [r4, #0]
 801025a:	07df      	lsls	r7, r3, #31
 801025c:	d508      	bpl.n	8010270 <_printf_i+0x144>
 801025e:	6923      	ldr	r3, [r4, #16]
 8010260:	6861      	ldr	r1, [r4, #4]
 8010262:	4299      	cmp	r1, r3
 8010264:	bfde      	ittt	le
 8010266:	2330      	movle	r3, #48	@ 0x30
 8010268:	f806 3c01 	strble.w	r3, [r6, #-1]
 801026c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010270:	1b92      	subs	r2, r2, r6
 8010272:	6122      	str	r2, [r4, #16]
 8010274:	f8cd a000 	str.w	sl, [sp]
 8010278:	464b      	mov	r3, r9
 801027a:	aa03      	add	r2, sp, #12
 801027c:	4621      	mov	r1, r4
 801027e:	4640      	mov	r0, r8
 8010280:	f7ff fee6 	bl	8010050 <_printf_common>
 8010284:	3001      	adds	r0, #1
 8010286:	d14a      	bne.n	801031e <_printf_i+0x1f2>
 8010288:	f04f 30ff 	mov.w	r0, #4294967295
 801028c:	b004      	add	sp, #16
 801028e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010292:	6823      	ldr	r3, [r4, #0]
 8010294:	f043 0320 	orr.w	r3, r3, #32
 8010298:	6023      	str	r3, [r4, #0]
 801029a:	4833      	ldr	r0, [pc, #204]	@ (8010368 <_printf_i+0x23c>)
 801029c:	2778      	movs	r7, #120	@ 0x78
 801029e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80102a2:	6823      	ldr	r3, [r4, #0]
 80102a4:	6831      	ldr	r1, [r6, #0]
 80102a6:	061f      	lsls	r7, r3, #24
 80102a8:	f851 5b04 	ldr.w	r5, [r1], #4
 80102ac:	d402      	bmi.n	80102b4 <_printf_i+0x188>
 80102ae:	065f      	lsls	r7, r3, #25
 80102b0:	bf48      	it	mi
 80102b2:	b2ad      	uxthmi	r5, r5
 80102b4:	6031      	str	r1, [r6, #0]
 80102b6:	07d9      	lsls	r1, r3, #31
 80102b8:	bf44      	itt	mi
 80102ba:	f043 0320 	orrmi.w	r3, r3, #32
 80102be:	6023      	strmi	r3, [r4, #0]
 80102c0:	b11d      	cbz	r5, 80102ca <_printf_i+0x19e>
 80102c2:	2310      	movs	r3, #16
 80102c4:	e7ac      	b.n	8010220 <_printf_i+0xf4>
 80102c6:	4827      	ldr	r0, [pc, #156]	@ (8010364 <_printf_i+0x238>)
 80102c8:	e7e9      	b.n	801029e <_printf_i+0x172>
 80102ca:	6823      	ldr	r3, [r4, #0]
 80102cc:	f023 0320 	bic.w	r3, r3, #32
 80102d0:	6023      	str	r3, [r4, #0]
 80102d2:	e7f6      	b.n	80102c2 <_printf_i+0x196>
 80102d4:	4616      	mov	r6, r2
 80102d6:	e7bd      	b.n	8010254 <_printf_i+0x128>
 80102d8:	6833      	ldr	r3, [r6, #0]
 80102da:	6825      	ldr	r5, [r4, #0]
 80102dc:	6961      	ldr	r1, [r4, #20]
 80102de:	1d18      	adds	r0, r3, #4
 80102e0:	6030      	str	r0, [r6, #0]
 80102e2:	062e      	lsls	r6, r5, #24
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	d501      	bpl.n	80102ec <_printf_i+0x1c0>
 80102e8:	6019      	str	r1, [r3, #0]
 80102ea:	e002      	b.n	80102f2 <_printf_i+0x1c6>
 80102ec:	0668      	lsls	r0, r5, #25
 80102ee:	d5fb      	bpl.n	80102e8 <_printf_i+0x1bc>
 80102f0:	8019      	strh	r1, [r3, #0]
 80102f2:	2300      	movs	r3, #0
 80102f4:	6123      	str	r3, [r4, #16]
 80102f6:	4616      	mov	r6, r2
 80102f8:	e7bc      	b.n	8010274 <_printf_i+0x148>
 80102fa:	6833      	ldr	r3, [r6, #0]
 80102fc:	1d1a      	adds	r2, r3, #4
 80102fe:	6032      	str	r2, [r6, #0]
 8010300:	681e      	ldr	r6, [r3, #0]
 8010302:	6862      	ldr	r2, [r4, #4]
 8010304:	2100      	movs	r1, #0
 8010306:	4630      	mov	r0, r6
 8010308:	f7f4 fb22 	bl	8004950 <memchr>
 801030c:	b108      	cbz	r0, 8010312 <_printf_i+0x1e6>
 801030e:	1b80      	subs	r0, r0, r6
 8010310:	6060      	str	r0, [r4, #4]
 8010312:	6863      	ldr	r3, [r4, #4]
 8010314:	6123      	str	r3, [r4, #16]
 8010316:	2300      	movs	r3, #0
 8010318:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801031c:	e7aa      	b.n	8010274 <_printf_i+0x148>
 801031e:	6923      	ldr	r3, [r4, #16]
 8010320:	4632      	mov	r2, r6
 8010322:	4649      	mov	r1, r9
 8010324:	4640      	mov	r0, r8
 8010326:	47d0      	blx	sl
 8010328:	3001      	adds	r0, #1
 801032a:	d0ad      	beq.n	8010288 <_printf_i+0x15c>
 801032c:	6823      	ldr	r3, [r4, #0]
 801032e:	079b      	lsls	r3, r3, #30
 8010330:	d413      	bmi.n	801035a <_printf_i+0x22e>
 8010332:	68e0      	ldr	r0, [r4, #12]
 8010334:	9b03      	ldr	r3, [sp, #12]
 8010336:	4298      	cmp	r0, r3
 8010338:	bfb8      	it	lt
 801033a:	4618      	movlt	r0, r3
 801033c:	e7a6      	b.n	801028c <_printf_i+0x160>
 801033e:	2301      	movs	r3, #1
 8010340:	4632      	mov	r2, r6
 8010342:	4649      	mov	r1, r9
 8010344:	4640      	mov	r0, r8
 8010346:	47d0      	blx	sl
 8010348:	3001      	adds	r0, #1
 801034a:	d09d      	beq.n	8010288 <_printf_i+0x15c>
 801034c:	3501      	adds	r5, #1
 801034e:	68e3      	ldr	r3, [r4, #12]
 8010350:	9903      	ldr	r1, [sp, #12]
 8010352:	1a5b      	subs	r3, r3, r1
 8010354:	42ab      	cmp	r3, r5
 8010356:	dcf2      	bgt.n	801033e <_printf_i+0x212>
 8010358:	e7eb      	b.n	8010332 <_printf_i+0x206>
 801035a:	2500      	movs	r5, #0
 801035c:	f104 0619 	add.w	r6, r4, #25
 8010360:	e7f5      	b.n	801034e <_printf_i+0x222>
 8010362:	bf00      	nop
 8010364:	08010bb9 	.word	0x08010bb9
 8010368:	08010bca 	.word	0x08010bca

0801036c <__sflush_r>:
 801036c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010374:	0716      	lsls	r6, r2, #28
 8010376:	4605      	mov	r5, r0
 8010378:	460c      	mov	r4, r1
 801037a:	d454      	bmi.n	8010426 <__sflush_r+0xba>
 801037c:	684b      	ldr	r3, [r1, #4]
 801037e:	2b00      	cmp	r3, #0
 8010380:	dc02      	bgt.n	8010388 <__sflush_r+0x1c>
 8010382:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010384:	2b00      	cmp	r3, #0
 8010386:	dd48      	ble.n	801041a <__sflush_r+0xae>
 8010388:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801038a:	2e00      	cmp	r6, #0
 801038c:	d045      	beq.n	801041a <__sflush_r+0xae>
 801038e:	2300      	movs	r3, #0
 8010390:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010394:	682f      	ldr	r7, [r5, #0]
 8010396:	6a21      	ldr	r1, [r4, #32]
 8010398:	602b      	str	r3, [r5, #0]
 801039a:	d030      	beq.n	80103fe <__sflush_r+0x92>
 801039c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801039e:	89a3      	ldrh	r3, [r4, #12]
 80103a0:	0759      	lsls	r1, r3, #29
 80103a2:	d505      	bpl.n	80103b0 <__sflush_r+0x44>
 80103a4:	6863      	ldr	r3, [r4, #4]
 80103a6:	1ad2      	subs	r2, r2, r3
 80103a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80103aa:	b10b      	cbz	r3, 80103b0 <__sflush_r+0x44>
 80103ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80103ae:	1ad2      	subs	r2, r2, r3
 80103b0:	2300      	movs	r3, #0
 80103b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80103b4:	6a21      	ldr	r1, [r4, #32]
 80103b6:	4628      	mov	r0, r5
 80103b8:	47b0      	blx	r6
 80103ba:	1c43      	adds	r3, r0, #1
 80103bc:	89a3      	ldrh	r3, [r4, #12]
 80103be:	d106      	bne.n	80103ce <__sflush_r+0x62>
 80103c0:	6829      	ldr	r1, [r5, #0]
 80103c2:	291d      	cmp	r1, #29
 80103c4:	d82b      	bhi.n	801041e <__sflush_r+0xb2>
 80103c6:	4a2a      	ldr	r2, [pc, #168]	@ (8010470 <__sflush_r+0x104>)
 80103c8:	410a      	asrs	r2, r1
 80103ca:	07d6      	lsls	r6, r2, #31
 80103cc:	d427      	bmi.n	801041e <__sflush_r+0xb2>
 80103ce:	2200      	movs	r2, #0
 80103d0:	6062      	str	r2, [r4, #4]
 80103d2:	04d9      	lsls	r1, r3, #19
 80103d4:	6922      	ldr	r2, [r4, #16]
 80103d6:	6022      	str	r2, [r4, #0]
 80103d8:	d504      	bpl.n	80103e4 <__sflush_r+0x78>
 80103da:	1c42      	adds	r2, r0, #1
 80103dc:	d101      	bne.n	80103e2 <__sflush_r+0x76>
 80103de:	682b      	ldr	r3, [r5, #0]
 80103e0:	b903      	cbnz	r3, 80103e4 <__sflush_r+0x78>
 80103e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80103e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80103e6:	602f      	str	r7, [r5, #0]
 80103e8:	b1b9      	cbz	r1, 801041a <__sflush_r+0xae>
 80103ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80103ee:	4299      	cmp	r1, r3
 80103f0:	d002      	beq.n	80103f8 <__sflush_r+0x8c>
 80103f2:	4628      	mov	r0, r5
 80103f4:	f7ff fca0 	bl	800fd38 <_free_r>
 80103f8:	2300      	movs	r3, #0
 80103fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80103fc:	e00d      	b.n	801041a <__sflush_r+0xae>
 80103fe:	2301      	movs	r3, #1
 8010400:	4628      	mov	r0, r5
 8010402:	47b0      	blx	r6
 8010404:	4602      	mov	r2, r0
 8010406:	1c50      	adds	r0, r2, #1
 8010408:	d1c9      	bne.n	801039e <__sflush_r+0x32>
 801040a:	682b      	ldr	r3, [r5, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d0c6      	beq.n	801039e <__sflush_r+0x32>
 8010410:	2b1d      	cmp	r3, #29
 8010412:	d001      	beq.n	8010418 <__sflush_r+0xac>
 8010414:	2b16      	cmp	r3, #22
 8010416:	d11e      	bne.n	8010456 <__sflush_r+0xea>
 8010418:	602f      	str	r7, [r5, #0]
 801041a:	2000      	movs	r0, #0
 801041c:	e022      	b.n	8010464 <__sflush_r+0xf8>
 801041e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010422:	b21b      	sxth	r3, r3
 8010424:	e01b      	b.n	801045e <__sflush_r+0xf2>
 8010426:	690f      	ldr	r7, [r1, #16]
 8010428:	2f00      	cmp	r7, #0
 801042a:	d0f6      	beq.n	801041a <__sflush_r+0xae>
 801042c:	0793      	lsls	r3, r2, #30
 801042e:	680e      	ldr	r6, [r1, #0]
 8010430:	bf08      	it	eq
 8010432:	694b      	ldreq	r3, [r1, #20]
 8010434:	600f      	str	r7, [r1, #0]
 8010436:	bf18      	it	ne
 8010438:	2300      	movne	r3, #0
 801043a:	eba6 0807 	sub.w	r8, r6, r7
 801043e:	608b      	str	r3, [r1, #8]
 8010440:	f1b8 0f00 	cmp.w	r8, #0
 8010444:	dde9      	ble.n	801041a <__sflush_r+0xae>
 8010446:	6a21      	ldr	r1, [r4, #32]
 8010448:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801044a:	4643      	mov	r3, r8
 801044c:	463a      	mov	r2, r7
 801044e:	4628      	mov	r0, r5
 8010450:	47b0      	blx	r6
 8010452:	2800      	cmp	r0, #0
 8010454:	dc08      	bgt.n	8010468 <__sflush_r+0xfc>
 8010456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801045a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801045e:	81a3      	strh	r3, [r4, #12]
 8010460:	f04f 30ff 	mov.w	r0, #4294967295
 8010464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010468:	4407      	add	r7, r0
 801046a:	eba8 0800 	sub.w	r8, r8, r0
 801046e:	e7e7      	b.n	8010440 <__sflush_r+0xd4>
 8010470:	dfbffffe 	.word	0xdfbffffe

08010474 <_fflush_r>:
 8010474:	b538      	push	{r3, r4, r5, lr}
 8010476:	690b      	ldr	r3, [r1, #16]
 8010478:	4605      	mov	r5, r0
 801047a:	460c      	mov	r4, r1
 801047c:	b913      	cbnz	r3, 8010484 <_fflush_r+0x10>
 801047e:	2500      	movs	r5, #0
 8010480:	4628      	mov	r0, r5
 8010482:	bd38      	pop	{r3, r4, r5, pc}
 8010484:	b118      	cbz	r0, 801048e <_fflush_r+0x1a>
 8010486:	6a03      	ldr	r3, [r0, #32]
 8010488:	b90b      	cbnz	r3, 801048e <_fflush_r+0x1a>
 801048a:	f7ff f96f 	bl	800f76c <__sinit>
 801048e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d0f3      	beq.n	801047e <_fflush_r+0xa>
 8010496:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010498:	07d0      	lsls	r0, r2, #31
 801049a:	d404      	bmi.n	80104a6 <_fflush_r+0x32>
 801049c:	0599      	lsls	r1, r3, #22
 801049e:	d402      	bmi.n	80104a6 <_fflush_r+0x32>
 80104a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80104a2:	f7ff fc30 	bl	800fd06 <__retarget_lock_acquire_recursive>
 80104a6:	4628      	mov	r0, r5
 80104a8:	4621      	mov	r1, r4
 80104aa:	f7ff ff5f 	bl	801036c <__sflush_r>
 80104ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80104b0:	07da      	lsls	r2, r3, #31
 80104b2:	4605      	mov	r5, r0
 80104b4:	d4e4      	bmi.n	8010480 <_fflush_r+0xc>
 80104b6:	89a3      	ldrh	r3, [r4, #12]
 80104b8:	059b      	lsls	r3, r3, #22
 80104ba:	d4e1      	bmi.n	8010480 <_fflush_r+0xc>
 80104bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80104be:	f7ff fc23 	bl	800fd08 <__retarget_lock_release_recursive>
 80104c2:	e7dd      	b.n	8010480 <_fflush_r+0xc>

080104c4 <__swhatbuf_r>:
 80104c4:	b570      	push	{r4, r5, r6, lr}
 80104c6:	460c      	mov	r4, r1
 80104c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104cc:	2900      	cmp	r1, #0
 80104ce:	b096      	sub	sp, #88	@ 0x58
 80104d0:	4615      	mov	r5, r2
 80104d2:	461e      	mov	r6, r3
 80104d4:	da0d      	bge.n	80104f2 <__swhatbuf_r+0x2e>
 80104d6:	89a3      	ldrh	r3, [r4, #12]
 80104d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80104dc:	f04f 0100 	mov.w	r1, #0
 80104e0:	bf14      	ite	ne
 80104e2:	2340      	movne	r3, #64	@ 0x40
 80104e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80104e8:	2000      	movs	r0, #0
 80104ea:	6031      	str	r1, [r6, #0]
 80104ec:	602b      	str	r3, [r5, #0]
 80104ee:	b016      	add	sp, #88	@ 0x58
 80104f0:	bd70      	pop	{r4, r5, r6, pc}
 80104f2:	466a      	mov	r2, sp
 80104f4:	f000 f878 	bl	80105e8 <_fstat_r>
 80104f8:	2800      	cmp	r0, #0
 80104fa:	dbec      	blt.n	80104d6 <__swhatbuf_r+0x12>
 80104fc:	9901      	ldr	r1, [sp, #4]
 80104fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010502:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010506:	4259      	negs	r1, r3
 8010508:	4159      	adcs	r1, r3
 801050a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801050e:	e7eb      	b.n	80104e8 <__swhatbuf_r+0x24>

08010510 <__smakebuf_r>:
 8010510:	898b      	ldrh	r3, [r1, #12]
 8010512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010514:	079d      	lsls	r5, r3, #30
 8010516:	4606      	mov	r6, r0
 8010518:	460c      	mov	r4, r1
 801051a:	d507      	bpl.n	801052c <__smakebuf_r+0x1c>
 801051c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010520:	6023      	str	r3, [r4, #0]
 8010522:	6123      	str	r3, [r4, #16]
 8010524:	2301      	movs	r3, #1
 8010526:	6163      	str	r3, [r4, #20]
 8010528:	b003      	add	sp, #12
 801052a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801052c:	ab01      	add	r3, sp, #4
 801052e:	466a      	mov	r2, sp
 8010530:	f7ff ffc8 	bl	80104c4 <__swhatbuf_r>
 8010534:	9f00      	ldr	r7, [sp, #0]
 8010536:	4605      	mov	r5, r0
 8010538:	4639      	mov	r1, r7
 801053a:	4630      	mov	r0, r6
 801053c:	f7fe fffe 	bl	800f53c <_malloc_r>
 8010540:	b948      	cbnz	r0, 8010556 <__smakebuf_r+0x46>
 8010542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010546:	059a      	lsls	r2, r3, #22
 8010548:	d4ee      	bmi.n	8010528 <__smakebuf_r+0x18>
 801054a:	f023 0303 	bic.w	r3, r3, #3
 801054e:	f043 0302 	orr.w	r3, r3, #2
 8010552:	81a3      	strh	r3, [r4, #12]
 8010554:	e7e2      	b.n	801051c <__smakebuf_r+0xc>
 8010556:	89a3      	ldrh	r3, [r4, #12]
 8010558:	6020      	str	r0, [r4, #0]
 801055a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801055e:	81a3      	strh	r3, [r4, #12]
 8010560:	9b01      	ldr	r3, [sp, #4]
 8010562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010566:	b15b      	cbz	r3, 8010580 <__smakebuf_r+0x70>
 8010568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801056c:	4630      	mov	r0, r6
 801056e:	f000 f84d 	bl	801060c <_isatty_r>
 8010572:	b128      	cbz	r0, 8010580 <__smakebuf_r+0x70>
 8010574:	89a3      	ldrh	r3, [r4, #12]
 8010576:	f023 0303 	bic.w	r3, r3, #3
 801057a:	f043 0301 	orr.w	r3, r3, #1
 801057e:	81a3      	strh	r3, [r4, #12]
 8010580:	89a3      	ldrh	r3, [r4, #12]
 8010582:	431d      	orrs	r5, r3
 8010584:	81a5      	strh	r5, [r4, #12]
 8010586:	e7cf      	b.n	8010528 <__smakebuf_r+0x18>

08010588 <_raise_r>:
 8010588:	291f      	cmp	r1, #31
 801058a:	b538      	push	{r3, r4, r5, lr}
 801058c:	4605      	mov	r5, r0
 801058e:	460c      	mov	r4, r1
 8010590:	d904      	bls.n	801059c <_raise_r+0x14>
 8010592:	2316      	movs	r3, #22
 8010594:	6003      	str	r3, [r0, #0]
 8010596:	f04f 30ff 	mov.w	r0, #4294967295
 801059a:	bd38      	pop	{r3, r4, r5, pc}
 801059c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801059e:	b112      	cbz	r2, 80105a6 <_raise_r+0x1e>
 80105a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80105a4:	b94b      	cbnz	r3, 80105ba <_raise_r+0x32>
 80105a6:	4628      	mov	r0, r5
 80105a8:	f000 f852 	bl	8010650 <_getpid_r>
 80105ac:	4622      	mov	r2, r4
 80105ae:	4601      	mov	r1, r0
 80105b0:	4628      	mov	r0, r5
 80105b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105b6:	f000 b839 	b.w	801062c <_kill_r>
 80105ba:	2b01      	cmp	r3, #1
 80105bc:	d00a      	beq.n	80105d4 <_raise_r+0x4c>
 80105be:	1c59      	adds	r1, r3, #1
 80105c0:	d103      	bne.n	80105ca <_raise_r+0x42>
 80105c2:	2316      	movs	r3, #22
 80105c4:	6003      	str	r3, [r0, #0]
 80105c6:	2001      	movs	r0, #1
 80105c8:	e7e7      	b.n	801059a <_raise_r+0x12>
 80105ca:	2100      	movs	r1, #0
 80105cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80105d0:	4620      	mov	r0, r4
 80105d2:	4798      	blx	r3
 80105d4:	2000      	movs	r0, #0
 80105d6:	e7e0      	b.n	801059a <_raise_r+0x12>

080105d8 <raise>:
 80105d8:	4b02      	ldr	r3, [pc, #8]	@ (80105e4 <raise+0xc>)
 80105da:	4601      	mov	r1, r0
 80105dc:	6818      	ldr	r0, [r3, #0]
 80105de:	f7ff bfd3 	b.w	8010588 <_raise_r>
 80105e2:	bf00      	nop
 80105e4:	2000002c 	.word	0x2000002c

080105e8 <_fstat_r>:
 80105e8:	b538      	push	{r3, r4, r5, lr}
 80105ea:	4d07      	ldr	r5, [pc, #28]	@ (8010608 <_fstat_r+0x20>)
 80105ec:	2300      	movs	r3, #0
 80105ee:	4604      	mov	r4, r0
 80105f0:	4608      	mov	r0, r1
 80105f2:	4611      	mov	r1, r2
 80105f4:	602b      	str	r3, [r5, #0]
 80105f6:	f7f6 f857 	bl	80066a8 <_fstat>
 80105fa:	1c43      	adds	r3, r0, #1
 80105fc:	d102      	bne.n	8010604 <_fstat_r+0x1c>
 80105fe:	682b      	ldr	r3, [r5, #0]
 8010600:	b103      	cbz	r3, 8010604 <_fstat_r+0x1c>
 8010602:	6023      	str	r3, [r4, #0]
 8010604:	bd38      	pop	{r3, r4, r5, pc}
 8010606:	bf00      	nop
 8010608:	20000658 	.word	0x20000658

0801060c <_isatty_r>:
 801060c:	b538      	push	{r3, r4, r5, lr}
 801060e:	4d06      	ldr	r5, [pc, #24]	@ (8010628 <_isatty_r+0x1c>)
 8010610:	2300      	movs	r3, #0
 8010612:	4604      	mov	r4, r0
 8010614:	4608      	mov	r0, r1
 8010616:	602b      	str	r3, [r5, #0]
 8010618:	f7f6 f856 	bl	80066c8 <_isatty>
 801061c:	1c43      	adds	r3, r0, #1
 801061e:	d102      	bne.n	8010626 <_isatty_r+0x1a>
 8010620:	682b      	ldr	r3, [r5, #0]
 8010622:	b103      	cbz	r3, 8010626 <_isatty_r+0x1a>
 8010624:	6023      	str	r3, [r4, #0]
 8010626:	bd38      	pop	{r3, r4, r5, pc}
 8010628:	20000658 	.word	0x20000658

0801062c <_kill_r>:
 801062c:	b538      	push	{r3, r4, r5, lr}
 801062e:	4d07      	ldr	r5, [pc, #28]	@ (801064c <_kill_r+0x20>)
 8010630:	2300      	movs	r3, #0
 8010632:	4604      	mov	r4, r0
 8010634:	4608      	mov	r0, r1
 8010636:	4611      	mov	r1, r2
 8010638:	602b      	str	r3, [r5, #0]
 801063a:	f7f5 ffd5 	bl	80065e8 <_kill>
 801063e:	1c43      	adds	r3, r0, #1
 8010640:	d102      	bne.n	8010648 <_kill_r+0x1c>
 8010642:	682b      	ldr	r3, [r5, #0]
 8010644:	b103      	cbz	r3, 8010648 <_kill_r+0x1c>
 8010646:	6023      	str	r3, [r4, #0]
 8010648:	bd38      	pop	{r3, r4, r5, pc}
 801064a:	bf00      	nop
 801064c:	20000658 	.word	0x20000658

08010650 <_getpid_r>:
 8010650:	f7f5 bfc2 	b.w	80065d8 <_getpid>

08010654 <_init>:
 8010654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010656:	bf00      	nop
 8010658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801065a:	bc08      	pop	{r3}
 801065c:	469e      	mov	lr, r3
 801065e:	4770      	bx	lr

08010660 <_fini>:
 8010660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010662:	bf00      	nop
 8010664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010666:	bc08      	pop	{r3}
 8010668:	469e      	mov	lr, r3
 801066a:	4770      	bx	lr
