// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vvortex_afu_shim.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vvortex_afu_shim_Vortex.h"
#include "Vvortex_afu_shim__Syms.h"

extern const VlUnpacked<CData/*2:0*/, 8> Vvortex_afu_shim__ConstPool__TABLE_hd5328fd5_0;
extern const VlUnpacked<CData/*3:0*/, 128> Vvortex_afu_shim__ConstPool__TABLE_he1448260_0;

VL_ATTR_COLD void Vvortex_afu_shim_Vortex___settle__TOP__vortex_afu_shim__afu__vortex__2(Vvortex_afu_shim_Vortex* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vvortex_afu_shim_Vortex___settle__TOP__vortex_afu_shim__afu__vortex__2\n"); );
    // Init
    CData/*6:0*/ __Vtableidx14;
    CData/*2:0*/ __Vtableidx15;
    VlWide<12>/*383:0*/ __Vtemp_hfd3223d1__0;
    VlWide<6>/*191:0*/ __Vtemp_h36c535c8__0;
    // Body
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                   >> 0x19U)][0x17U] << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x17U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x19U)][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                         >> 0x19U)][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                 >> 0x19U)][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                              >> 0x19U)][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                   >> 0x19U)][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                >> 0x19U)][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                   >> 0x19U)][0x1fU] << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U)][0x1fU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in) 
              >> 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__ld_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__ld_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__rsp_arb__ready_in));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__st_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__st_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__rsp_arb__ready_in) 
              >> 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__commit_arb__ready_in) 
                 >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__commit_arb__ready_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__commit_arb__ready_in) 
                 >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__commit_arb__ready_in) 
                 >> 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__commit_arb__ready_in) 
                 >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__commit_arb__ready_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__commit_arb__ready_in) 
                 >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__commit_arb__ready_in) 
                 >> 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__commit_arb__ready_in) 
                 >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__commit_arb__ready_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__commit_arb__ready_in) 
                 >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__commit_arb__ready_in) 
                 >> 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__commit_arb__ready_in) 
                 >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__commit_arb__ready_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__commit_arb__ready_in) 
                 >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__stall_out 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk3__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (~ ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__commit_arb__ready_in) 
                 >> 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_ready_in));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_ready_in) 
              >> 1U));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_ready_in)) 
           & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[0U]);
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__rsp_arb__ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & ((2U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in)) 
                     << 1U)) | (1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__rsp_arb__ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & ((2U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__rsp_arb__valid_in)) 
                     << 1U)) | (1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__rsp_arb__valid_in))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__rsp_arb__ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & ((2U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__rsp_arb__valid_in)) 
                     << 1U)) | (1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__rsp_arb__valid_in))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__rsp_arb__ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & ((2U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__rsp_arb__valid_in)) 
                     << 1U)) | (1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__rsp_arb__valid_in))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable)) 
           | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_rsp_fire) 
               & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__tag_store__read_data)) 
              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                 >> 7U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable)) 
           | (0x3fffffeU & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_rsp_fire) 
                              & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__tag_store__read_data)) 
                             << 1U) & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                       >> 6U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable)) 
           | (0x7fffffcU & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_rsp_fire) 
                              & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__tag_store__read_data)) 
                             << 2U) & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                       >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fpu_write_enable)) 
           | (0xffffff8U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_rsp_fire) 
                              & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__tag_store__read_data)) 
                             << 3U) & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                       >> 4U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | ((4U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
                      << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r))) 
              | (3U & ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r) 
                  >> 3U)) << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | ((4U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
                      << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r))) 
              | (3U & ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r) 
                  >> 3U)) << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | ((4U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
                      << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r))) 
              | (3U & ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r) 
                  >> 3U)) << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | ((4U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
                      << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r))) 
              | (3U & ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_ready_out 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_ready_out)) 
           | (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall)) 
               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r) 
                  >> 3U)) << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U] 
        = ((0xfU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U]) 
           | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[1U] 
               << 0x1bU) | (0x7fffff0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0U] 
                                          >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x14U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[1U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[2U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[1U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x15U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[2U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[3U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[2U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x16U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[3U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[4U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[3U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x17U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[4U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[5U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[4U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x18U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[5U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[6U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[5U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x19U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[6U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[7U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[6U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1aU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[7U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[8U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[7U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1bU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[8U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[9U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[8U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1cU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[9U] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xaU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[9U] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1dU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xaU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xbU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xaU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1eU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xbU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xcU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xbU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1fU] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xcU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xdU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xcU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x20U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xdU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xeU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xdU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x21U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xeU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xfU] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xeU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x22U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xfU] 
                    >> 5U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x10U] 
                                << 0x1bU) | (0x7fffff0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xfU] 
                                                >> 5U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x23U] 
        = ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x10U] 
                    >> 5U)) | ((IData)((((QData)((IData)(
                                                         vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U])) 
                                         << 0x3dU) 
                                        | (((QData)((IData)(
                                                            vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x12U])) 
                                            << 0x1dU) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U])) 
                                              >> 3U)))) 
                               << 4U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x24U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U])) 
                      << 0x3dU) | (((QData)((IData)(
                                                    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x12U])) 
                                    << 0x1dU) | ((QData)((IData)(
                                                                 vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U])) 
                                                 >> 3U)))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U])) 
                                    << 0x3dU) | (((QData)((IData)(
                                                                  vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x12U])) 
                                                  << 0x1dU) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U])) 
                                                    >> 3U))) 
                                  >> 0x20U)) << 4U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x25U] 
        = (((IData)(((((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U])) 
                       << 0x3dU) | (((QData)((IData)(
                                                     vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x12U])) 
                                     << 0x1dU) | ((QData)((IData)(
                                                                  vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U])) 
                                                  >> 3U))) 
                     >> 0x20U)) >> 0x1cU) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0U] 
                                              << 0x1fU) 
                                             | ((0x7fffffe0U 
                                                 & ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U] 
                                                     << 0x1cU) 
                                                    | (0xfffffe0U 
                                                       & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x10U] 
                                                          >> 4U)))) 
                                                | (0x10U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U] 
                                                      << 1U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x26U] 
        = (0xffU & ((0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0U] 
                             >> 1U)) | (0xf0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0U] 
                                                 >> 1U))));
    __Vtemp_hfd3223d1__0[0U] = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[0U];
    __Vtemp_hfd3223d1__0[1U] = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[1U];
    __Vtemp_hfd3223d1__0[2U] = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[2U];
    __Vtemp_hfd3223d1__0[3U] = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[3U];
    __Vtemp_hfd3223d1__0[4U] = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[4U];
    __Vtemp_hfd3223d1__0[5U] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[0U] 
                                 << 0x11U) | vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[5U]);
    __Vtemp_hfd3223d1__0[6U] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[0U] 
                                 >> 0xfU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[1U] 
                                             << 0x11U));
    __Vtemp_hfd3223d1__0[7U] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[1U] 
                                 >> 0xfU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[2U] 
                                             << 0x11U));
    __Vtemp_hfd3223d1__0[8U] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[2U] 
                                 >> 0xfU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[3U] 
                                             << 0x11U));
    __Vtemp_hfd3223d1__0[9U] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[3U] 
                                 >> 0xfU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[4U] 
                                             << 0x11U));
    __Vtemp_hfd3223d1__0[0xaU] = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[4U] 
                                   >> 0xfU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[5U] 
                                               << 0x11U));
    __Vtemp_hfd3223d1__0[0xbU] = (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[5U] 
                                  >> 0xfU);
    if ((0x161U >= (0x1ffU & ((IData)(0xb1U) * (1U 
                                                & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))) {
        __Vtemp_h36c535c8__0[0U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(1U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       (0xfU & (((IData)(0xb1U) 
                                                 * 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                >> 5U))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_h36c535c8__0[1U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(2U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   ((IData)(0xb1U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U)))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_h36c535c8__0[2U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(3U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       ((IData)(2U) 
                                        + (0xfU & (
                                                   ((IData)(0xb1U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U)))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_h36c535c8__0[3U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(4U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       ((IData)(3U) 
                                        + (0xfU & (
                                                   ((IData)(0xb1U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U)))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_h36c535c8__0[4U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(5U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       ((IData)(4U) 
                                        + (0xfU & (
                                                   ((IData)(0xb1U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U)))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_h36c535c8__0[5U] = (((0U == (0x1fU 
                                             & ((IData)(0xb1U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))))))
                                      ? 0U : (__Vtemp_hfd3223d1__0[
                                              ((IData)(6U) 
                                               + (0xfU 
                                                  & (((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                     >> 5U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                                    | (__Vtemp_hfd3223d1__0[
                                       ((IData)(5U) 
                                        + (0xfU & (
                                                   ((IData)(0xb1U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U)))] 
                                       >> (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               (~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)))))));
    } else {
        __Vtemp_h36c535c8__0[0U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[0U];
        __Vtemp_h36c535c8__0[1U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[1U];
        __Vtemp_h36c535c8__0[2U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[2U];
        __Vtemp_h36c535c8__0[3U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[3U];
        __Vtemp_h36c535c8__0[4U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[4U];
        __Vtemp_h36c535c8__0[5U] = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[5U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
        = __Vtemp_h36c535c8__0[0U];
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
        = __Vtemp_h36c535c8__0[1U];
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
        = __Vtemp_h36c535c8__0[2U];
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
        = __Vtemp_h36c535c8__0[3U];
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
        = __Vtemp_h36c535c8__0[4U];
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))) 
            << 0x12U) | ((0x20000U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)) 
                                      << 0x11U)) | 
                         (0x1ffffU & __Vtemp_h36c535c8__0[5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag 
        = ((0xfffffffc00ULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag) 
           | (IData)((IData)(((0x200U & ((IData)((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__rsp_data 
                                                  >> 3U)) 
                                         << 9U)) | 
                              (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__genblk20__BRA__0__KET____DOT__cache_rsp_type) 
                                << 1U) | (1U & (IData)(
                                                       (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__rsp_data 
                                                        >> 2U))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag 
        = ((0xfffff003ffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag) 
           | ((QData)((IData)(((0x200U & ((IData)((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__rsp_data 
                                                   >> 3U)) 
                                          << 9U)) | 
                               (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__genblk20__BRA__1__KET____DOT__cache_rsp_type) 
                                 << 1U) | (1U & (IData)(
                                                        (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__rsp_data 
                                                         >> 2U))))))) 
              << 0xaU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag 
        = ((0x3fffffffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag) 
           | ((QData)((IData)(((0x200U & ((IData)((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__rsp_data 
                                                   >> 3U)) 
                                          << 9U)) | 
                               (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__genblk20__BRA__3__KET____DOT__cache_rsp_type) 
                                 << 1U) | (1U & (IData)(
                                                        (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__rsp_data 
                                                         >> 2U))))))) 
              << 0x1eU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag 
        = ((0xffc00fffffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_rsp_tag) 
           | ((QData)((IData)(((0x200U & ((IData)((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__rsp_data 
                                                   >> 3U)) 
                                          << 9U)) | 
                               (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__genblk20__BRA__2__KET____DOT__cache_rsp_type) 
                                 << 1U) | (1U & (IData)(
                                                        (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__rsp_data 
                                                         >> 2U))))))) 
              << 0x14U));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__switch_out_bus_if__BRA__1__KET__.__PVT__rsp_data 
        = (((QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[0U])) 
            << 3U) | (QData)((IData)((7U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag)))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__switch_out_bus_if__BRA__3__KET__.__PVT__rsp_data 
        = (((QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[1U])) 
            << 3U) | (QData)((IData)((7U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag) 
                                            >> 3U)))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__switch_out_bus_if__BRA__5__KET__.__PVT__rsp_data 
        = (((QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[2U])) 
            << 3U) | (QData)((IData)((7U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag) 
                                            >> 6U)))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__switch_out_bus_if__BRA__7__KET__.__PVT__rsp_data 
        = (((QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[3U])) 
            << 3U) | (QData)((IData)((7U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag) 
                                            >> 9U)))));
    if ((0x161U >= (0x1ffU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                         ((IData)(1U) + (0xfU & (((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                  (0xfU & (((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xb1U) 
                                                 * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                         ((IData)(2U) + (0xfU & (((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                  ((IData)(1U) + (0xfU & (((IData)(0xb1U) 
                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = (((0U == (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                         ((IData)(3U) + (0xfU & (((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                  ((IData)(2U) + (0xfU & (((IData)(0xb1U) 
                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = (((0U == (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                         ((IData)(4U) + (0xfU & (((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                  ((IData)(3U) + (0xfU & (((IData)(0xb1U) 
                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = (((0U == (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                         ((IData)(5U) + (0xfU & (((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb1U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                  ((IData)(4U) + (0xfU & (((IData)(0xb1U) 
                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb1U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[1U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[2U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[3U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[4U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in))) 
            << 0x12U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
                          << 0x11U) | (0x1ffffU & (
                                                   (0x161U 
                                                    >= 
                                                    (0x1ffU 
                                                     & ((IData)(0xb1U) 
                                                        * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0xb1U) 
                                                          * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                                                      ((IData)(6U) 
                                                       + 
                                                       (0xfU 
                                                        & (((IData)(0xb1U) 
                                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                           >> 5U)))] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0xb1U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                                    | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[
                                                       ((IData)(5U) 
                                                        + 
                                                        (0xfU 
                                                         & (((IData)(0xb1U) 
                                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                            >> 5U)))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0xb1U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                                    : 
                                                   vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vxrand_h3f38f95a__0[5U]))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[0U] 
        = (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                  [(1U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U])]);
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[1U] 
        = ((0xfc000000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U] 
                           << 0x19U)) | (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                 [(1U 
                                                   & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U])] 
                                                 >> 0x20U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[2U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[0U] 
            << 3U) | (7U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U] 
                            >> 7U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[3U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[0U] 
            >> 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[1U] 
                         << 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[4U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[1U] 
            >> 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[2U] 
                         << 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[5U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[2U] 
            >> 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[3U] 
                         << 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__rsp_buf__data_in[6U] 
        = ((0x1e0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U] 
                      >> 5U)) | ((0x10U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk12__DOT__rsp_sop_r) 
                                            >> (1U 
                                                & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[4U])) 
                                           << 4U)) 
                                 | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__ibuf_pop) 
                                     << 3U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT____Vcellout__genblk3__DOT__out_buf__data_out[3U] 
                                               >> 0x1dU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__0__KET____DOT__smem_switch__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                           >> 6U)))) 
                    << 0x24U) | (((QData)((IData)((0xfU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                      >> 2U)))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                                                                << 0x1cU) 
                                                               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                                                                  >> 4U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__0__KET____DOT__smem_switch__DOT__req_data_in[1U] 
        = ((0xffffffe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                           << 1U)) | (IData)(((((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                                    >> 6U)))) 
                                                << 0x24U) 
                                               | (((QData)((IData)(
                                                                   (0xfU 
                                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                                       >> 2U)))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                                                                      << 0x1cU) 
                                                                     | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                                                                        >> 4U)))))) 
                                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__0__KET____DOT__smem_switch__DOT__req_data_in[2U] 
        = ((0x38U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                     << 2U)) | (7U & ((0x1eU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                << 1U)) 
                                      | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                                         >> 0x1fU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__0__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__valid_out_r 
        = ((2U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                   & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U]) 
                  << 1U)) | (1U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                                   & (~ vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready)) 
           | (1U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__0__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__ready_out_r) 
                    >> (1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__1__KET____DOT__smem_switch__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
                                           >> 6U)))) 
                    << 0x24U) | (((QData)((IData)((0xfU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
                                                      >> 2U)))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[1U] 
                                                                << 0x1cU) 
                                                               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U] 
                                                                  >> 4U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__1__KET____DOT__smem_switch__DOT__req_data_in[1U] 
        = ((0xffffffe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[1U] 
                           << 1U)) | (IData)(((((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
                                                                    >> 6U)))) 
                                                << 0x24U) 
                                               | (((QData)((IData)(
                                                                   (0xfU 
                                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
                                                                       >> 2U)))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[1U] 
                                                                      << 0x1cU) 
                                                                     | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U] 
                                                                        >> 4U)))))) 
                                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__1__KET____DOT__smem_switch__DOT__req_data_in[2U] 
        = ((0x38U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U] 
                     << 2U)) | (7U & ((0x1eU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
                                                << 1U)) 
                                      | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[1U] 
                                         >> 0x1fU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__1__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__valid_out_r 
        = ((2U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                  & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U] 
                     << 1U))) | (1U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                                        >> 1U) & (~ 
                                                  vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready)) 
           | (2U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__1__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__ready_out_r) 
                     >> (1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U])) 
                    << 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__2__KET____DOT__smem_switch__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
                                           >> 6U)))) 
                    << 0x24U) | (((QData)((IData)((0xfU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
                                                      >> 2U)))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[1U] 
                                                                << 0x1cU) 
                                                               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U] 
                                                                  >> 4U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__2__KET____DOT__smem_switch__DOT__req_data_in[1U] 
        = ((0xffffffe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[1U] 
                           << 1U)) | (IData)(((((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
                                                                    >> 6U)))) 
                                                << 0x24U) 
                                               | (((QData)((IData)(
                                                                   (0xfU 
                                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
                                                                       >> 2U)))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[1U] 
                                                                      << 0x1cU) 
                                                                     | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U] 
                                                                        >> 4U)))))) 
                                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__2__KET____DOT__smem_switch__DOT__req_data_in[2U] 
        = ((0x38U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U] 
                     << 2U)) | (7U & ((0x1eU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
                                                << 1U)) 
                                      | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[1U] 
                                         >> 0x1fU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__2__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__valid_out_r 
        = ((2U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                   >> 1U) & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U] 
                             << 1U))) | (1U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                                                >> 2U) 
                                               & (~ 
                                                  vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready)) 
           | (4U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__2__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__ready_out_r) 
                     >> (1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U])) 
                    << 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__3__KET____DOT__smem_switch__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
                                           >> 6U)))) 
                    << 0x24U) | (((QData)((IData)((0xfU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
                                                      >> 2U)))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[1U] 
                                                                << 0x1cU) 
                                                               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U] 
                                                                  >> 4U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__3__KET____DOT__smem_switch__DOT__req_data_in[1U] 
        = ((0xffffffe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[1U] 
                           << 1U)) | (IData)(((((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
                                                                    >> 6U)))) 
                                                << 0x24U) 
                                               | (((QData)((IData)(
                                                                   (0xfU 
                                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
                                                                       >> 2U)))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[1U] 
                                                                      << 0x1cU) 
                                                                     | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U] 
                                                                        >> 4U)))))) 
                                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__3__KET____DOT__smem_switch__DOT__req_data_in[2U] 
        = ((0x38U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U] 
                     << 2U)) | (7U & ((0x1eU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
                                                << 1U)) 
                                      | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[1U] 
                                         >> 0x1fU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__3__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__valid_out_r 
        = (((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                      >> 3U) & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U])) 
            << 1U) | (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_valid) 
                               >> 3U) & (~ vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_ready)) 
           | (8U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__genblk1__BRA__3__KET____DOT__smem_switch__DOT__req_switch__DOT__genblk1__DOT__ready_out_r) 
                     >> (1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U])) 
                    << 3U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
        = (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[3U] 
             << 0xfU) | (0x7c00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U] 
                                    >> 0x11U))) | (0x3ffU 
                                                   & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x13U] 
                                                       << 5U) 
                                                      | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x12U] 
                                                         >> 0x1bU))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[3U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[4U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[3U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[4U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[5U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[4U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[5U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[6U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[5U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[6U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[7U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[6U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[7U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[8U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[7U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[8U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[9U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[8U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[9U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xaU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[9U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xaU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xbU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xaU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xbU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xcU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xbU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xcU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xdU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xcU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xdU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xeU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xdU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xeU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xfU] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xeU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xfU] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x10U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xfU] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x10U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x11U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x10U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
        = ((0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x11U] 
                      >> 0x11U)) | ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x12U] 
                                     << 0xfU) | (0x7c00U 
                                                 & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x11U] 
                                                    >> 0x11U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
        = ((0xfffffc00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U] 
                           << 9U)) | (0x3ffU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x12U] 
                                                >> 0x11U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U])) 
                      << 0x25U) | (((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[1U])) 
                                    << 5U) | ((QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U])) 
                                              >> 0x1bU)))) 
            << 4U) | (0xfU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U] 
                              >> 0x17U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U])) 
                      << 0x25U) | (((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[1U])) 
                                    << 5U) | ((QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U])) 
                                              >> 0x1bU)))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U])) 
                                    << 0x25U) | (((QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[1U])) 
                                                  << 5U) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U])) 
                                                    >> 0x1bU))) 
                                  >> 0x20U)) << 4U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT____Vcellinp__mem_req_buf__data_in[0x13U] 
        = ((0x10U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U] 
                     << 4U)) | ((IData)(((((QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U])) 
                                           << 0x25U) 
                                          | (((QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[1U])) 
                                              << 5U) 
                                             | ((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U])) 
                                                >> 0x1bU))) 
                                         >> 0x20U)) 
                                >> 0x1cU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h665fcfc0__0)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h665fcfc0__0)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h665fcfc0__0)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h665fcfc0__0)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xff0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | VL_STREAML_FAST_III(4, (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q), 0));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xff0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | VL_STREAML_FAST_III(4, (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q), 0));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xff0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | VL_STREAML_FAST_III(4, (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q), 0));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xff0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | VL_STREAML_FAST_III(4, (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q), 0));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_data_out[0U] 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
            ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_data_b[0U]
            : (((0U == (0x1fU & ((IData)(9U) + (0x1e0U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                   << 3U)))))
                 ? 0U : (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                         (((IData)(0x28U) + (0x1e0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                << 3U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(9U) 
                                                  + 
                                                  (0x1e0U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                      << 3U))))))) 
               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                  (((IData)(9U) + (0x1e0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                             << 3U))) 
                   >> 5U)] >> (0x1fU & ((IData)(9U) 
                                        + (0x1e0U & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                            << 3U)))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_data_out[1U] 
        = ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
            ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_data_b[1U]
            : (((0U == (0x1fU & ((IData)(9U) + (0x1e0U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                   << 3U)))))
                 ? 0U : (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                         (((IData)(0x28U) + (0x1e0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                << 3U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(9U) 
                                                  + 
                                                  (0x1e0U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                      << 3U))))))) 
               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                  (((IData)(9U) + (0x1e0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                             << 3U))) 
                   >> 5U)] >> (0x1fU & ((IData)(9U) 
                                        + (0x1e0U & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                            << 3U)))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_data_out[2U] 
        = ((4U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
            ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_data_b[2U]
            : (((0U == (0x1fU & ((IData)(9U) + (0x1e0U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                   << 3U)))))
                 ? 0U : (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                         (((IData)(0x28U) + (0x1e0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                << 3U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(9U) 
                                                  + 
                                                  (0x1e0U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                      << 3U))))))) 
               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                  (((IData)(9U) + (0x1e0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                             << 3U))) 
                   >> 5U)] >> (0x1fU & ((IData)(9U) 
                                        + (0x1e0U & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                            << 3U)))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_data_out[3U] 
        = ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
            ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_data_b[3U]
            : (((0U == (0x1fU & ((IData)(9U) + (0x1e0U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                   << 3U)))))
                 ? 0U : (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                         (((IData)(0x28U) + (0x1e0U 
                                             & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                << 3U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(9U) 
                                                  + 
                                                  (0x1e0U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                                      << 3U))))))) 
               | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[
                  (((IData)(9U) + (0x1e0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                             << 3U))) 
                   >> 5U)] >> (0x1fU & ((IData)(9U) 
                                        + (0x1e0U & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                            << 3U)))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out 
        = ((0xff8U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out)) 
           | (7U & ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
                     ? (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk5__DOT__cache_bypass__DOT__core_rsp_tag_in_nc)
                     : ((4U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                               >> 6U)) | (3U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U])))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out 
        = ((0xfc7U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out)) 
           | (0x38U & (((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
                         ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk5__DOT__cache_bypass__DOT__core_rsp_tag_in_nc) 
                            >> 3U) : ((4U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                             >> 6U)) 
                                      | (3U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U]))) 
                       << 3U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out 
        = ((0xe3fU & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out)) 
           | (0x1c0U & (((4U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
                          ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk5__DOT__cache_bypass__DOT__core_rsp_tag_in_nc) 
                             >> 6U) : ((4U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                              >> 6U)) 
                                       | (3U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U]))) 
                        << 6U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out 
        = ((0x1ffU & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT____Vcellout__genblk5__DOT__cache_bypass__core_rsp_tag_out)) 
           | (0xe00U & (((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__core_rsp_valid_b))
                          ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk5__DOT__cache_bypass__DOT__core_rsp_tag_in_nc) 
                             >> 9U) : ((4U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                              >> 6U)) 
                                       | (3U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U]))) 
                        << 9U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk5__DOT__cache_bypass__DOT__is_mem_rsp_nc 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out) 
                    >> 1U) & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U]));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__mem_rsp_valid_b 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out) 
                    >> 1U) & (~ vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U])));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0U] 
        = (((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[1U] 
             << 0x1dU) | (0x1fffffc0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                                         >> 3U))) | 
           (0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
                     >> 1U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[1U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[1U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[2U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[1U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[2U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[2U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[3U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[2U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[3U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[3U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[4U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[3U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[4U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[4U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[5U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[4U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[5U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[5U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[6U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[5U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[6U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[6U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[7U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[6U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[7U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[7U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[8U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[7U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[8U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[8U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[9U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[8U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[9U] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[9U] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xaU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[9U] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xaU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xaU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xbU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xaU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xbU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xbU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xcU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xbU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xcU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xcU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xdU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xcU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xdU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xdU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xeU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xdU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xeU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xeU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xfU] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xeU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0xfU] 
        = ((0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xfU] 
                     >> 3U)) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0x10U] 
                                 << 0x1dU) | (0x1fffffc0U 
                                              & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xfU] 
                                                 >> 3U))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__mem_bus_wrap_if.__PVT__rsp_data[0x10U] 
        = (0x3fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0x10U] 
                    >> 3U));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                    << 3U) | (QData)((IData)((7U & 
                                              (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                               >> 3U))))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = ((0xfffffff8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                            << 0x1eU) | (0x3ffffff8U 
                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                                            >> 2U)))) 
           | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                        << 3U) | (QData)((IData)((7U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                                     >> 3U))))) 
                      >> 0x20U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = ((0x3eU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                     << 1U)) | (1U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                      >> 2U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                    << 3U) | (QData)((IData)((7U & 
                                              (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                               >> 3U))))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = ((0xfffffff8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                            << 0x1eU) | (0x3ffffff8U 
                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                                            >> 2U)))) 
           | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                        << 3U) | (QData)((IData)((7U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                                     >> 3U))))) 
                      >> 0x20U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = ((0x3eU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                     << 1U)) | (1U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__1__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                      >> 2U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                    << 3U) | (QData)((IData)((7U & 
                                              (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                               >> 3U))))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = ((0xfffffff8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                            << 0x1eU) | (0x3ffffff8U 
                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                                            >> 2U)))) 
           | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                        << 3U) | (QData)((IData)((7U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                                     >> 3U))))) 
                      >> 0x20U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = ((0x3eU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                     << 1U)) | (1U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__2__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                      >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_addr 
        = ((0xffc0000000ULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_addr) 
           | (IData)((IData)(((0x3ff00000U & ((IData)(
                                                      (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                                       >> 0x1aU)) 
                                              << 0x14U)) 
                              | ((0xffc00U & ((IData)(
                                                      (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                                       >> 0xeU)) 
                                              << 0xaU)) 
                                 | (0x3ffU & (IData)(
                                                     (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                                      >> 2U))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_addr 
        = ((0x3fffffffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_addr) 
           | ((QData)((IData)((0x3ffU & (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                                 >> 0x26U))))) 
              << 0x1eU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_idx 
        = ((0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_idx)) 
           | ((0x30U & ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                 >> 0x18U)) << 4U)) 
              | ((0xcU & ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                   >> 0xcU)) << 2U)) 
                 | (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_idx 
        = ((0x3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__req_bank_idx)) 
           | (0xc0U & ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_req_addr 
                                >> 0x24U)) << 6U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                    << 3U) | (QData)((IData)((7U & 
                                              (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                               >> 3U))))));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = ((0xfffffff8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                            << 0x1eU) | (0x3ffffff8U 
                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                                            >> 2U)))) 
           | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[0U])) 
                        << 3U) | (QData)((IData)((7U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                                     >> 3U))))) 
                      >> 0x20U)));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = ((0x3eU & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[1U] 
                     << 1U)) | (1U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__3__KET____DOT__cache_arb__DOT__req_data_in[2U] 
                                      >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__block_eop 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__is_last_p) 
            << 3U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__is_last_p) 
                       << 2U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__is_last_p) 
                                  << 1U) | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__is_last_p))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__block_eop 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__is_last_p) 
            << 3U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__is_last_p) 
                       << 2U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__is_last_p) 
                                  << 1U) | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__is_last_p))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[1U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[2U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[3U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[4U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[5U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[6U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[7U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[8U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[9U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xaU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xbU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xcU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xdU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xeU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xfU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U] 
            << 0x1bU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
                         >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x10U] 
        = (IData)((((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                    << 0x21U) | (((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                  << 1U) | ((QData)((IData)(
                                                            vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U])) 
                                            >> 0x1fU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x11U] 
        = (IData)(((((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                     << 0x21U) | (((QData)((IData)(
                                                   vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                   << 1U) | ((QData)((IData)(
                                                             vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U])) 
                                             >> 0x1fU))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x12U] 
        = ((0xf8000000U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                           << 0x1fU)) | ((0x7fffffeU 
                                          & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U] 
                                             >> 4U)) 
                                         | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U] 
                                            >> 0x1fU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U]) 
           | (0xfU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                      >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
                                           >> 5U)))) 
                    << 0x2bU) | (((QData)((IData)((0xfU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U] 
                                                      >> 3U)))) 
                                  << 0x27U) | (((QData)((IData)(
                                                                (0xfU 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                                    >> 1U)))) 
                                                << 0x23U) 
                                               | (0x7ffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[0U]))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_req_data_in[1U] 
        = ((0xfffff000U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U] 
                           << 5U)) | (IData)(((((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                                    >> 5U)))) 
                                                << 0x2bU) 
                                               | (((QData)((IData)(
                                                                   (0xfU 
                                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U] 
                                                                       >> 3U)))) 
                                                   << 0x27U) 
                                                  | (((QData)((IData)(
                                                                      (0xfU 
                                                                       & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
                                                                          >> 1U)))) 
                                                      << 0x23U) 
                                                     | (0x7ffffffffULL 
                                                        & (((QData)((IData)(
                                                                            vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U])) 
                                                            << 0x20U) 
                                                           | (QData)((IData)(
                                                                             vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[0U]))))))) 
                                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_req_data_in[2U] 
        = (0x3fU & ((0xfe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
                               << 5U)) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U] 
                                          >> 0x1bU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_rsp_ready));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_rsp_ready) 
              >> 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_rsp_ready) 
              >> 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__smem_rsp_ready) 
              >> 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_n 
        = (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r) 
                 + ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_push) 
                    - (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_pop))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_n 
        = (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r) 
                 + ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mreq_push) 
                    - (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mreq_pop))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_n 
        = (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r) 
                 + ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mreq_push) 
                    - (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mreq_pop))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_n 
        = (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r) 
                 + ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mreq_push) 
                    - (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mreq_pop))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__icache_req_valid 
        = ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out 
                    >> 0x26U)) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__ibuf_ready));
    vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule_if.__PVT__ready 
        = ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__use_buffer)) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__ibuf_ready));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
        = (((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
             << 0x1bU) | (0x7ffffc0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                        >> 5U))) | 
           ((0x20U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                      >> 9U)) | ((0x1eU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                           >> 0x10U)) 
                                 | (1U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                          >> 3U)))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                     >> 5U)) | ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                 << 0x1bU) | (0x7ffffc0U 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                                 >> 5U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                     >> 5U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__alu_result) 
                                << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__alu_result) 
            >> 0x1aU) | ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__alu_result 
                                  >> 0x20U)) << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
        = (((IData)((0x4000000U == (0x4008000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U]))) 
            << 0x15U) | ((0x1f0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                       >> 5U)) | ((0xfc00U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                                      << 5U)) 
                                                  | ((0x200U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                                         >> 4U)) 
                                                     | ((0x100U 
                                                         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                            << 6U)) 
                                                        | ((0x80U 
                                                            & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                               << 6U)) 
                                                           | ((0x40U 
                                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                  << 6U)) 
                                                              | ((IData)(
                                                                         (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_unit__DOT__alu_result 
                                                                          >> 0x20U)) 
                                                                 >> 0x1aU))))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
        = (((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
             << 0x1bU) | (0x7ffffc0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                        >> 5U))) | 
           ((0x20U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                      >> 9U)) | ((0x1eU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                           >> 0x10U)) 
                                 | (1U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                          >> 3U)))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                     >> 5U)) | ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                 << 0x1bU) | (0x7ffffc0U 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                                 >> 5U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                     >> 5U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__alu_result) 
                                << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__alu_result) 
            >> 0x1aU) | ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__alu_result 
                                  >> 0x20U)) << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
        = (((IData)((0x4000000U == (0x4008000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U]))) 
            << 0x15U) | ((0x1f0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                       >> 5U)) | ((0xfc00U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                                      << 5U)) 
                                                  | ((0x200U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                                         >> 4U)) 
                                                     | ((0x100U 
                                                         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                            << 6U)) 
                                                        | ((0x80U 
                                                            & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                               << 6U)) 
                                                           | ((0x40U 
                                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                  << 6U)) 
                                                              | ((IData)(
                                                                         (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__int_unit__DOT__alu_result 
                                                                          >> 0x20U)) 
                                                                 >> 0x1aU))))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
        = (((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
             << 0x1bU) | (0x7ffffc0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                        >> 5U))) | 
           ((0x20U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                      >> 9U)) | ((0x1eU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                           >> 0x10U)) 
                                 | (1U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                          >> 3U)))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                     >> 5U)) | ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                 << 0x1bU) | (0x7ffffc0U 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                                 >> 5U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                     >> 5U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__alu_result) 
                                << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__alu_result) 
            >> 0x1aU) | ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__alu_result 
                                  >> 0x20U)) << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
        = (((IData)((0x4000000U == (0x4008000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U]))) 
            << 0x15U) | ((0x1f0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                       >> 5U)) | ((0xfc00U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                                      << 5U)) 
                                                  | ((0x200U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                                         >> 4U)) 
                                                     | ((0x100U 
                                                         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                            << 6U)) 
                                                        | ((0x80U 
                                                            & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                               << 6U)) 
                                                           | ((0x40U 
                                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                  << 6U)) 
                                                              | ((IData)(
                                                                         (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__int_unit__DOT__alu_result 
                                                                          >> 0x20U)) 
                                                                 >> 0x1aU))))))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
        = (((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
             << 0x1bU) | (0x7ffffc0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                        >> 5U))) | 
           ((0x20U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                      >> 9U)) | ((0x1eU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                           >> 0x10U)) 
                                 | (1U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                          >> 3U)))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                     >> 5U)) | ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                 << 0x1bU) | (0x7ffffc0U 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                                 >> 5U))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
        = ((0x3fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                     >> 5U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__alu_result) 
                                << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__alu_result) 
            >> 0x1aU) | ((IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__alu_result 
                                  >> 0x20U)) << 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__rsp_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
        = (((IData)((0x4000000U == (0x4008000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U]))) 
            << 0x15U) | ((0x1f0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                       >> 5U)) | ((0xfc00U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                                      << 5U)) 
                                                  | ((0x200U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
                                                         >> 4U)) 
                                                     | ((0x100U 
                                                         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                            << 6U)) 
                                                        | ((0x80U 
                                                            & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                               << 6U)) 
                                                           | ((0x40U 
                                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                  << 6U)) 
                                                              | ((IData)(
                                                                         (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__int_unit__DOT__alu_result 
                                                                          >> 0x20U)) 
                                                                 >> 0x1aU))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_byteen_r = 0ULL;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_byteen_r 
        = (((~ (0xfULL << (0x3cU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
                                    >> 6U)))) & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_byteen_r) 
           | ((QData)((IData)((0xfU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
                                       >> 4U)))) << 
              (0x3cU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
                        >> 6U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[1U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[2U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[3U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[4U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[4U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[5U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[5U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[6U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[6U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[7U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[7U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[8U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[8U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[9U] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[9U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xaU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xaU];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xbU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xbU];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xcU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xcU];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xdU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xdU];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xeU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xeU];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r[0xfU] 
        = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vxrand_h71a7def2__0[0xfU];
    VL_ASSIGNSEL_WI(512,32,(0x1e0U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
                                      >> 3U)), vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk15__DOT__genblk1__DOT__mem_req_data_r, 
                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
                      << 0x1cU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U] 
                                   >> 4U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[0U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
            << 0xaU) | ((0x3feU & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_tag[2U] 
                                    << 7U) | (0x7eU 
                                              & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_tag[1U] 
                                                 >> 0x19U)))) 
                        | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[1U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[2U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[3U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[4U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[0U] 
            << 0xaU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
                        >> 0x16U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[5U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[0U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[1U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[6U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[1U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[2U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[7U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[2U] 
            >> 0x16U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[3U] 
                         << 0xaU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[8U] 
        = ((0x400000U & ((~ (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                             >> 0xdU)) << 0x16U)) | 
           ((0x3c0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                          >> 3U)) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
                                      << 2U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_addr[3U] 
                                                >> 0x16U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__ready_in = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__ready_in 
        = (((~ ((IData)(1U) << (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__batch_idx))) 
            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__ready_in)) 
           | (0xfU & ((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__stall))) 
                      << (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__batch_idx))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_queue__DOT__genblk6__DOT__used_n 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_queue__DOT__genblk6__DOT__used_r) 
           ^ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__reqq_push) 
              ^ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__reqq_pop)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__ibuf_push 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__reqq_push) 
           & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
              >> 0xdU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__0__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__1__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__2__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n 
        = ((6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n)) 
           | (1U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__s_n))
                     ? ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                        >> 1U) : ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_last__DOT__d_n) 
                                  >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk4__BRA__3__KET____DOT__genblk1__DOT__find_first__valid_in) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[0U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            << 8U) | ((0x80U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                << 7U)) | ((0x7cU & 
                                            (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 2U)) 
                                           | (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_tag_out)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            >> 0x18U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                                  >> 0x20U)) << 8U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | ((IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                       >> 0x20U)) >> 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
               << 0x10U) | ((0x8000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                        << 0xeU)) | 
                            ((0x7c00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                         << 5U)) | 
                             (0x300U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                        << 6U))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[3U] 
        = ((0xffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                               << 0x20U) | (QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                     >> 0x10U)) | ((0xff00U & ((IData)(
                                                       (((QData)((IData)(
                                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                                               >> 0x10U)) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                               >> 0x20U)) 
                                      << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffff0000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | ((0xffU & ((IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                 >> 0x20U)) >> 0x10U)) 
              | (0xff00U & ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                     >> 0x20U)) >> 0x10U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
               << 0x18U) | ((0x800000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                          << 0x15U)) 
                            | ((0x7c0000U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 8U)) 
                               | (0x30000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                              << 0xcU))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[5U] 
        = ((0xffffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                       >> 8U)) | ((0xff0000U & ((IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                                                >> 8U)) 
                                  | ((IData)(((((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                              >> 0x20U)) 
                                     << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xff000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0xffffU & ((IData)(((((QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                   >> 0x20U)) >> 8U)) 
              | (0xff0000U & ((IData)(((((QData)((IData)(
                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                       >> 0x20U)) >> 8U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0x80000000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                              << 0x1cU)) | ((0x7c000000U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                                << 0xbU)) 
                                            | (0x3000000U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                                  << 0x12U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[7U] 
        = ((0xffffffU & (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))) 
           | (0xff000000U & (IData)((((QData)((IData)(
                                                      vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_data_out[8U] 
        = ((0xffffffU & (IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                 >> 0x20U))) | (0xff000000U 
                                                & (IData)(
                                                          ((((QData)((IData)(
                                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                                           >> 0x20U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[0U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            << 8U) | ((0x80U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                << 7U)) | ((0x7cU & 
                                            (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 2U)) 
                                           | (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_tag_out)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            >> 0x18U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                                  >> 0x20U)) << 8U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | ((IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                       >> 0x20U)) >> 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
               << 0x10U) | ((0x8000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                        << 0xeU)) | 
                            ((0x7c00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                         << 5U)) | 
                             (0x300U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                        << 6U))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[3U] 
        = ((0xffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                               << 0x20U) | (QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                     >> 0x10U)) | ((0xff00U & ((IData)(
                                                       (((QData)((IData)(
                                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                                               >> 0x10U)) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                               >> 0x20U)) 
                                      << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffff0000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | ((0xffU & ((IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                 >> 0x20U)) >> 0x10U)) 
              | (0xff00U & ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                     >> 0x20U)) >> 0x10U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
               << 0x18U) | ((0x800000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                          << 0x15U)) 
                            | ((0x7c0000U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 8U)) 
                               | (0x30000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                              << 0xcU))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[5U] 
        = ((0xffffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                       >> 8U)) | ((0xff0000U & ((IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                                                >> 8U)) 
                                  | ((IData)(((((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                              >> 0x20U)) 
                                     << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xff000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0xffffU & ((IData)(((((QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                   >> 0x20U)) >> 8U)) 
              | (0xff0000U & ((IData)(((((QData)((IData)(
                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                       >> 0x20U)) >> 8U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0x80000000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                              << 0x1cU)) | ((0x7c000000U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                                << 0xbU)) 
                                            | (0x3000000U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                                  << 0x12U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[7U] 
        = ((0xffffffU & (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))) 
           | (0xff000000U & (IData)((((QData)((IData)(
                                                      vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_data_out[8U] 
        = ((0xffffffU & (IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                 >> 0x20U))) | (0xff000000U 
                                                & (IData)(
                                                          ((((QData)((IData)(
                                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__1__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                                           >> 0x20U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[0U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            << 8U) | ((0x80U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                << 7U)) | ((0x7cU & 
                                            (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 2U)) 
                                           | (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_tag_out)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            >> 0x18U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                                  >> 0x20U)) << 8U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | ((IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                       >> 0x20U)) >> 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
               << 0x10U) | ((0x8000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                        << 0xeU)) | 
                            ((0x7c00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                         << 5U)) | 
                             (0x300U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                        << 6U))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[3U] 
        = ((0xffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                               << 0x20U) | (QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                     >> 0x10U)) | ((0xff00U & ((IData)(
                                                       (((QData)((IData)(
                                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                                               >> 0x10U)) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                               >> 0x20U)) 
                                      << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffff0000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | ((0xffU & ((IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                 >> 0x20U)) >> 0x10U)) 
              | (0xff00U & ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                     >> 0x20U)) >> 0x10U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
               << 0x18U) | ((0x800000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                          << 0x15U)) 
                            | ((0x7c0000U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 8U)) 
                               | (0x30000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                              << 0xcU))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[5U] 
        = ((0xffffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                       >> 8U)) | ((0xff0000U & ((IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                                                >> 8U)) 
                                  | ((IData)(((((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                              >> 0x20U)) 
                                     << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xff000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0xffffU & ((IData)(((((QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                   >> 0x20U)) >> 8U)) 
              | (0xff0000U & ((IData)(((((QData)((IData)(
                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                       >> 0x20U)) >> 8U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0x80000000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                              << 0x1cU)) | ((0x7c000000U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                                << 0xbU)) 
                                            | (0x3000000U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                                  << 0x12U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[7U] 
        = ((0xffffffU & (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))) 
           | (0xff000000U & (IData)((((QData)((IData)(
                                                      vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_data_out[8U] 
        = ((0xffffffU & (IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                 >> 0x20U))) | (0xff000000U 
                                                & (IData)(
                                                          ((((QData)((IData)(
                                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__2__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                                           >> 0x20U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[0U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            << 8U) | ((0x80U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                << 7U)) | ((0x7cU & 
                                            (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 2U)) 
                                           | (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_tag_out)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[0U])))) 
            >> 0x18U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                                  >> 0x20U)) << 8U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | ((IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[0U]))) 
                       >> 0x20U)) >> 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U] 
        = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
               << 0x10U) | ((0x8000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                        << 0xeU)) | 
                            ((0x7c00U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                         << 5U)) | 
                             (0x300U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                        << 6U))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[3U] 
        = ((0xffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                               << 0x20U) | (QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                     >> 0x10U)) | ((0xff00U & ((IData)(
                                                       (((QData)((IData)(
                                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U])))) 
                                               >> 0x10U)) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                               >> 0x20U)) 
                                      << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffff0000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | ((0xffU & ((IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                 >> 0x20U)) >> 0x10U)) 
              | (0xff00U & ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[2U]))) 
                                     >> 0x20U)) >> 0x10U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U] 
        = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[4U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
               << 0x18U) | ((0x800000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                                          << 0x15U)) 
                            | ((0x7c0000U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                             << 8U)) 
                               | (0x30000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                              << 0xcU))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[5U] 
        = ((0xffffU & ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                       >> 8U)) | ((0xff0000U & ((IData)(
                                                        (((QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U])))) 
                                                >> 8U)) 
                                  | ((IData)(((((QData)((IData)(
                                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                              >> 0x20U)) 
                                     << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xff000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0xffffU & ((IData)(((((QData)((IData)(
                                                     vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                   >> 0x20U)) >> 8U)) 
              | (0xff0000U & ((IData)(((((QData)((IData)(
                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[5U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[4U]))) 
                                       >> 0x20U)) >> 8U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[6U]) 
           | ((0x80000000U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_has_fflags) 
                              << 0x1cU)) | ((0x7c000000U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_fflags 
                                                << 0xbU)) 
                                            | (0x3000000U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_tag_out) 
                                                  << 0x12U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[7U] 
        = ((0xffffffU & (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))) 
           | (0xff000000U & (IData)((((QData)((IData)(
                                                      vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_data_out[8U] 
        = ((0xffffffU & (IData)(((((QData)((IData)(
                                                   vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                 >> 0x20U))) | (0xff000000U 
                                                & (IData)(
                                                          ((((QData)((IData)(
                                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[7U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__3__KET____DOT__fpu_dpi__DOT__per_core_result[6U]))) 
                                                           >> 0x20U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_PC = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs3_r = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r = 0U;
    if ((0x40U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
        if ((0x20U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
            if ((0x10U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                if ((0U == (3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xcU)))) {
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_PC = 1U;
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                        = (1U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod));
                                }
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm 
                                    = (1U & ((0U == 
                                              (3U & 
                                               (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0xcU))) 
                                             | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0xeU)));
                                if ((0U != (3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xcU)))) {
                                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xeU)))) {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xfU));
                                    }
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 2U;
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                        = (0x1fU & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U));
                                } else {
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                        = (0x1fU & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U));
                                }
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                            }
                        }
                    }
                }
            } else {
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_PC = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 7U));
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                    = (1U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod));
                            }
                        }
                    }
                } else {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 7U));
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                    = (1U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod));
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                = (1U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod));
                        }
                    }
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_PC = 1U;
                            }
                        }
                    }
                }
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0xfU));
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 0xfU));
                        }
                    }
                }
            }
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 4U)))) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0x14U));
                            }
                        }
                    }
                }
            }
        } else if ((0x10U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 2U)))) {
                    if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 3U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                = (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                         >> 0xcU));
                            if ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                 >> 0x1fU)) {
                                if ((0x40000000U & 
                                     vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((0x10000000U 
                                             & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                     >> 0x1bU)))) {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                    = 
                                                    (0x1fU 
                                                     & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                        >> 0xfU));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 7U)));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod = 5U;
                                            }
                                        } else if (
                                                   (1U 
                                                    & (~ 
                                                       (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                        >> 0x1bU)))) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 0xfU)));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                      >> 7U));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                                = (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 3U
                                                    : 4U);
                                        }
                                    } else if ((0x10000000U 
                                                & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0x1bU)))) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                      >> 0xfU));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 7U)));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                        }
                                    } else if ((1U 
                                                & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0x1bU)))) {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = (0x20U 
                                               | (0x1fU 
                                                  & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                     >> 0xfU)));
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 7U));
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                    }
                                } else if ((0x20000000U 
                                            & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0x1cU)))) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0x1bU)))) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 0xfU)));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                      >> 7U));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                        }
                                    }
                                }
                                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                              >> 0x1eU)))) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0x1cU)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                     >> 0x1bU)))) {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 0x14U)));
                                            }
                                        }
                                    }
                                }
                            } else {
                                if ((0x40000000U & 
                                     vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0x1dU)))) {
                                        if ((0x10000000U 
                                             & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                            if ((0x8000000U 
                                                 & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 0xfU)));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 7U)));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                            }
                                        }
                                    }
                                } else if ((0x20000000U 
                                            & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0x1cU)))) {
                                        if ((0x8000000U 
                                             & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 0xfU)));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 7U)));
                                        } else {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 0xfU)));
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                         >> 7U)));
                                        }
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                    }
                                } else {
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                        = (0x20U | 
                                           (0x1fU & 
                                            (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                             >> 0xfU)));
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                        = (0x20U | 
                                           (0x1fU & 
                                            (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                             >> 7U)));
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                }
                                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                              >> 0x1eU)))) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0x1cU)))) {
                                            if ((0x8000000U 
                                                 & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                                    = 
                                                    (7U 
                                                     & ((0x1000U 
                                                         & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                         ? 7U
                                                         : 6U));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 0x14U)));
                                            } else {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                                    = 
                                                    (7U 
                                                     & (3U 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 0xcU)));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                           >> 0x14U)));
                                            }
                                        }
                                    } else {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                            = (0x20U 
                                               | (0x1fU 
                                                  & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                     >> 0x14U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                    = (0x20U | (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                         >> 0xfU)));
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 3U;
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                    = (0x20U | (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                         >> 7U)));
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                    = (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                             >> 0xcU));
                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                    = (0x20U | (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                         >> 0x14U)));
            }
        }
        if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                      >> 5U)))) {
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 4U)))) {
                if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs3_r 
                            = (0x20U | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                        >> 0x1bU));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                      >> 5U)))) {
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 4U)))) {
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                if ((0U == (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 0x19U))) {
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                }
                            }
                        }
                    }
                }
            }
            if ((0x10U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_PC = 1U;
                            }
                        }
                    }
                }
            }
        }
        if ((0x20U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
            if ((0x10U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 7U));
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U));
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                        }
                    }
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0xfU));
                                if ((0x2000000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod 
                                        = (2U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__op_mod));
                                }
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0x14U));
                            }
                        }
                    }
                }
            } else {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                        }
                    }
                }
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                if ((1U == (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xcU)))) {
                                    if ((0U == (3U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                   >> 0x19U)))) {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xfU));
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 2U;
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 7U));
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0x14U));
                                    }
                                }
                            }
                        }
                    }
                } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                            = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                        >> 0xfU));
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                            = ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                ? (0x20U | (0x1fU & 
                                            (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                             >> 0x14U)))
                                : (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 0x14U)));
                    }
                }
            }
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 4U)))) {
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                if ((1U == (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xcU)))) {
                                    if ((0U == (3U 
                                                & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                   >> 0x19U)))) {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs3_r 
                                            = (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                               >> 0x1bU);
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x10U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 7U));
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U));
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                        }
                    }
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                >> 0xfU));
                            }
                        }
                    }
                }
            } else {
                if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                              >> 3U)))) {
                    if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_imm = 1U;
                        }
                    }
                }
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                if ((0U == (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 0x19U))) {
                                    if ((0x4000U & 
                                         vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0xdU)))) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU))
                                                    : 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU)));
                                        }
                                    } else {
                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = ((0x2000U 
                                                & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                ? (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU))
                                                    : 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU)))
                                                : (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU))
                                                    : 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0xfU))));
                                    }
                                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                  >> 0xeU)))) {
                                        if ((0x2000U 
                                             & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                     >> 0xcU)))) {
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                                    = 
                                                    (0x1fU 
                                                     & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                        >> 7U));
                                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((0U == (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                        >> 0x19U))) {
                                vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 2U;
                            }
                        }
                    }
                } else if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                            = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                        >> 0xfU));
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                        if ((4U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                = (0x20U | (0x1fU & 
                                            (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                             >> 7U)));
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                        } else {
                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rd_r 
                                = (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U));
                        }
                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__use_rd = 1U;
                    }
                }
            }
            if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                          >> 4U)))) {
                if ((8U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                            if ((1U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                if ((0U == (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 0x19U))) {
                                    if ((0x4000U & 
                                         vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0xdU)))) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                = (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0x14U))
                                                    : 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                       >> 0x14U)));
                                        }
                                    } else if ((1U 
                                                & (~ 
                                                   (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                    >> 0xdU)))) {
                                        if ((0x1000U 
                                             & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])) {
                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                      >> 0x14U));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__i_imm 
        = (0xfffU & ((IData)((0x1000U == (0x3000U & 
                                          vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])))
                      ? (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                  >> 0x14U)) : ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                 << 0xcU) 
                                                | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                   >> 0x14U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__s_imm 
        = ((0xfe0U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                      >> 0x14U)) | (0x1fU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                             >> 7U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__b_imm 
        = ((0x1000U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                       >> 0x13U)) | ((0x800U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                << 4U)) 
                                     | ((0x7e0U & (
                                                   vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                                   >> 0x14U)) 
                                        | (0x1eU & 
                                           (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                            >> 7U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__jal_imm 
        = ((0x100000U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                         >> 0xbU)) | ((0xff000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U]) 
                                      | ((0x800U & 
                                          (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                               >> 0x14U)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__r_type 
        = ((0x4000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
            ? ((0x2000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                ? ((0x1000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                    ? 0xcU : 0xdU) : ((0x1000U & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                       ? ((0x40000000U 
                                           & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                           ? 9U : 8U)
                                       : 0xeU)) : (
                                                   (0x2000U 
                                                    & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                    ? 
                                                   ((0x1000U 
                                                     & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                     ? 4U
                                                     : 5U)
                                                    : 
                                                   ((0x1000U 
                                                     & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])
                                                     ? 0xfU
                                                     : 
                                                    ((IData)(
                                                             (0x40000020U 
                                                              == 
                                                              (0x40000020U 
                                                               & vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U])))
                                                      ? 7U
                                                      : 0U))));
    __Vtableidx15 = (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                           >> 0xcU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__m_type 
        = Vvortex_afu_shim__ConstPool__TABLE_hd5328fd5_0
        [__Vtableidx15];
    __Vtableidx14 = (((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h9b5a6f3c__0) 
                      << 3U) | (7U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
                                      >> 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode__DOT__b_type 
        = Vvortex_afu_shim__ConstPool__TABLE_he1448260_0
        [__Vtableidx14];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[0U])) 
                    << 3U) | (QData)((IData)((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[1U])) 
                      << 3U) | (QData)((IData)((7U 
                                                & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                   >> 3U)))))) 
            << 3U) | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[0U])) 
                                << 3U) | (QData)((IData)(
                                                         (7U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag))))) 
                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[2U] 
        = ((0xffffffc0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[1U])) 
                         << 3U) | (QData)((IData)((7U 
                                                   & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                      >> 3U)))))) 
               >> 0x1dU) | ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[1U])) 
                                       << 3U) | (QData)((IData)(
                                                                (7U 
                                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                    >> 3U))))) 
                                     >> 0x20U)) << 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[2U] 
        = ((0x3fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[2U]) 
           | ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[2U])) 
                        << 3U) | (QData)((IData)((7U 
                                                  & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                     >> 6U)))))) 
              << 6U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[3U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[2U])) 
                      << 3U) | (QData)((IData)((7U 
                                                & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                   >> 6U)))))) 
            >> 0x1aU) | (((IData)((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[3U])) 
                                    << 3U) | (QData)((IData)(
                                                             (7U 
                                                              & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                 >> 9U)))))) 
                          << 9U) | ((IData)(((((QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[2U])) 
                                               << 3U) 
                                              | (QData)((IData)(
                                                                (7U 
                                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                    >> 6U))))) 
                                             >> 0x20U)) 
                                    << 6U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_data_in[4U] 
        = (0xfffU & (((0x3fU & ((IData)((((QData)((IData)(
                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[3U])) 
                                          << 3U) | (QData)((IData)(
                                                                   (7U 
                                                                    & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                       >> 9U)))))) 
                                >> 0x17U)) | ((IData)(
                                                      ((((QData)((IData)(
                                                                         vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[2U])) 
                                                         << 3U) 
                                                        | (QData)((IData)(
                                                                          (7U 
                                                                           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                              >> 6U))))) 
                                                       >> 0x20U)) 
                                              >> 0x1aU)) 
                     | ((0x1c0U & ((IData)((((QData)((IData)(
                                                             vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[3U])) 
                                             << 3U) 
                                            | (QData)((IData)(
                                                              (7U 
                                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                  >> 9U)))))) 
                                   >> 0x17U)) | ((IData)(
                                                         ((((QData)((IData)(
                                                                            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[3U])) 
                                                            << 3U) 
                                                           | (QData)((IData)(
                                                                             (7U 
                                                                              & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag) 
                                                                                >> 9U))))) 
                                                          >> 0x20U)) 
                                                 << 9U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
              & (0U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 1U) & (0U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 2U) & (0U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 3U) & (0U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
              & (1U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 1U) & (4U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 2U) & (0x10U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 3U) & (0x40U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
              & (2U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 1U) & (8U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 2U) & (0x20U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 3U) & (0x80U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
              & (3U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 1U) & (0xcU == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 2U) & (0x30U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid) 
                        >> 3U) & (0xc0U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[0U] 
        = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__0__KET__.__PVT__data[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[1U] 
        = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__0__KET__.__PVT__data[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[2U] 
        = vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__0__KET__.__PVT__data[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[3U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[0U] 
            << 0xfU) | vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__0__KET__.__PVT__data[3U]);
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[4U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[0U] 
            >> 0x11U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[1U] 
                         << 0xfU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[5U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[1U] 
            >> 0x11U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[2U] 
                         << 0xfU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[6U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[0U] 
            << 0x1eU) | ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[2U] 
                          >> 0x11U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__1__KET__.__PVT__data[3U] 
                                       << 0xfU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[7U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[0U] 
            >> 2U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[1U] 
                      << 0x1eU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[8U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[1U] 
            >> 2U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[2U] 
                      << 0x1eU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[9U] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[2U] 
            >> 2U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[3U] 
                      << 0x1eU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[0xaU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[0U] 
            << 0xdU) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__2__KET__.__PVT__data[3U] 
                        >> 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[0xbU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[0U] 
            >> 0x13U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[1U] 
                         << 0xdU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[0xcU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[1U] 
            >> 0x13U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[2U] 
                         << 0xdU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_in_data[0xdU] 
        = ((vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[2U] 
            >> 0x13U) | (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__commit_block_if__BRA__3__KET__.__PVT__data[3U] 
                         << 0xdU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__pipe_stall 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid) 
            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__has_data)) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__rdw_hazard_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__rdw_hazard_st1))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__pipe_stall 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r))) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__rdw_hazard_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__rdw_hazard_st1))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__pipe_stall 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r))) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__rdw_hazard_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__rdw_hazard_st1))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__pipe_stall 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r))) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__rdw_hazard_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__rdw_hazard_st1))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__pipe_stall 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__crsq_valid) 
            & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r))) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__rdw_hazard_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_n 
        = (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r) 
                 + ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_push) 
                    - (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_pop))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps;
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            >> 0x16U))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
            = (0xfU & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n) 
                       | ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                           << 0xeU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                                       >> 0x12U))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
            = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks;
        if ((0x40000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U])) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (1U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((0x80000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U])) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x10U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((0x100000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U])) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x100U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((0x200000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U])) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x1000U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
    } else {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
            = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks;
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            >> 0x1bU))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
            = (((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                          >> 0xeU)))) 
                & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n)) 
               | (0xfU & ((0U != (0xfU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                                          >> 0x17U))) 
                          << (3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                    >> 0xeU)))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
            = (((~ ((IData)(0xfU) << (0xcU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                              >> 0xcU)))) 
                & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
               | (0xffffU & ((0xfU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                                      >> 0x17U)) << 
                             (0xcU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                      >> 0xcU)))));
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            >> 0x11U))) {
        if ((0x10000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (((~ ((IData)(0xfU) << (0xcU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                                  >> 0xcU)))) 
                    & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
                   | (0xffffU & ((0xfU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                          >> 0xcU)) 
                                 << (0xcU & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                             >> 0xcU)))));
        }
    }
    if ((1U & (IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellout__pipe_reg__data_out 
                       >> 0x28U)))) {
        if ((1U & (IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellout__pipe_reg__data_out 
                           >> 0x27U)))) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (((~ ((IData)(0xfU) << (0xcU & ((IData)(
                                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellout__pipe_reg__data_out 
                                                           >> 0x24U)) 
                                                  << 2U)))) 
                    & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
                   | (0xffffU & ((0xfU & (IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellout__pipe_reg__data_out 
                                                  >> 0x20U))) 
                                 << (0xcU & ((IData)(
                                                     (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellout__pipe_reg__data_out 
                                                      >> 0x24U)) 
                                             << 2U)))));
        }
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks;
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__pipe_reg__data_in 
        = (((QData)((IData)(((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
                             & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                >> 7U)))) << 0x28U) 
           | (((QData)((IData)((1U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                      >> 6U)))) << 0x27U) 
              | (((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set
                                  [(3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                          >> 0xeU))])) 
                  << 0x26U) | (((QData)((IData)((3U 
                                                 & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                                    >> 0xeU)))) 
                                << 0x24U) | vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data
                               [(3U & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                       >> 0xeU))]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls;
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            >> 5U))) {
        if (((~ (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                 >> 2U)) & ((3U & VL_COUNTONES_I((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask))) 
                            == (3U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n 
                = ((~ ((IData)(0xfU) << (0xcU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                 >> 1U)))) 
                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n));
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls_n 
                = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls_n) 
                   & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks) 
                         >> (0xcU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                     >> 1U)))));
        } else {
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n 
                = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((0xcU 
                                                     & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                        >> 1U)) 
                                                    + 
                                                    (3U 
                                                     & (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                                        >> 0xeU)))))));
            vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls_n 
                = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_stalls_n) 
                   | (0xfU & ((IData)(1U) << (3U & 
                                              (vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U] 
                                               >> 0xeU)))));
        }
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push 
        = ((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
           & (0x30000U == (0x30000U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop 
        = ((IData)(vlSymsp->TOP__vortex_afu_shim__afu__vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__warp_ctl_if.__PVT__valid) 
           & (0xc0U == (0xc0U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])));
}
