#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 31 22:37:24 2019
# Process ID: 900
# Current directory: E:/vivado_projects/projectCPU31
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22460 E:\vivado_projects\projectCPU31\projectCPU31.xpr
# Log file: E:/vivado_projects/projectCPU31/vivado.log
# Journal file: E:/vivado_projects/projectCPU31\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_projects/projectCPU31/projectCPU31.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/MyFiles/计组/cpu/coe_test/lwsw.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 812.133 ; gain = 184.977
update_compile_order -fileset sources_1
remove_files E:/MyFiles/计组/cpu/coe_test/lwsw.coe
generate_target Simulation [get_files E:/vivado_projects/projectCPU31/projectCPU31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file e:/MyFiles/计组/cpu/coe_test/lwsw.coe
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'e:/Xilinx/Vivado/2016.2/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dist_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dist_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 22:41:35 2019...
