#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  6 17:50:38 2020
# Process ID: 12020
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11576 C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.xpr
# Log file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/vivado.log
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.xpr
update_compile_order -fileset sources_1
launch_simulation
source Decade_counter_tb.tcl
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_2bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_2bit_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source counter_2bit_tb.tcl
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
close_sim
close_sim
source W:/EGR_224/Seg_Decoder.tcl
update_compile_order -fileset sources_1
create_bd_design "One_Digit"
update_compile_order -fileset sources_1
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter/counter.bd}
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd}
current_bd_design [get_bd_designs Decade_counter]
current_bd_design [get_bd_designs counter_2bit]
current_bd_design [get_bd_designs Seg_Decoder]
current_bd_design [get_bd_designs One_Digit]
close_bd_design [get_bd_designs One_Digit]
current_bd_design [get_bd_designs counter]
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd}
current_bd_design [get_bd_designs counter]
current_bd_design [get_bd_designs One_Digit]
current_bd_design counter
set tmpCopyObjs [concat  [get_bd_cells {clk_divide_1Hz}] [get_bd_ports {clkin clkout}] [get_bd_nets {clkin_0_1 clk_devide_1Hz_clkout_0}]]
current_bd_design One_Digit
copy_bd_objs -from_design counter / $tmpCopyObjs
regenerate_bd_layout
current_bd_design [get_bd_designs Decade_counter]
current_bd_design [get_bd_designs One_Digit]
current_bd_design Decade_counter
set tmpCopyObjs [concat  [get_bd_cells {c_counter_binary_0}] [get_bd_ports {CLK Q}] [get_bd_nets {c_counter_binary_0_Q CLK_0_1}]]
current_bd_design One_Digit
copy_bd_objs -from_design Decade_counter / $tmpCopyObjs
regenerate_bd_layout
current_bd_design [get_bd_designs Seg_Decoder]
current_bd_design [get_bd_designs One_Digit]
current_bd_design Seg_Decoder
set tmpCopyObjs [concat  [get_bd_cells {Seg_Decoder}] [get_bd_ports {F E D C B A X3 X2 X1 X0 G}] [get_bd_nets {a_0_2 xup_or2_0_y xup_and3_0_y a_2_1 xup_or2_0_y1 xup_and2_0_y xup_or2_0_y2 xup_or2_0_y3 a_1_1 xup_or3_0_y a_0_1}]]
current_bd_design One_Digit
copy_bd_objs -from_design Seg_Decoder / $tmpCopyObjs
regenerate_bd_layout
undo
regenerate_bd_layout
set_property location {1.5 694 324} [get_bd_cells Seg_Decoder]
undo
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 Seg_Decoder/xlslice_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {0.5 -176 285} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {3} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {4} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
regenerate_bd_layout
set_property location {2.5 607 565} [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_nets CLK_0_1] [get_bd_ports CLK]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins clk_divide_1Hz/clkout_0]
delete_bd_objs [get_bd_ports clkout]
set_property location {2.5 453 558} [get_bd_cells c_counter_binary_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets c_counter_binary_0_Q] [get_bd_ports Q]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_3/Din] [get_bd_pins c_counter_binary_0/Q]
regenerate_bd_layout
delete_bd_objs [get_bd_nets a_2_1] [get_bd_ports X0]
delete_bd_objs [get_bd_nets a_1_1] [get_bd_ports X1]
delete_bd_objs [get_bd_nets a_0_1] [get_bd_ports X2]
delete_bd_objs [get_bd_nets a_0_2] [get_bd_ports X3]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins Seg_Decoder/X0]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins Seg_Decoder/X1]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins Seg_Decoder/X2]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins Seg_Decoder/X3]
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd] -top
add_files -norecurse C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top One_Digit_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
wait_on_run One_Digit_xup_or2_0_3_synth_1
wait_on_run One_Digit_xup_inv_0_5_synth_1
wait_on_run One_Digit_xup_and3_0_0_synth_1
wait_on_run One_Digit_xup_and4_0_0_synth_1
wait_on_run One_Digit_xup_xor2_0_0_synth_1
wait_on_run One_Digit_xup_xor2_0_1_synth_1
wait_on_run One_Digit_xup_or2_1_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list A]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list C]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clkin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D]]
set_property IOSTANDARD LVCMOS33 [get_ports [list E]]
set_property IOSTANDARD LVCMOS33 [get_ports [list F]]
set_property IOSTANDARD LVCMOS33 [get_ports [list G]]
set_property package_pin "" [get_ports [list  G]]
place_ports G W7
set_property package_pin "" [get_ports [list  F]]
set_property package_pin "" [get_ports [list  A]]
set_property package_pin "" [get_ports [list  G]]
place_ports A W7
place_ports B W6
place_ports C U8
place_ports D V8
place_ports E U5
place_ports F V5
place_ports G U7
save_constraints
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source counter_2bit_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top One_Digit_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source One_Digit_wrapper.tcl
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd}
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd}
make_wrapper -files [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd] -top
add_files -norecurse C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/hdl/Seg_Decoder_wrapper.v
update_compile_order -fileset sources_1
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_3]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
