verilog xil_defaultlib  \
"../../../../OX_SCPU.gen/sources_1/ip/RAM_B_1/sim/RAM_B.v" \

verilog xil_defaultlib "glbl.v"

nosort
