================================================================================ 
Commit: 0f118629469eca844e7550fc459a8017124ac908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 16:07:52 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARL-S 4334_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 56f6753929873607522d4f226b750253794b5efd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_81

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 20:46:45 2024 -0700
Original commit hash: e9da346b95fd4a96e7b216336a0c7ed9a890daa4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a136998b8d92ea38c53757d7742077339dc4e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_80

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 09:34:30 2024 -0700
Original commit hash: 1c2b67f6f752a4076878d3ca3601d8e15736f859

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1d83a5ba9beaf28b616185a25ff0d73df3e1e09b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4334_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 04:31:48 2024 +0000
Change-Id: Iffe458f300e59ca75645a00e4903e67e1fad9904
Original commit hash: 1b9192299e607cc9c7e1e1e15b84cbea877261a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 042f86c1ab430237ba77d6cd7f1a1a23675e50a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4324_82

Hsd-es-id: N/A"
Original commit date: Wed Aug 14 21:52:24 2024 -0700
Original commit hash: 2493fb866cff3abc58dddfc5cf75f3cf4778ab71

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bd8387e2fa0d48383ec8b4dece2635e0000af20b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS update perProduct & Power Identity in WW30.

[Feature Description]
BIOS update based on Product & Power Identity in WW30.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15016537219
Original commit date: Tue Jul 30 12:02:53 2024 +0800
Change-Id: I1393068ad92abf33c8de03b539701413be3b44c7
Original commit hash: 2b87d2ce8621d76d609b03870da0cec3794041d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: fe78096c8fe569eef79f4928d826ff8f0f1ea3b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4324_81

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 02:19:16 2024 +0000
Original commit hash: 0ba511b5405901b4339d941647306e6a17789ac1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e3f5c8757d33b251100b1d91038539218da6efd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:19 2024 +0530 
-------------------------------------------------------------------------------- 
S0ix/PS_ON not working with storage attached to PCH under VMD controller

[Issue Description]
SUT is not entering S0ix/PS_ON with storage attached on PCH PCIe
controllers and mapped under VMD controller

[Resolution]
Fixed VMD MMIO range to access config space of VMD owned devices
attached to PCH root port.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16025173401
Original commit date: Wed Aug 14 12:58:37 2024 -0700
Change-Id: Ie3606a4f573f5433e1e90783ae46d237f87f4a34
Original commit hash: bc0fc4dc620f789142380e3c31423456f349eec0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: 659e6931ec898ef8bdd395517414018888902b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:16 2024 +0530 
-------------------------------------------------------------------------------- 
Sesitive device fail to train at gen4/g4n5

[Issue Description]
BIOS gives multiple attempts to train link at higher speed because few
sensitive devices can't train at higher speed on 1st attempt.
During re-attempt, BIOS was checking CLS with TLS. TLS is nothing
but BIOS programmed during 1st attempt so BIOS should not check CLS with
TLS.

[Resolution]
re-attempt condition is changed from CLS!=TLS to CLS!=MLS

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016537416
Original commit date: Sat Aug 3 02:43:21 2024 +0530
Change-Id: I9d6e081e2c6aa81b0110cfe78beefc05bf1fd2c6
Original commit hash: 0457ba2315c2fdc87b21200da090f2e3151ddfd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0d6f5741474a17b0610dee9380f082493c121130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4324_80

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 19:27:22 2024 -0700
Original commit hash: e85f9cff9f57f5217815e20f5d21626d6cb367e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62ca1d6e9b5a7abf1fabc60e96c0a8a3ede0280a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Thu Aug 8 18:42:35 2024 -0700
Change-Id: I6ed077b9bb33731892032b11ff3fe4281ed70b1f
Original commit hash: 667f796fb6a149c6b1240fe74ad136be2b1bc7d6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3cc2c9970636012d451021af28e2602565c04a56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:10 2024 +0530 
-------------------------------------------------------------------------------- 
E32 PCIe PXPF Low Margin

[Feature Description]
update preset list for gen5 controllers

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14023115207
Original commit date: Tue Aug 6 02:26:47 2024 +0530
Change-Id: I50a6d998e8ec5590567b9baa205462f2c93acd39
Original commit hash: 1fb475df3d125248a0c725d04af413d45d3c76c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 43385c3391ccf071a79e4bdfe2fd1c8162b3297e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:07 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_87

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 16:28:03 2024 -0700
Original commit hash: 1c2d184e6b9d2c947943683cc9bef4f8511c07f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: de6e66a6d1d5ef464be45d39b20d3fd829c09a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_86

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 14:19:57 2024 -0700
Original commit hash: 052f52e2e68069ce6d35b792fd76ec58d331ef38

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 277b80dd9fad319417ced84291c5c348cb02b6d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:03 2024 +0530 
-------------------------------------------------------------------------------- 
Non-CLKREQ# dGFX detection issue.

[Issue Description]
it is found that RX550 does not support CLKREQ#.
It hits the issue when it boots from CLKREQ# native mode.
We leave CLKREQ# Native mode in NDA case.
So, when we boot up from G3 NDA, CLKREQ# will program to Native mode,
then we place system into S5 follow by plug the device.
Since pad_mode is set to Deep GPIO Reset,
CLKREQ# remains Native mode on Sx exit.
This causes no CLKOUT on Sx exit hence the device not detect.

[Resolution]
After platform reset (during S5), the GPIO used for CLKREQ#
should be in reset to GP mode, to prevent the hang.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14023098785
Original commit date: Thu Jun 27 10:08:00 2024 +0200
Change-Id: I1a365b4324b46e2349d024378bae532bb677c26e
Original commit hash: db4a5eba55aa4b89c7a2f38d41afe4da72c1e594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9e1bacd7b6777c6d636a774fa52908f68ad42747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:55:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_85

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 13:03:04 2024 -0700
Original commit hash: 4a76314ba204c1c4b49af3f009dfb7429d9a7759

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f3a0c91e1457db4e987dc1541ebd89067a0b2cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:57 2024 +0530 
-------------------------------------------------------------------------------- 
SUT loops at PC-AC10 Post enabling TXT from BIOS

[Issue Description]
Bios was not disabling access to certain root ports at the
correct time which was leading to hardware failure

[Resolution]
Updated the code disable the root ports at
correct time in the bios flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016589611
Original commit date: Wed Aug 7 16:27:20 2024 -0700
Change-Id: Ibd2ec6864709efa2499719df2fd30df09f3e88e0
Original commit hash: 15754905236b55a914df06b2a2b74601a0c6a30f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 2d09c3c6a7c69a146e8e53c61743eef0152876eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:55 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: L1 Data Cache value is getting as NA in BIOS Page

[Issue Description]
The L1 cache size of big core in setup menu shows N/A.
BIOS log shows the correct value.

[Resolution]
Correct the small core count.

Package/Module: ARL

[Impacted Platform]
All

Hsd-es-id: 16024891386
Original commit date: Thu Aug 8 15:50:24 2024 +0800
Change-Id: Ica4f17d76869e5864bcf3731c075b857ea651597
Original commit hash: 1d67ad2312d00b317fb04cae5d3011a1a701293e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 5366b87e12ab0d38b6a79029a724aaec00f9664f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][OC] Remove Ring IREFPLL tune knob

[Feature Description]
Remove the IREF PLL Tune knob for Ring domain, as this feature support
does not exist on ARL.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-S

Hsd-es-id: 14023084396
Original commit date: Tue Aug 6 22:20:20 2024 -0700
Change-Id: I52dba7e30ff2b0a218a3ee43e4783cf6d6fc85b5
Original commit hash: 4125d0bbb6ebf7eca7d226672bde7aed51645b08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 4cb9c16f2c11cfc18630ff866369b6c27e47aa8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_84

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 10:17:05 2024 -0700
Original commit hash: 7aac3fa81325d2638ca79bee5b4610aece4aebc9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fea3c9399e4f418160df58b99eedd876bdd0fabb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTP-S] Set ADO_LTR_DIS bit in PWR_SCHED_CTRL2 register

[Feature Description]
Program BIT19 (ADO_LTR_DIS) at offset 0x8144 (PWR_SCHED_CTRL2).

Package/Module:
ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
ARL.

Hsd-es-id: 14023074477
Original commit date: Mon Aug 5 14:42:51 2024 +0200
Change-Id: Iae3fa7e03d801a98f8fea7d79c0628b6a8cda32c
Original commit hash: 6d7455488ae63d5ae08583b840b75cccd40e9e5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: b9b523ce65b8ffe55403b756e393f85450b2306a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:41 2024 +0530 
-------------------------------------------------------------------------------- 
Correct the PD Type in specific board

[Issue Description]
PD type setting is wrong in
ARL-H DTBT and ARL-Hx 1DPC.

[Resolution]
Change the PD type to show the right
PD version format in BIOS setup menu

Package/Module: BoardPkg

[Impacted Platform]
H, Hx

Hsd-es-id: 15016570078
Original commit date: Mon Aug 5 17:15:43 2024 +0800
Change-Id: I1b91d53b0ec1f602191316ab4e71994cbd354acc
Original commit hash: c8e73074bfcff055bc9d2d1cd6470fa585e40c06

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc

================================================================================ 
Commit: 58fa3089b6952ca292335be69e4554721b991b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:39 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_83

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 09:36:56 2024 -0700
Original commit hash: 5af6b16783ed758b87ec4fd9ebdca790ef6c4de4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2440217ccfb4f7fb715be0f9c58e5bd99c1a0d2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:37 2024 +0530 
-------------------------------------------------------------------------------- 
Fix PCIe interrupt definitions reported to the OS

[Issue Description]
For a few rootports interrupt numbers mapping to interrupt pins
is reported to the OS incorrectly. This is causing legacy interrupts
to not work.

[Resolution]
Fixed interrupt mapping reported in ACPI.

Package/Module: ClientOneSiliconPkg/Dsdt

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15016525311
Original commit date: Fri Aug 2 15:38:28 2024 +0200
Change-Id: Ic42fff593c3842c6a0373fdacfbe69f9f4982732
Original commit hash: 44d3d6ecbc34219bbae4c36395e290aaf3466ac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl

================================================================================ 
Commit: 62a320c53c53872d7b124c3a1545e33400083be3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][ARL-HX] Top swap bit can't be accessed from PEI phase

[Issue Description]
Top swap bit is mapping to above 4G MMIO on ARL-S/HX.
It can't be accessed from PEI phase

[Resolution]
- Switch P2SB access type on P2SB device availability.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 18039517815
Original commit date: Tue Aug 6 11:39:34 2024 +0200
Change-Id: I444721bda38e367d4ce535d41ca88853301b9843
Original commit hash: feedc3b897d4f6e2d43a378333d202ab4ec264a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c

================================================================================ 
Commit: a3c78dfa926983fd1ed8886b3bbe7fb221470daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:32 2024 +0530 
-------------------------------------------------------------------------------- 
DSM to disable ACPI Burst Mode should be under the EC def

[Issue Description]
The DSM inside the EC to prevent Windows from utilizing
ACPI Burst Mode for EC accesses less than 2 bytes
(aka ALL Windows access): But it was wrongly added under
USB type C device definition. Very specifically,
Windows OS is expecting to see the DSM under the same as the
HID matching PNP0C09. If they do not find it there, the DSM will not
be invoked and the burst mode will not be disabled.

[Resolution]
Moved DSM method from USB Type device definition to inside EC

Package/Module:
Features

[Impacted Platform]
ALL

Hsd-es-id: 16024849311
Original commit date: Tue Jul 23 17:00:53 2024 +0800
Change-Id: Idf2d61b846a2bdd2f860e38e2e151281379f4e2a
Original commit hash: 00a04a7d1fd21c0d4cb03fb748018bad12b0c787

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl

================================================================================ 
Commit: 8d9cdeadf53d75370791e0e476eea645382461e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:29 2024 +0530 
-------------------------------------------------------------------------------- 
Fix resource reservation for hotplug enabled rootports

[Issue Description]
There is a hang when large resource is set in PCIE Hotplug menu.

[Resolution]
Fixed logic that sets reserved resources for hotplug ports in policy.
Since resources can be set globally or per port basis, maximum value
is taken.

Package/Module: MeteorLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16024824027
Original commit date: Mon Jul 29 15:06:47 2024 +0200
Change-Id: I807c35f7a426dd798cf016ea6c3db21c9d6ada99
Original commit hash: fd7cc33bb75c80e5b6f53a0b4cb64a43fd8bcbd6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: f7551e448bd21ca230dd7e5f0cd2c7029b72c714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_82

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 07:40:25 2024 -0700
Original commit hash: ed13011c08b80e9ae78cab2bb28fc20bfec6b0dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba93d162afa304ae4173cca581d9aa66ea9aa1c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.30

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 7 17:25:46 2024 +0800
Change-Id: Ibaaa800dd36dfbf86e848d2692912c0323856a31
Original commit hash: 4cad1836f66f51203177105818fb6da57f4be9bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b626b4389de2c4c449ee620b93ba315f681fa27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimizations

[Feature Description]
Don't run VA traffic in Read MPR to reduce boot time

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016566559
Original commit date: Fri Aug 2 11:32:20 2024 +0800
Change-Id: I8bdc8d3a326e575e0e0408d4752a4835ca493c5b
Original commit hash: 929053c14abb949d5fc950adccaf9f18ac9edd39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: abb03aaf8cedaeadae9a8fc4bef201a8e2ba7f03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.29

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 12:50:16 2024 +0800
Change-Id: I4f2156fdae05299b541f53c188b721c26e2b953d
Original commit hash: e7e8a76974214f32d6973ea33a9b2899d5b5f6a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e48ca26dd89cab578e05c7971f645adb22344d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.28

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 12:49:58 2024 +0800
Change-Id: I6032431b4da8f034122708a7a9fbfd2e37aa5896
Original commit hash: 3bd0464c019814be821fce4504f53fbcf712ad8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 069b1435e377d26be5bc48fa5cf4b79818f424b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] DIMM CACTLE MR22 register update

[Feature Description]
For MR22 CACTLE:
Add B-Die and set to 2 for -S SODIMM
Revert D-Die to 0 for -S UDIMM
Revert to 0 for all -HX

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016555060
Original commit date: Thu Aug 1 17:17:48 2024 +0800
Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
Original commit hash: 098ba564a6bfb8eb9c45c339d0a2ef3ca73322c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c444cb7990429ef175bc925d26c5fd94c310fcdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.27

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 12:46:51 2024 +0800
Change-Id: I44f3dfac6dd20605b38c398c218fec61f02934f5
Original commit hash: d6ec167a2dba90afcdbbe18598177103b1340850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53f7e26d6f58c8fe50011d087b1d2ff68712d4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low/Failed CmdVref

[Feature Description]
Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
LGA:
2 for HX A-Die, MC D-Die
1 for HX M-Die
BGA:
1 for HX A-Die, HX M-Die
0 for MC D-Die
Added ShowDdr5Info to Read MR22

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020276850
Original commit date: Wed Jul 17 13:49:45 2024 +0800
Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
Original commit hash: df457d31636f9dd6f921639fe013433758754c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 66871df7437e9caf3e7486a5fcd7d0137fc1c208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 12:46:31 2024 +0800
Change-Id: Ia37ba8fb4396d9eb3fd0e04b4aebc96080d1558c
Original commit hash: 76815c7a33e21548cab917debbdc7ef4db8de645

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 068f27de59241857a8362a316362115199a8f345 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:05 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low RxDqs Margin on 2Rx8 16Gb ECC

[Feature Description]
For 2DPC 2R2R SODIMM A-Die/M-Die:
Set RttParkDqs to 48
Set DqsEqLegs to 4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020279123
Original commit date: Wed Jul 17 12:29:18 2024 +0800
Change-Id: I43b15ed06c66c6e93946e41c60883f3a645ae743
Original commit hash: 45b0406e342e60bc94b5b07de8fa69bfadd5eca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a80edacce31cfeacac7911ac1b87a526a26c109e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_81

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 07:03:08 2024 -0700
Original commit hash: 02b2e187b570c31c0c82bd4ecf57520931154209

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb08a168f753265e30ca1675b5c2e5dd382c8b69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:54:00 2024 +0530 
-------------------------------------------------------------------------------- 
[SMM] Fix S3 resume Hang if SOC ATOM Core enabled

[Issue Description]
The "ADD" instruction successfully patches the "jmp IP" and
writes the changes to memory before entering S3. However, on
SOC ATOM Core, the "SUB" instruction fails to patch the "jmp
IP" changes into memory before entering S3.

Since S3 preserves memory, during the S3 process, the SMBASE
address is added twice, resulting in a jump to an invalid
address. This will cause the S3 resume Hang if SOC ATOM Core
enabled.

[Resolution]
Because the processor context can be lost while in the S3 state,
the transition to the S3 state requires that the operating software
flush the cache to DRAM if the code flow has any requirement.

Due to the inefficiency of the "wbinvd" instruction in flushing
the cache, the solution is to refrain from using instructions
that necessitate flushing the cache to DRAM.

The code change also aligned with open source implementation:
Edk2\UefiCpuPkg\PiSmmCpuDxeSmm\X64\SmiEntry.nasm

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
MTL & ARL

Hsd-es-id: 15016502426
Original commit date: Thu Aug 1 09:40:20 2024 +0800
Change-Id: Ie2f23f975800df51bfa1927fb126a08d294f9f64
Original commit hash: c995bf567184f2164a6d69348cf394bfa878aa7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm

================================================================================ 
Commit: 6fcfbaa4389141fb44bd8172912eaabed523f4e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:53:58 2024 +0530 
-------------------------------------------------------------------------------- 
Fix bifurcation setting handling in resource rebalancing code

[Issue Description]
System halts while entering sleep with PCH PCIe 2x2 configuration.

[Resolution]
Bifurcation settings were parsed incorrectly for 2x2 configuration
causing accesses to disabled ports. Transactions were not completed
what eventually caused hang during reset.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15016543704
Original commit date: Wed Jul 31 08:48:39 2024 +0200
Change-Id: I84aff7d690c1b03e2942795de60c6091ad2b9bc9
Original commit hash: b95ec34e6ea4ba5278a3e6e3198d5d4f222c6d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c

================================================================================ 
Commit: 98aabe6aec4230ff5b2bece035b094f716c29a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:53:56 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS to read MAC from block 2 & 5 for MAC restore feature

[Feature Description]
As per POR MAC address is supposed to be stored in Block 5.
But in MTL-S Mac address was stored in Block 2.
Now as per POR it is stored in Block 5.
But some older boards may have Mac address stored in Block 2 itself.
Adding an bios code to check if the valid MAC address is
stored in block 2 or block 5.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTL - S, ARL - S

Hsd-es-id: 22020237231
Original commit date: Wed Jul 31 14:22:47 2024 +0530
Change-Id: I7c1e9d37f29365d05914bdb8cbed84bbbc571a89
Original commit hash: e6e0376929460c1e727dbf1ed5337a58cef47194

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Include/Library/PssLib.h

================================================================================ 
Commit: 000a1d37233b8038458ae12c375bde71d1dd2e43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 20 15:53:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4305_80

Hsd-es-id: N/A"
Original commit date: Fri Jul 26 11:32:25 2024 -0700
Original commit hash: 71a51565b0dabcf573d4c544d6e314caf1f700dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
