
---------- Begin Simulation Statistics ----------
final_tick                                14510883000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870540                       # Number of bytes of host memory used
host_op_rate                                    25520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   444.32                       # Real time elapsed on the host
host_tick_rate                               32658896                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014511                       # Number of seconds simulated
sim_ticks                                 14510883000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.903382                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915090                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               915975                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1791347                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30240                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30451                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2229241                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109231                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4683405                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4440195                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               679                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                290105                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36166                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     24943546                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.454821                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.302774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20351543     81.59%     81.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2194699      8.80%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       916341      3.67%     94.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       502985      2.02%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       308196      1.24%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       121396      0.49%     97.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       160070      0.64%     98.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        98211      0.39%     98.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       290105      1.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24943546                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.902177                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.902177                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2708287                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   258                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914431                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11385529                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 20011056                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2197482                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1344                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   917                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 30577                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2229241                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1484472                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4140987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10057174                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.076813                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           20806100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1054561                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.346539                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           24948746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.457045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.641211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22693566     90.96%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236196      0.95%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   203634      0.82%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   290904      1.17%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   375481      1.51%     95.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   199882      0.80%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55085      0.22%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97314      0.39%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   796684      3.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24948746                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      2659468                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit    154794209                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified    165278473                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull      3750605                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     606787188                       # number of prefetches that crossed the page
system.cpu.idleCycles                         4073021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  769                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2224229                       # Number of branches executed
system.cpu.iew.exec_nop                          6093                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.396232                       # Inst execution rate
system.cpu.iew.exec_refs                      3651554                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1808975                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4220                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1715430                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               208                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1810230                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11381668                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1842579                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               576                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11499360                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                338774                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1344                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                338786                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            69166                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        65488                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4540                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12958                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          653                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9684376                       # num instructions consuming a value
system.cpu.iew.wb_count                      11367846                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.542785                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5256534                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.391701                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11370894                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13081719                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7573558                       # number of integer regfile writes
system.cpu.ipc                               0.344569                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.344569                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8314      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7702217     66.98%     67.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.53%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18891      0.16%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18888      0.16%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16638      0.14%     68.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22678      0.20%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1842713     16.02%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1809130     15.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11499938                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      199498                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017348                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24180     12.12%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  46877     23.50%     35.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                128437     64.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11476337                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47726170                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11168985                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11213099                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11363407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11499938                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                90                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24948746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.460943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.208845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20365733     81.63%     81.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1743629      6.99%     88.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1069381      4.29%     92.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              616319      2.47%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              499841      2.00%     97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              286095      1.15%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              276655      1.11%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               49923      0.20%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41170      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24948746                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.396252                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 214785                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422038                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       198861                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            199319                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             47346                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35289                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1715430                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1810230                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7777708                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         29021767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  335714                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     73                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 20029653                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18365585                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11382902                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12143369                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2209443                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  94364                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1344                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                142839                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28795                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12960257                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2229753                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36768                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    238348                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12168                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           241459                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     36026384                       # The number of ROB reads
system.cpu.rob.rob_writes                    22767218                       # The number of ROB writes
system.cpu.timesIdled                          749016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241159                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99783                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2783730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5568502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             38                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5436                       # Transaction distribution
system.membus.trans_dist::CleanEvict              399                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33253                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5375                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2820096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2820096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38643                       # Request fanout histogram
system.membus.reqLayer0.occupancy            73017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199757500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2751499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2745404                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33256                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2745422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6079                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8236246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8353272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    351412736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4886336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              356299072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5873                       # Total snoops (count)
system.tol2bus.snoopTraffic                    347904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2790645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2790404     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    241      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2790645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5891986316                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             40.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          60781949                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4118132495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            28.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               849589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher      1895319                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2746129                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              849589                       # number of overall hits
system.l2.overall_hits::.cpu.data                1221                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher      1895319                       # number of overall hits
system.l2.overall_hits::total                 2746129                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38628                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             38114                       # number of overall misses
system.l2.overall_misses::total                 38628                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3128870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3169167500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3128870500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3169167500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           850103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher      1895319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2784757                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          850103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher      1895319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2784757                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78398.832685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82092.420108                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82043.271720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78398.832685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82092.420108                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82043.271720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5436                       # number of writebacks
system.l2.writebacks::total                      5436                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38628                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2747730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2782887500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2747730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2782887500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013871                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68398.832685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72092.420108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72043.271720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68398.832685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72092.420108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72043.271720                       # average overall mshr miss latency
system.l2.replacements                           5873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2745201                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2745201                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2745201                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2745201                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           33253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2764090500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2764090500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         33256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83123.041530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83123.041530                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        33253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2431560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2431560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73123.041530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73123.041530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         849589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher      1895319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2744908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       850103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher      1895319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2745422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78398.832685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78398.832685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35157000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35157000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68398.832685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68398.832685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    364780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    364780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.799638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75042.172393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75042.172393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    316170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    316170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.799638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65042.172393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65042.172393                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19177.631510                       # Cycle average of tags in use
system.l2.tags.total_refs                     5568284                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38641                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    144.102999                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.926130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       444.298472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18722.406908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.571363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.585255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44585033                       # Number of tag accesses
system.l2.tags.data_accesses                 44585033                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       347904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          347904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5436                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2266988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         168101142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170368130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2266988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2266988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23975385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23975385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23975385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2266988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        168101142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            194343514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001788740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               85536                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5436                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    457697000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1181972000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11848.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30598.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    33454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4815                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5436                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.764614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.387761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.300225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          436      7.56%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          749     12.99%     20.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1440     24.98%     45.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          617     10.70%     56.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          596     10.34%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          458      7.94%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          389      6.75%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          631     10.95%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          449      7.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     118.830769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.160570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1587.817465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          323     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.643077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.617657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              220     67.69%     67.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.31%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104     32.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  346176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               347904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14508948500                       # Total gap between requests
system.mem_ctrls.avgGap                     329269.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       346176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2266988.163297850173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 168101141.743062764406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23856301.508323095739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14000000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1167972000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  89551115750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27237.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30644.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16473715.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             21348600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11347050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138480300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14830020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1145074320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3604161300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2537096160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7472337750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.947143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6564260250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    484380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7462242750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19834920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10531125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137323620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13404960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1145074320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3458254410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2659965120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7444388475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.021053                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6885208500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    484380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7141294500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       576715                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           576715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       576715                       # number of overall hits
system.cpu.icache.overall_hits::total          576715                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       907757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         907757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       907757                       # number of overall misses
system.cpu.icache.overall_misses::total        907757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12629980994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12629980994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12629980994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12629980994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1484472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1484472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1484472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1484472                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.611502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.611502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.611502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.611502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13913.394217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13913.394217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13913.394217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13913.394217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2650                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               304                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.717105                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches           1732681                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      2745404                       # number of writebacks
system.cpu.icache.writebacks::total           2745404                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        57654                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        57654                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        57654                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        57654                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       850103                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       850103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       850103                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher      1895319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2745422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11215123995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11215123995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11215123995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  23228107102                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34443231097                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.572664                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.572664                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.572664                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.849427                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13192.664883                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13192.664883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13192.664883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12255.513242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12545.696471                       # average overall mshr miss latency
system.cpu.icache.replacements                2745404                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       576715                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          576715                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       907757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        907757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12629980994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12629980994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1484472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1484472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.611502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.611502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13913.394217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13913.394217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        57654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        57654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       850103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       850103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11215123995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11215123995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.572664                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.572664                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13192.664883                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13192.664883                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher      1895319                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total      1895319                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  23228107102                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  23228107102                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12255.513242                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12255.513242                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3322135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2745420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.210064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     4.782371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    11.216822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.298898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.701051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5714364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5714364                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3357048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3357048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3363778                       # number of overall hits
system.cpu.dcache.overall_hits::total         3363778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75339                       # number of overall misses
system.cpu.dcache.overall_misses::total         75339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5296348738                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5296348738                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5296348738                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5296348738                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3432300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3432300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3439117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3439117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70381.501329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70381.501329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70300.226151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70300.226151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       922713                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.125627                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37014                       # number of writebacks
system.cpu.dcache.writebacks::total             37014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3221140122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3221140122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3221325622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3221325622                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81864.948332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81864.948332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81865.501588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81865.501588                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38326                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1627993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1627993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    984446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    984446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1647144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1647144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51404.417524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51404.417524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    391388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    391388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64130.509585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64130.509585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1729055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1729055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4311488743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4311488743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76870.074579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76870.074579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        33231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2829350627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2829350627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85141.904457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85141.904457                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31845.769231                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31845.769231                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30845.769231                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30845.769231                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12134                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12134                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.824716                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3427382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.099924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.824716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6966096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6966096                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14510883000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14510883000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
