vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/max_plus/week11/vhdl/vhdl.vhd
source_file = 1, C:/Users/user/Desktop/max_plus/week11/vhdl/Waveform.vwf
source_file = 1, C:/Users/user/Desktop/max_plus/week11/vhdl/db/vhdl.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = vhdl
instance = comp, \b~I , b, vhdl, 1
instance = comp, \a~I , a, vhdl, 1
instance = comp, \an~0 , an~0, vhdl, 1
instance = comp, \c1~I , c1, vhdl, 1
instance = comp, \c0~I , c0, vhdl, 1
instance = comp, \cn~0 , cn~0, vhdl, 1
instance = comp, \xor_out~0 , xor_out~0, vhdl, 1
instance = comp, \and_out~I , and_out, vhdl, 1
instance = comp, \or_out~I , or_out, vhdl, 1
instance = comp, \xor_out~I , xor_out, vhdl, 1
