
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -345.93

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.58

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.58

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.19   36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.20    0.03   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.72    7.22   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.56   28.59   42.09   42.09 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.59    0.12   42.21 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.75   76.67   68.29  110.50 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.67    0.05  110.55 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.82   35.05  145.59 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.82    0.00  145.59 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.22   29.43  175.03 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.22    0.08  175.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.46   21.13  196.24 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.47    0.17  196.41 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.14   20.29  216.70 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.14    0.04  216.74 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.15  240.89 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.01  240.90 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.05    9.89   28.65  269.55 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.89    0.02  269.58 ^ resp_msg[13] (out)
                                269.58   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.58   data arrival time
-----------------------------------------------------------------------------
                                -21.58   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.56   28.59   42.09   42.09 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.59    0.12   42.21 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.75   76.67   68.29  110.50 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.67    0.05  110.55 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.82   35.05  145.59 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.82    0.00  145.59 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.22   29.43  175.03 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.22    0.08  175.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.46   21.13  196.24 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.47    0.17  196.41 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.14   20.29  216.70 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.14    0.04  216.74 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.15  240.89 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.01  240.90 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.05    9.89   28.65  269.55 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.89    0.02  269.58 ^ resp_msg[13] (out)
                                269.58   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.58   data arrival time
-----------------------------------------------------------------------------
                                -21.58   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
231.48455810546875

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7234

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.67336654663086

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8105

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.24   42.24 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.05  109.29 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.91  147.20 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.79  164.99 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.40  185.38 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.74  206.13 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.59  223.72 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.03  250.74 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.59  277.34 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.24  287.58 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.61  313.18 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.20 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.20   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.90  299.10   library setup time
         299.10   data required time
---------------------------------------------------------
         299.10   data required time
        -313.20   data arrival time
---------------------------------------------------------
         -14.10   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.25   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.40   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.5779

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.5779

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.004328

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
