Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan  6 13:34:00 2021
| Host         : DESKTOP-ULPSL6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Placuta_control_sets_placed.rpt
| Design       : Placuta
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |              22 |           15 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              54 |           13 |
| Yes          | Yes                   | No                     |              72 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  temp_i2c/E[3] |                                            | temp_i2c/AS[1]                                      |                1 |              1 |         1.00 |
|  temp_i2c/E[0] |                                            | temp_i2c/AR[0]                                      |                1 |              1 |         1.00 |
|  temp_i2c/E[2] |                                            | temp_i2c/AS[0]                                      |                1 |              2 |         2.00 |
|  temp_i2c/E[1] |                                            | temp_i2c/AR[1]                                      |                1 |              4 |         4.00 |
|  Clk_IBUF_BUFG | temp_i2c/i2c_controller/busy_cnt_reg[0]_1  |                                                     |                1 |              5 |         5.00 |
|  Clk_IBUF_BUFG | uart_txd/uart_tx_i/TSR[9]_i_1_n_0          |                                                     |                3 |              7 |         2.33 |
|  Clk_IBUF_BUFG | temp_i2c/i2c_controller/data_rd[7]_i_1_n_0 | Rst_IBUF                                            |                1 |              8 |         8.00 |
|  Clk_IBUF_BUFG | temp_i2c/i2c_controller/busy_reg_0         | temp_i2c/i2c_controller/FSM_sequential_state_reg[0] |                2 |              8 |         4.00 |
|  Clk_IBUF_BUFG | temp_i2c/i2c_controller/busy1              | Rst_IBUF                                            |                4 |              9 |         2.25 |
|  Clk_IBUF_BUFG | temp_i2c/temperature[12]_i_1_n_0           | Rst_IBUF                                            |                2 |             13 |         6.50 |
|  Clk_IBUF_BUFG |                                            |                                                     |               10 |             21 |         2.10 |
|  Clk_IBUF_BUFG | temp_i2c/counter                           | Rst_IBUF                                            |                6 |             24 |         4.00 |
|  Clk_IBUF_BUFG | uart_txd/uart_tx_i/cntRate[31]_i_2_n_0     | uart_txd/uart_tx_i/cntRate[31]_i_1_n_0              |                9 |             32 |         3.56 |
|  Clk_IBUF_BUFG | uart_txd/uart_tx_i/cntBit[31]_i_2_n_0      | uart_txd/uart_tx_i/cntBit[31]_i_1_n_0               |                9 |             32 |         3.56 |
|  Clk_IBUF_BUFG |                                            | Rst_IBUF                                            |               23 |             50 |         2.17 |
+----------------+--------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


