set_property IOSTANDARD LVCMOS18 [get_ports {coin[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {coin[0]}]
set_property PACKAGE_PIN G22 [get_ports {coin[1]}]
set_property PACKAGE_PIN F22 [get_ports {coin[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports done]
set_property IOSTANDARD LVCMOS18 [get_ports c_out]
set_property IOSTANDARD LVCMOS18 [get_ports product_dispense]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports return_change]
set_property PACKAGE_PIN Y9 [get_ports c_out]
set_property PACKAGE_PIN T22 [get_ports done]
set_property PACKAGE_PIN U14 [get_ports product_dispense]
set_property PACKAGE_PIN H22 [get_ports reset]
set_property PACKAGE_PIN U19 [get_ports return_change]

create_clock -period 10.000 -name c_out -waveform {0.000 5.000} [get_ports c_out]
create_generated_clock -name clk_div/clk -source [get_ports c_out] -divide_by 100000000 [get_pins clk_div/c_out_reg/Q]
create_clock -period 1000000000.000 -name VIRTUAL_clk_div/clk -waveform {0.000 500000000.000}
set_input_delay -clock [get_clocks VIRTUAL_clk_div/clk] -min -add_delay 2.000 [get_ports {coin[*]}]
set_input_delay -clock [get_clocks VIRTUAL_clk_div/clk] -max -add_delay 2.000 [get_ports {coin[*]}]
set_input_delay -clock [get_clocks c_out] -min -add_delay 2.000 [get_ports reset]
set_input_delay -clock [get_clocks c_out] -max -add_delay 2.000 [get_ports reset]
set_input_delay -clock [get_clocks VIRTUAL_clk_div/clk] -min -add_delay 2.000 [get_ports reset]
set_input_delay -clock [get_clocks VIRTUAL_clk_div/clk] -max -add_delay 2.000 [get_ports reset]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -min -add_delay 0.000 [get_ports done]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -max -add_delay 2.000 [get_ports done]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -min -add_delay 0.000 [get_ports product_dispense]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -max -add_delay 2.000 [get_ports product_dispense]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -min -add_delay 0.000 [get_ports return_change]
set_output_delay -clock [get_clocks VIRTUAL_clk_div/clk] -max -add_delay 2.000 [get_ports return_change]
