<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6300/ip/hpm_dac_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6300_2ip_2hpm__dac__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dac_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6300_2ip_2hpm__dac__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DAC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DAC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __W  uint32_t CFG0;                        <span class="comment">/* 0x0:  */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t CFG1;                        <span class="comment">/* 0x4:  */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t CFG2;                        <span class="comment">/* 0x8:  */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t STEP_CFG[4];                 <span class="comment">/* 0x10 - 0x1C:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t BUF_ADDR[2];                 <span class="comment">/* 0x20 - 0x24:  */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t BUF_LENGTH;                  <span class="comment">/* 0x28:  */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x2C - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __W  uint32_t IRQ_STS;                     <span class="comment">/* 0x30:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t IRQ_EN;                      <span class="comment">/* 0x34:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DMA_EN;                      <span class="comment">/* 0x38:  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x3C - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t ANA_CFG0;                    <span class="comment">/* 0x40:  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t CFG0_BAK;                    <span class="comment">/* 0x44:  */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t STATUS0;                     <span class="comment">/* 0x48:  */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>} <a class="code hl_struct" href="structDAC__Type.html">DAC_Type</a>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* Bitfield definition for register: CFG0 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/*</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * SW_DAC_DATA (WO)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> *</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * dac data used in direct mode(dac_mode==2&#39;b10)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a36a80424c6c8571b102520c2ef3c2ed0">   37</a></span><span class="preprocessor">#define DAC_CFG0_SW_DAC_DATA_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1832ad5d48e93b1dd0c37ed24f1200c8">   38</a></span><span class="preprocessor">#define DAC_CFG0_SW_DAC_DATA_SHIFT (16U)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a6c3525015355ef2b6000677af5e62498">   39</a></span><span class="preprocessor">#define DAC_CFG0_SW_DAC_DATA_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_SW_DAC_DATA_SHIFT) &amp; DAC_CFG0_SW_DAC_DATA_MASK)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0173375a500f12de41f75c36a854d9c0">   40</a></span><span class="preprocessor">#define DAC_CFG0_SW_DAC_DATA_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_SW_DAC_DATA_MASK) &gt;&gt; DAC_CFG0_SW_DAC_DATA_SHIFT)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * DMA_AHB_EN (WO)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * set to enable internal DMA, it will read one burst if enough space in FIFO.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * Should only be used in buffer mode.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7181b9acb210803b8c42c5beaca3c6d0">   48</a></span><span class="preprocessor">#define DAC_CFG0_DMA_AHB_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1510bd0bb81abe5faf05ee51c529747e">   49</a></span><span class="preprocessor">#define DAC_CFG0_DMA_AHB_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0f93778884ab0016af012defd2c6be7e">   50</a></span><span class="preprocessor">#define DAC_CFG0_DMA_AHB_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_DMA_AHB_EN_SHIFT) &amp; DAC_CFG0_DMA_AHB_EN_MASK)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aefa2f5b8ce7e65ef8f2d9c0cff979014">   51</a></span><span class="preprocessor">#define DAC_CFG0_DMA_AHB_EN_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_DMA_AHB_EN_MASK) &gt;&gt; DAC_CFG0_DMA_AHB_EN_SHIFT)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * SYNC_MODE (WO)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 1: sync dac clock and ahb clock.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *   all HW trigger signals are pulse in sync mode, can get faster response;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 0: async dac clock and ahb_clock</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *   all HW trigger signals should be level and should be more than one dac clock cycle,  used to get accurate output frequency(which may not be divided from AHB clock)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a88cc634679910f8f1f5e47c18d45fea7">   61</a></span><span class="preprocessor">#define DAC_CFG0_SYNC_MODE_MASK (0x100U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4dd74e3d07072cf0c446df3f98b0dda1">   62</a></span><span class="preprocessor">#define DAC_CFG0_SYNC_MODE_SHIFT (8U)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3b689175c2ec8ce80f011c0c85d4d89f">   63</a></span><span class="preprocessor">#define DAC_CFG0_SYNC_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_SYNC_MODE_SHIFT) &amp; DAC_CFG0_SYNC_MODE_MASK)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a6f87ca649f89615210cea18d664fe21c">   64</a></span><span class="preprocessor">#define DAC_CFG0_SYNC_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_SYNC_MODE_MASK) &gt;&gt; DAC_CFG0_SYNC_MODE_SHIFT)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * TRIG_MODE (WO)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> *</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 0: single mode, one trigger pulse will send one 12bit data to DAC analog;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 1: continual mode, if trigger signal(either  or HW) is set, DAC will send data if FIFO is not empty, if trigger signal is clear, DAC will stop send data.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a26e3bec93275870b041b5e4a80f1389a">   72</a></span><span class="preprocessor">#define DAC_CFG0_TRIG_MODE_MASK (0x80U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7be089446962e0d651a808259ed5f33d">   73</a></span><span class="preprocessor">#define DAC_CFG0_TRIG_MODE_SHIFT (7U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a87677b5599d18f6d8a011a427e0d3f80">   74</a></span><span class="preprocessor">#define DAC_CFG0_TRIG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_TRIG_MODE_SHIFT) &amp; DAC_CFG0_TRIG_MODE_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8639fdc3025554d302f247e5d7fad186">   75</a></span><span class="preprocessor">#define DAC_CFG0_TRIG_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_TRIG_MODE_MASK) &gt;&gt; DAC_CFG0_TRIG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * HW_TRIG_EN (WO)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * set to use trigger signal from trigger_mux, user should config it to pulse in single mode, and level in continual mode</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ac9339c35bfc6f26364fb1dabdc361650">   82</a></span><span class="preprocessor">#define DAC_CFG0_HW_TRIG_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2f0f0e5a8cfa3fc457d01f9f2202a91c">   83</a></span><span class="preprocessor">#define DAC_CFG0_HW_TRIG_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4c7f6890979f40c3ef96a25f78958f21">   84</a></span><span class="preprocessor">#define DAC_CFG0_HW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_HW_TRIG_EN_SHIFT) &amp; DAC_CFG0_HW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4a902937086ae0a58280d004011f7738">   85</a></span><span class="preprocessor">#define DAC_CFG0_HW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_HW_TRIG_EN_MASK) &gt;&gt; DAC_CFG0_HW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/*</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * DAC_MODE (WO)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> *</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * 00: direct mode, DAC output the fixed configured data(from sw_dac_data)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * 01: step mode, DAC output from start_point to end point, with configured step, can step up or step down</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * 10: buffer mode,  read data from buffer, then output to analog, internal DMA will load next burst if enough space in local FIFO;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * 11: trigger mode,  DAC output from external trigger signals</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Trigger mode is not supported in hpm63xx and hpm62xx families.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a95401fb483fa93d83ccedc0d38a291ac">   97</a></span><span class="preprocessor">#define DAC_CFG0_DAC_MODE_MASK (0x30U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a74d6b852debf627ba741c325581aaecc">   98</a></span><span class="preprocessor">#define DAC_CFG0_DAC_MODE_SHIFT (4U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa971e61a0c9a29c5bcd6ac97f59ad26e">   99</a></span><span class="preprocessor">#define DAC_CFG0_DAC_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_DAC_MODE_SHIFT) &amp; DAC_CFG0_DAC_MODE_MASK)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ac67bf9792025cf5946cff9f50c5549f7">  100</a></span><span class="preprocessor">#define DAC_CFG0_DAC_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_DAC_MODE_MASK) &gt;&gt; DAC_CFG0_DAC_MODE_SHIFT)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/*</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * BUF_DATA_MODE (WO)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> *</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * data structure for buffer mode,</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * 0: each 32-bit data contains 2 points, b11:0 for first, b27:16 for second.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * 1: each 32-bit data contains 1 point, b11:0 for first</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a80c9b4126678835f6a2eec809ce05475">  109</a></span><span class="preprocessor">#define DAC_CFG0_BUF_DATA_MODE_MASK (0x8U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0946082c7918d9373b2c16883457663a">  110</a></span><span class="preprocessor">#define DAC_CFG0_BUF_DATA_MODE_SHIFT (3U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa832a3d197202a9013dcc9832946d37c">  111</a></span><span class="preprocessor">#define DAC_CFG0_BUF_DATA_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BUF_DATA_MODE_SHIFT) &amp; DAC_CFG0_BUF_DATA_MODE_MASK)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae4a65de28c2e950b513856b458ea6aba">  112</a></span><span class="preprocessor">#define DAC_CFG0_BUF_DATA_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BUF_DATA_MODE_MASK) &gt;&gt; DAC_CFG0_BUF_DATA_MODE_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * HBURST_CFG (WO)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> *</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * DAC support following fixed burst only</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * 000-SINGLE;  011-INCR4;  101: INCR8</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * others are reserved</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a30e5b0afe702d159655ab90b33d9dade">  121</a></span><span class="preprocessor">#define DAC_CFG0_HBURST_CFG_MASK (0x7U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad125dbf9946290c199811f5cfc5278b2">  122</a></span><span class="preprocessor">#define DAC_CFG0_HBURST_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a645dbca2cd1421403ff482b6ff7b0a3c">  123</a></span><span class="preprocessor">#define DAC_CFG0_HBURST_CFG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_HBURST_CFG_SHIFT) &amp; DAC_CFG0_HBURST_CFG_MASK)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad7d5c3a7d3030d67fea57d03e6672cb3">  124</a></span><span class="preprocessor">#define DAC_CFG0_HBURST_CFG_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_HBURST_CFG_MASK) &gt;&gt; DAC_CFG0_HBURST_CFG_SHIFT)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* Bitfield definition for register: CFG1 */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * ANA_CLK_EN (RW)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * set to enable analog clock(divided by ana_div_cfg)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * need to be set in direct mode and trigger mode</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a33746ab1417efa83a04955ea0b04e8c7">  133</a></span><span class="preprocessor">#define DAC_CFG1_ANA_CLK_EN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab66b4dfd792a83e3999acea20c7b1a65">  134</a></span><span class="preprocessor">#define DAC_CFG1_ANA_CLK_EN_SHIFT (18U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a19ceb850fd9a98407dbe041786543bb5">  135</a></span><span class="preprocessor">#define DAC_CFG1_ANA_CLK_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG1_ANA_CLK_EN_SHIFT) &amp; DAC_CFG1_ANA_CLK_EN_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ada6c6eb1fd9b0aabd2f0175c4900974c">  136</a></span><span class="preprocessor">#define DAC_CFG1_ANA_CLK_EN_GET(x) (((uint32_t)(x) &amp; DAC_CFG1_ANA_CLK_EN_MASK) &gt;&gt; DAC_CFG1_ANA_CLK_EN_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * ANA_DIV_CFG (RW)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> *</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * clock divider config for ana_clk to dac analog;</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * 00:  div2</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 01:  div4</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 10:  div6</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * 11:  div8</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ace1c4c6af95e836ce65939631e6e1a16">  147</a></span><span class="preprocessor">#define DAC_CFG1_ANA_DIV_CFG_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af2986caf91ef00305991d07349397759">  148</a></span><span class="preprocessor">#define DAC_CFG1_ANA_DIV_CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a680f0dfb625fff5ecb398db457bf1493">  149</a></span><span class="preprocessor">#define DAC_CFG1_ANA_DIV_CFG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG1_ANA_DIV_CFG_SHIFT) &amp; DAC_CFG1_ANA_DIV_CFG_MASK)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae4774d0cbd8016708406435e4ff06275">  150</a></span><span class="preprocessor">#define DAC_CFG1_ANA_DIV_CFG_GET(x) (((uint32_t)(x) &amp; DAC_CFG1_ANA_DIV_CFG_MASK) &gt;&gt; DAC_CFG1_ANA_DIV_CFG_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * DIV_CFG (RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * step mode and buffer mode:</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> *   defines how many clk_dac cycles to change data to analog, should configured to less than 1MHz data rate.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * Direct mode and trigger mode:</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> *   defines how many clk_dac cycles to accpet the input data, dac will not accept new written data or trigger data before the clock cycles passed. should configured to less than 1MHz.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * For direct mode and trigger mode, this config is not supported in hpm63xx and hpm62xx families.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a93abb227d5039aaa515d1a6e7d9a8700">  162</a></span><span class="preprocessor">#define DAC_CFG1_DIV_CFG_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aaf9ffa853152264614c518106815bac7">  163</a></span><span class="preprocessor">#define DAC_CFG1_DIV_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a789ea477e9287190a84a82d9b4a2bbb0">  164</a></span><span class="preprocessor">#define DAC_CFG1_DIV_CFG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG1_DIV_CFG_SHIFT) &amp; DAC_CFG1_DIV_CFG_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#afa868b0f939dbae0ab667bbcaa3d858d">  165</a></span><span class="preprocessor">#define DAC_CFG1_DIV_CFG_GET(x) (((uint32_t)(x) &amp; DAC_CFG1_DIV_CFG_MASK) &gt;&gt; DAC_CFG1_DIV_CFG_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* Bitfield definition for register: CFG2 */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * DMA_RST1 (WO)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * set to reset dma read pointer to buf1_start_addr;</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * if set both dma_rst0&amp;dma_rst1, will set to buf0_start_addr</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * user can set fifo_clr bit when use dma_rst*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a98ef73c4b52ac690d47e2fc21418ded6">  175</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST1_MASK (0x80U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a76914b2a6d1eaca7a99ddb233b02011e">  176</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST1_SHIFT (7U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a912bd19a6158150b6f0c4e8928b1b994">  177</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST1_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_DMA_RST1_SHIFT) &amp; DAC_CFG2_DMA_RST1_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5113b350d80188be95318a4db4ccca8f">  178</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST1_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_DMA_RST1_MASK) &gt;&gt; DAC_CFG2_DMA_RST1_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * DMA_RST0 (WO)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * set to reset dma read pointer to buf0_start_addr</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0109d345d4dec0ac8a0aa157474d9704">  185</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST0_MASK (0x40U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa781fbc77604727a03b7c5ea826de832">  186</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST0_SHIFT (6U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2a4f5f47946bb179768c7e124be58cfa">  187</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST0_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_DMA_RST0_SHIFT) &amp; DAC_CFG2_DMA_RST0_MASK)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9e796a621db1304b65f2cdf3ec264f0f">  188</a></span><span class="preprocessor">#define DAC_CFG2_DMA_RST0_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_DMA_RST0_MASK) &gt;&gt; DAC_CFG2_DMA_RST0_SHIFT)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * FIFO_CLR (WO)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * set to clear FIFO content(set both read/write pointer to 0)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3c6c50fb55d565dda49e2458a91f4c17">  195</a></span><span class="preprocessor">#define DAC_CFG2_FIFO_CLR_MASK (0x20U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#adefda301ebebd028269fddafc066ecb2">  196</a></span><span class="preprocessor">#define DAC_CFG2_FIFO_CLR_SHIFT (5U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a75324557be3edc1c09b0afe58a2fa6b6">  197</a></span><span class="preprocessor">#define DAC_CFG2_FIFO_CLR_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_FIFO_CLR_SHIFT) &amp; DAC_CFG2_FIFO_CLR_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af4570b23a636fc6cf391677ec5ddc1f0">  198</a></span><span class="preprocessor">#define DAC_CFG2_FIFO_CLR_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_FIFO_CLR_MASK) &gt;&gt; DAC_CFG2_FIFO_CLR_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * BUF_SW_TRIG (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * software trigger for buffer mode,</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * W1C in single mode.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * RW in continual mode</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a85bbd677a5ee06c84b0f9a5d1d855ac1">  207</a></span><span class="preprocessor">#define DAC_CFG2_BUF_SW_TRIG_MASK (0x10U)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#adfdb7f008ed77c553ff3a089e544a6a0">  208</a></span><span class="preprocessor">#define DAC_CFG2_BUF_SW_TRIG_SHIFT (4U)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8059d0036c396e26de31acd6289f0004">  209</a></span><span class="preprocessor">#define DAC_CFG2_BUF_SW_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_BUF_SW_TRIG_SHIFT) &amp; DAC_CFG2_BUF_SW_TRIG_MASK)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4355387139ef22651f96a02d4356f963">  210</a></span><span class="preprocessor">#define DAC_CFG2_BUF_SW_TRIG_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_BUF_SW_TRIG_MASK) &gt;&gt; DAC_CFG2_BUF_SW_TRIG_SHIFT)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/*</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * STEP_SW_TRIG3 (RW)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> *</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a71524a0268c8791e9f24bd4431be4930">  216</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG3_MASK (0x8U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ac0624b0b9ed85376e8ae53d602406ea4">  217</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG3_SHIFT (3U)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a91dbdd05fb7a70f128ef2004aabdd510">  218</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG3_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_STEP_SW_TRIG3_SHIFT) &amp; DAC_CFG2_STEP_SW_TRIG3_MASK)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8f51e92c810c1ac1b817628067f6c2be">  219</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG3_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_STEP_SW_TRIG3_MASK) &gt;&gt; DAC_CFG2_STEP_SW_TRIG3_SHIFT)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/*</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * STEP_SW_TRIG2 (RW)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> *</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a43b7f25d24b88c7ba1fc85173665d3e0">  225</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG2_MASK (0x4U)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5bd9914f961c90f170de3b35ee6670c1">  226</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG2_SHIFT (2U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab21472a702f4db69bb32ccb2a37b77f1">  227</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG2_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_STEP_SW_TRIG2_SHIFT) &amp; DAC_CFG2_STEP_SW_TRIG2_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#acf5b5ed524752222fd44acf27143c60d">  228</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG2_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_STEP_SW_TRIG2_MASK) &gt;&gt; DAC_CFG2_STEP_SW_TRIG2_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * STEP_SW_TRIG1 (RW)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> *</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2547d65aabbbad193c9f3854227895c2">  234</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG1_MASK (0x2U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4ddba81931c849dd6141a1198122390a">  235</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG1_SHIFT (1U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2751491b8ba0df51bd530f5211186a4f">  236</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG1_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_STEP_SW_TRIG1_SHIFT) &amp; DAC_CFG2_STEP_SW_TRIG1_MASK)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a390157be5b9770f4bd785d9c568ad328">  237</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG1_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_STEP_SW_TRIG1_MASK) &gt;&gt; DAC_CFG2_STEP_SW_TRIG1_SHIFT)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/*</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * STEP_SW_TRIG0 (RW)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> *</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * software trigger0 for step mode,</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * W1C in single mode.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * RW in continual mode</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aac83c769f0d6c7cdf6178c36b8910b2c">  246</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG0_MASK (0x1U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a83bb54d7db465dde19eaa888930ebc71">  247</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG0_SHIFT (0U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1715024f3a137df4abfc5a26ffd2061c">  248</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG0_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG2_STEP_SW_TRIG0_SHIFT) &amp; DAC_CFG2_STEP_SW_TRIG0_MASK)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa7d832f71dacc8351e78e968989e6ea6">  249</a></span><span class="preprocessor">#define DAC_CFG2_STEP_SW_TRIG0_GET(x) (((uint32_t)(x) &amp; DAC_CFG2_STEP_SW_TRIG0_MASK) &gt;&gt; DAC_CFG2_STEP_SW_TRIG0_SHIFT)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/* Bitfield definition for register array: STEP_CFG */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * ROUND_MODE (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * 0: stop at end point;</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 1: reload start point, step again</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1c5c390fa0c6e1e2012ff5335d702daa">  258</a></span><span class="preprocessor">#define DAC_STEP_CFG_ROUND_MODE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a95bd07862bc87c831284ffb8808f6c90">  259</a></span><span class="preprocessor">#define DAC_STEP_CFG_ROUND_MODE_SHIFT (29U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0c121f68f00e10dd8491fb85ec4c2ef3">  260</a></span><span class="preprocessor">#define DAC_STEP_CFG_ROUND_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STEP_CFG_ROUND_MODE_SHIFT) &amp; DAC_STEP_CFG_ROUND_MODE_MASK)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2f13203c3876e5c7298b95cfa0b60136">  261</a></span><span class="preprocessor">#define DAC_STEP_CFG_ROUND_MODE_GET(x) (((uint32_t)(x) &amp; DAC_STEP_CFG_ROUND_MODE_MASK) &gt;&gt; DAC_STEP_CFG_ROUND_MODE_SHIFT)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * UP_DOWN (RW)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 0 for up, 1 for down</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1c509c8f4b9c7268ce9cdd4acfe2b952">  268</a></span><span class="preprocessor">#define DAC_STEP_CFG_UP_DOWN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a485b644a5e82cb649d0682caba11b14c">  269</a></span><span class="preprocessor">#define DAC_STEP_CFG_UP_DOWN_SHIFT (28U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9f34816e99a1282777332caf4bc65e34">  270</a></span><span class="preprocessor">#define DAC_STEP_CFG_UP_DOWN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STEP_CFG_UP_DOWN_SHIFT) &amp; DAC_STEP_CFG_UP_DOWN_MASK)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af3b322422a0331954c0173348818d115">  271</a></span><span class="preprocessor">#define DAC_STEP_CFG_UP_DOWN_GET(x) (((uint32_t)(x) &amp; DAC_STEP_CFG_UP_DOWN_MASK) &gt;&gt; DAC_STEP_CFG_UP_DOWN_SHIFT)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * END_POINT (RW)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a335a3e9c664ae35f3877540b812a6a4e">  277</a></span><span class="preprocessor">#define DAC_STEP_CFG_END_POINT_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7dbd811f22da41d33cc27a5415d80e2a">  278</a></span><span class="preprocessor">#define DAC_STEP_CFG_END_POINT_SHIFT (16U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a6b4230b90ef74e5f1eaa1d660cf906fe">  279</a></span><span class="preprocessor">#define DAC_STEP_CFG_END_POINT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STEP_CFG_END_POINT_SHIFT) &amp; DAC_STEP_CFG_END_POINT_MASK)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a82009a0f023ee4c77ce2c5d653ffbd76">  280</a></span><span class="preprocessor">#define DAC_STEP_CFG_END_POINT_GET(x) (((uint32_t)(x) &amp; DAC_STEP_CFG_END_POINT_MASK) &gt;&gt; DAC_STEP_CFG_END_POINT_SHIFT)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * STEP_NUM (RW)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> *</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * output data change step_num each DAC clock cycle.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * Ex: if step_num=3, output data sequence is 0,3,6,9</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * NOTE:  user should make sure end_point can be reached if step_num is not 1</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * if step_num is 0, output data will always at start point</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9b0555d3357a6e6405ffd4d131e1a370">  290</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP_NUM_MASK (0xF000U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8f4867721c4a3f879ceafbc8b8f9162f">  291</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP_NUM_SHIFT (12U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a587df9e89e47b4a724ad01a6d1ca8869">  292</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP_NUM_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STEP_CFG_STEP_NUM_SHIFT) &amp; DAC_STEP_CFG_STEP_NUM_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0f271ee689a8364ebfd4516e66570d5e">  293</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP_NUM_GET(x) (((uint32_t)(x) &amp; DAC_STEP_CFG_STEP_NUM_MASK) &gt;&gt; DAC_STEP_CFG_STEP_NUM_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * START_POINT (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5264fb4b8f069ced61b0d70eaa4b7f88">  299</a></span><span class="preprocessor">#define DAC_STEP_CFG_START_POINT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1d184fb39bc91992bb25c545c25e3018">  300</a></span><span class="preprocessor">#define DAC_STEP_CFG_START_POINT_SHIFT (0U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad17c24d76c9d41a8bb98e5a01836e68f">  301</a></span><span class="preprocessor">#define DAC_STEP_CFG_START_POINT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STEP_CFG_START_POINT_SHIFT) &amp; DAC_STEP_CFG_START_POINT_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8d188c779b90dc7a55dfe9ab5383d5cf">  302</a></span><span class="preprocessor">#define DAC_STEP_CFG_START_POINT_GET(x) (((uint32_t)(x) &amp; DAC_STEP_CFG_START_POINT_MASK) &gt;&gt; DAC_STEP_CFG_START_POINT_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/* Bitfield definition for register array: BUF_ADDR */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/*</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * BUF_START_ADDR (RW)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> *</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * buffer start address, should be 4-byte aligned</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * AHB burst can&#39;t cross 1K-byte boundary, user should config the address/length/burst to avoid such issue.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a24e1f3b74889acc26eb43b837c2f7a4b">  311</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_START_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2d38f61405005922bdd67884acbc30c6">  312</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_START_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a39f8cdd4413524d3618cdebac922bed8">  313</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_START_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; DAC_BUF_ADDR_BUF_START_ADDR_SHIFT) &amp; DAC_BUF_ADDR_BUF_START_ADDR_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a24fd26187f20e0e8525939e9d7e0829b">  314</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_START_ADDR_GET(x) (((uint32_t)(x) &amp; DAC_BUF_ADDR_BUF_START_ADDR_MASK) &gt;&gt; DAC_BUF_ADDR_BUF_START_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * BUF_STOP (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * set to stop read point at end of bufffer0</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a72dde1dbb2f1648577e41ad6f84b7b82">  321</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_STOP_MASK (0x1U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1cefd1b942de1b11ba547509bfb3cf20">  322</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_STOP_SHIFT (0U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad37626fc6ed465ff5181b0dbb6e3e2ea">  323</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_STOP_SET(x) (((uint32_t)(x) &lt;&lt; DAC_BUF_ADDR_BUF_STOP_SHIFT) &amp; DAC_BUF_ADDR_BUF_STOP_MASK)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae13bc619935bf9ea227a2ba4181c8dfa">  324</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF_STOP_GET(x) (((uint32_t)(x) &amp; DAC_BUF_ADDR_BUF_STOP_MASK) &gt;&gt; DAC_BUF_ADDR_BUF_STOP_SHIFT)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/* Bitfield definition for register: BUF_LENGTH */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/*</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * BUF1_LEN (RW)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> *</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * buffer length, 1 indicate one 32bit date, 256K-byte max for one buffer</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af8e6a9884638a34e30dd4d9b9cc5e262">  332</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF1_LEN_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1f05674157eb4097411458d7539edb3a">  333</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF1_LEN_SHIFT (16U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a59c8b9a1e78f20015fab1bab6f75e6ea">  334</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF1_LEN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_BUF_LENGTH_BUF1_LEN_SHIFT) &amp; DAC_BUF_LENGTH_BUF1_LEN_MASK)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a21d4856910247e8695ef708557ee5cd7">  335</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF1_LEN_GET(x) (((uint32_t)(x) &amp; DAC_BUF_LENGTH_BUF1_LEN_MASK) &gt;&gt; DAC_BUF_LENGTH_BUF1_LEN_SHIFT)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/*</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * BUF0_LEN (RW)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> *</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a215084dac43220e919ec57c2c32fe9ce">  341</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF0_LEN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8e5cd311d5fd246c601a5fc8af9b6882">  342</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF0_LEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a39e0b2e461aa8e0c486f4a7cf027bfbf">  343</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF0_LEN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_BUF_LENGTH_BUF0_LEN_SHIFT) &amp; DAC_BUF_LENGTH_BUF0_LEN_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ac7d753593079d7e1625d86376457238a">  344</a></span><span class="preprocessor">#define DAC_BUF_LENGTH_BUF0_LEN_GET(x) (((uint32_t)(x) &amp; DAC_BUF_LENGTH_BUF0_LEN_MASK) &gt;&gt; DAC_BUF_LENGTH_BUF0_LEN_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* Bitfield definition for register: IRQ_STS */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * AHB_ERROR (W1C)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * set if hresp==2&#39;b01(ERROR)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9fad42b6352a7a27de6b0db265437570">  352</a></span><span class="preprocessor">#define DAC_IRQ_STS_AHB_ERROR_MASK (0x8U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#adde3791a5b08b7996bcf9b3798edcff6">  353</a></span><span class="preprocessor">#define DAC_IRQ_STS_AHB_ERROR_SHIFT (3U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0c6c34de39aff5d8a97fef6e3f2a408e">  354</a></span><span class="preprocessor">#define DAC_IRQ_STS_AHB_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_STS_AHB_ERROR_SHIFT) &amp; DAC_IRQ_STS_AHB_ERROR_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a774c46c8e0daeef9a3a9d22e47aa53d9">  355</a></span><span class="preprocessor">#define DAC_IRQ_STS_AHB_ERROR_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_STS_AHB_ERROR_MASK) &gt;&gt; DAC_IRQ_STS_AHB_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * FIFO_EMPTY (W1C)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3a79f0ec4c169926168c341fadd915f1">  361</a></span><span class="preprocessor">#define DAC_IRQ_STS_FIFO_EMPTY_MASK (0x4U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#acc150a8b45c143e2988ad7699af01df8">  362</a></span><span class="preprocessor">#define DAC_IRQ_STS_FIFO_EMPTY_SHIFT (2U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab4db61c141cefcd69235dddf762c8e89">  363</a></span><span class="preprocessor">#define DAC_IRQ_STS_FIFO_EMPTY_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_STS_FIFO_EMPTY_SHIFT) &amp; DAC_IRQ_STS_FIFO_EMPTY_MASK)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9ab5810c62a35fcca211c42a493039af">  364</a></span><span class="preprocessor">#define DAC_IRQ_STS_FIFO_EMPTY_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_STS_FIFO_EMPTY_MASK) &gt;&gt; DAC_IRQ_STS_FIFO_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * BUF1_CMPT (W1C)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> *</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aabf8d4ee907f31060be1c71b1796c00a">  370</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF1_CMPT_MASK (0x2U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a57cddf03ec19939d6198b86d619f679a">  371</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF1_CMPT_SHIFT (1U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a29b81a1134f65ec1c257804cc124baea">  372</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF1_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_STS_BUF1_CMPT_SHIFT) &amp; DAC_IRQ_STS_BUF1_CMPT_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a244c1e105ca43fd4af1dc65efb8948f6">  373</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF1_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_STS_BUF1_CMPT_MASK) &gt;&gt; DAC_IRQ_STS_BUF1_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * BUF0_CMPT (W1C)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a055bb86791f47c8e3a78b468473d5c38">  379</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF0_CMPT_MASK (0x1U)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af508d58c85e36ed7f60a3857594c10be">  380</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF0_CMPT_SHIFT (0U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1c697ce7be93f87cf30d56cc416c4477">  381</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF0_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_STS_BUF0_CMPT_SHIFT) &amp; DAC_IRQ_STS_BUF0_CMPT_MASK)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1c8256e3f95e022a5c8f5a261295f442">  382</a></span><span class="preprocessor">#define DAC_IRQ_STS_BUF0_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_STS_BUF0_CMPT_MASK) &gt;&gt; DAC_IRQ_STS_BUF0_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/* Bitfield definition for register: IRQ_EN */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/*</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * STEP_CMPT (RW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> *</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9daaa01f5e20a9e99e633498f37f5278">  389</a></span><span class="preprocessor">#define DAC_IRQ_EN_STEP_CMPT_MASK (0x10U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2f1315060397d0554793d97f7c3e66f4">  390</a></span><span class="preprocessor">#define DAC_IRQ_EN_STEP_CMPT_SHIFT (4U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0a8f147789b57187750a23c5b1f8de7a">  391</a></span><span class="preprocessor">#define DAC_IRQ_EN_STEP_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_EN_STEP_CMPT_SHIFT) &amp; DAC_IRQ_EN_STEP_CMPT_MASK)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab8a56342f21d24d974e1391a78ce784a">  392</a></span><span class="preprocessor">#define DAC_IRQ_EN_STEP_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_EN_STEP_CMPT_MASK) &gt;&gt; DAC_IRQ_EN_STEP_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/*</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * AHB_ERROR (RW)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> *</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a6ea555c496d31a26ace5dfaa04e68aaf">  398</a></span><span class="preprocessor">#define DAC_IRQ_EN_AHB_ERROR_MASK (0x8U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af824d91d39d098788f6e1f7c959c6f69">  399</a></span><span class="preprocessor">#define DAC_IRQ_EN_AHB_ERROR_SHIFT (3U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a808bc4c970742ca1d2371a3d00d67937">  400</a></span><span class="preprocessor">#define DAC_IRQ_EN_AHB_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_EN_AHB_ERROR_SHIFT) &amp; DAC_IRQ_EN_AHB_ERROR_MASK)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3bf1c0f5837eb8039f34054cc33551d5">  401</a></span><span class="preprocessor">#define DAC_IRQ_EN_AHB_ERROR_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_EN_AHB_ERROR_MASK) &gt;&gt; DAC_IRQ_EN_AHB_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/*</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * FIFO_EMPTY (RW)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> *</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a39886cbf40d5dc63ad32725e3f6e01b1">  407</a></span><span class="preprocessor">#define DAC_IRQ_EN_FIFO_EMPTY_MASK (0x4U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7c046cd12206602d44dfb61c708618b4">  408</a></span><span class="preprocessor">#define DAC_IRQ_EN_FIFO_EMPTY_SHIFT (2U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad38c21f481ccbd2de43af84e2491fc4e">  409</a></span><span class="preprocessor">#define DAC_IRQ_EN_FIFO_EMPTY_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_EN_FIFO_EMPTY_SHIFT) &amp; DAC_IRQ_EN_FIFO_EMPTY_MASK)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5e7f17b95cc2e881ace804fa6d38540a">  410</a></span><span class="preprocessor">#define DAC_IRQ_EN_FIFO_EMPTY_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_EN_FIFO_EMPTY_MASK) &gt;&gt; DAC_IRQ_EN_FIFO_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * BUF1_CMPT (RW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aeb4a348af71c8c55959cd45357f4fbdf">  416</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF1_CMPT_MASK (0x2U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3eb6d6c83b6688e5e414751e482f5f15">  417</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF1_CMPT_SHIFT (1U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a959877b06e1bdd897e1e38c64b90e8da">  418</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF1_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_EN_BUF1_CMPT_SHIFT) &amp; DAC_IRQ_EN_BUF1_CMPT_MASK)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa82c0cb4187e390547ccd7d96f3b215e">  419</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF1_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_EN_BUF1_CMPT_MASK) &gt;&gt; DAC_IRQ_EN_BUF1_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * BUF0_CMPT (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad11576ed2e2d7e9b81be03578079ac91">  425</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF0_CMPT_MASK (0x1U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5572f6a09466d466636ba1de94948ad0">  426</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF0_CMPT_SHIFT (0U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a26e58fbf95279fd31ee24b0fd19c733b">  427</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF0_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_IRQ_EN_BUF0_CMPT_SHIFT) &amp; DAC_IRQ_EN_BUF0_CMPT_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#afa68cd9a98cdff75b614907e67e9de21">  428</a></span><span class="preprocessor">#define DAC_IRQ_EN_BUF0_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_IRQ_EN_BUF0_CMPT_MASK) &gt;&gt; DAC_IRQ_EN_BUF0_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/* Bitfield definition for register: DMA_EN */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * BUF1_CMPT (RW)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a854587dd955f4f9f8581fc58e38ecfba">  435</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF1_CMPT_MASK (0x2U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa0bedafc4c131ae11fbc4d1cc61efbc2">  436</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF1_CMPT_SHIFT (1U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a93960e5b6a9d6dbb31465306707e519d">  437</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF1_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_DMA_EN_BUF1_CMPT_SHIFT) &amp; DAC_DMA_EN_BUF1_CMPT_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#afa5a5e4e70cd74d8e54cf4c47390b2b7">  438</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF1_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_DMA_EN_BUF1_CMPT_MASK) &gt;&gt; DAC_DMA_EN_BUF1_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * BUF0_CMPT (RW)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aa46f08663dd1f7c0301da3982abc9d7d">  444</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF0_CMPT_MASK (0x1U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae67ec07acf8ac6d242ed98aaf64cd6a4">  445</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF0_CMPT_SHIFT (0U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a80f1fec6fbf188d7c18af95a8ef27ae3">  446</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF0_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; DAC_DMA_EN_BUF0_CMPT_SHIFT) &amp; DAC_DMA_EN_BUF0_CMPT_MASK)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae1a5b8dd29de851180a7e11650e26d9b">  447</a></span><span class="preprocessor">#define DAC_DMA_EN_BUF0_CMPT_GET(x) (((uint32_t)(x) &amp; DAC_DMA_EN_BUF0_CMPT_MASK) &gt;&gt; DAC_DMA_EN_BUF0_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/* Bitfield definition for register: ANA_CFG0 */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * DAC12BIT_LP_MODE (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad74355ceb437fc16d4c9e1cdee558c69">  454</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_LP_MODE_MASK (0x100U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3f5316c714441de6685b76c76daa1d0d">  455</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_LP_MODE_SHIFT (8U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a38b2902ba126c416dfd3adef843aa889">  456</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_LP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_ANA_CFG0_DAC12BIT_LP_MODE_SHIFT) &amp; DAC_ANA_CFG0_DAC12BIT_LP_MODE_MASK)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a95624b8c4fd080e9d7f041b66890a88a">  457</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_LP_MODE_GET(x) (((uint32_t)(x) &amp; DAC_ANA_CFG0_DAC12BIT_LP_MODE_MASK) &gt;&gt; DAC_ANA_CFG0_DAC12BIT_LP_MODE_SHIFT)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/*</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * DAC_CONFIG (RW)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> *</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#afd82c00a712b9dfb4548d09137d88552">  463</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC_CONFIG_MASK (0xF0U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a69184d769f309ed5b617827da7be9fe1">  464</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC_CONFIG_SHIFT (4U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a014352c9e821f3632e0261d1fca84c91">  465</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC_CONFIG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_ANA_CFG0_DAC_CONFIG_SHIFT) &amp; DAC_ANA_CFG0_DAC_CONFIG_MASK)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a76a350f93ba31562563b8b672feaa28a">  466</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC_CONFIG_GET(x) (((uint32_t)(x) &amp; DAC_ANA_CFG0_DAC_CONFIG_MASK) &gt;&gt; DAC_ANA_CFG0_DAC_CONFIG_SHIFT)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * CALI_DELTA_V_CFG (RW)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae59723f8e2348107849ed7a0d9ccc84d">  472</a></span><span class="preprocessor">#define DAC_ANA_CFG0_CALI_DELTA_V_CFG_MASK (0xCU)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aac769df48fe05fbc71d7930e3d2eff49">  473</a></span><span class="preprocessor">#define DAC_ANA_CFG0_CALI_DELTA_V_CFG_SHIFT (2U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae6f2a7ac9a420b77ab53e06a0ba2368f">  474</a></span><span class="preprocessor">#define DAC_ANA_CFG0_CALI_DELTA_V_CFG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_ANA_CFG0_CALI_DELTA_V_CFG_SHIFT) &amp; DAC_ANA_CFG0_CALI_DELTA_V_CFG_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a687e4b4216a4ce46e68f8b00d62de08a">  475</a></span><span class="preprocessor">#define DAC_ANA_CFG0_CALI_DELTA_V_CFG_GET(x) (((uint32_t)(x) &amp; DAC_ANA_CFG0_CALI_DELTA_V_CFG_MASK) &gt;&gt; DAC_ANA_CFG0_CALI_DELTA_V_CFG_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/*</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * BYPASS_CALI_GM (RW)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> *</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1be00d55a74628e91129874ad23e2354">  481</a></span><span class="preprocessor">#define DAC_ANA_CFG0_BYPASS_CALI_GM_MASK (0x2U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0662c38cc76e5a2b99d74d7316b6d3d8">  482</a></span><span class="preprocessor">#define DAC_ANA_CFG0_BYPASS_CALI_GM_SHIFT (1U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ae200791860fb5dd16bc080428e1055ce">  483</a></span><span class="preprocessor">#define DAC_ANA_CFG0_BYPASS_CALI_GM_SET(x) (((uint32_t)(x) &lt;&lt; DAC_ANA_CFG0_BYPASS_CALI_GM_SHIFT) &amp; DAC_ANA_CFG0_BYPASS_CALI_GM_MASK)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5445f5323b0d4c4a6ce8efb0d98e474e">  484</a></span><span class="preprocessor">#define DAC_ANA_CFG0_BYPASS_CALI_GM_GET(x) (((uint32_t)(x) &amp; DAC_ANA_CFG0_BYPASS_CALI_GM_MASK) &gt;&gt; DAC_ANA_CFG0_BYPASS_CALI_GM_SHIFT)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * DAC12BIT_EN (RW)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a12d2895a1edd1b12c4e34d41a8ce620c">  490</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a02a02bc6b4c0189830ae1b17ee26ed47">  491</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4a8047b960be93f15497bfa2cddbadfb">  492</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_ANA_CFG0_DAC12BIT_EN_SHIFT) &amp; DAC_ANA_CFG0_DAC12BIT_EN_MASK)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aff5d03a9d58390c80544ddecbb939012">  493</a></span><span class="preprocessor">#define DAC_ANA_CFG0_DAC12BIT_EN_GET(x) (((uint32_t)(x) &amp; DAC_ANA_CFG0_DAC12BIT_EN_MASK) &gt;&gt; DAC_ANA_CFG0_DAC12BIT_EN_SHIFT)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/* Bitfield definition for register: CFG0_BAK */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/*</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * SW_DAC_DATA (RW)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> *</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * dac data used in direct mode(dac_mode==2&#39;b10)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a36a95816bfe9e61f1190bcd9789a920c">  501</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SW_DAC_DATA_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab53ee98239958a0c278a2c3cf4f8a992">  502</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SW_DAC_DATA_SHIFT (16U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a4924cdc54685836edacaa466259eb8c0">  503</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SW_DAC_DATA_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_SW_DAC_DATA_SHIFT) &amp; DAC_CFG0_BAK_SW_DAC_DATA_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2af32d9186e17833a5bd286fcb44d378">  504</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SW_DAC_DATA_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_SW_DAC_DATA_MASK) &gt;&gt; DAC_CFG0_BAK_SW_DAC_DATA_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * DMA_AHB_EN (RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * set to enable internal DMA, it will read one burst if enough space in FIFO.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * Should only be used in buffer mode.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#acd448fb570fdbe268a957d196670cb08">  512</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DMA_AHB_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#adc3f592bb3c1f3e1fc31ec269238b25f">  513</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DMA_AHB_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3c90b4441955cfaadf0b9e6aff6e097a">  514</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DMA_AHB_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_DMA_AHB_EN_SHIFT) &amp; DAC_CFG0_BAK_DMA_AHB_EN_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ace26c5548de20cbaa05ced22a1255fe9">  515</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DMA_AHB_EN_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_DMA_AHB_EN_MASK) &gt;&gt; DAC_CFG0_BAK_DMA_AHB_EN_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * SYNC_MODE (RW)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * 1: sync dac clock and ahb clock.</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *   all HW trigger signals are pulse in sync mode, can get faster response;</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 0: async dac clock and ahb_clock</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *   all HW trigger signals should be level and should be more than one dac clock cycle,  used to get accurate output frequency(which may not be divided from AHB clock)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5a4b5e27af4a9a2ab698e5dfcbb60d0e">  525</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SYNC_MODE_MASK (0x100U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9b2858253a11f0138ea8a7372d171faa">  526</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SYNC_MODE_SHIFT (8U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aadef1200b9bdb973128f69545176eca3">  527</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SYNC_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_SYNC_MODE_SHIFT) &amp; DAC_CFG0_BAK_SYNC_MODE_MASK)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab5024a9e9ea82a76f899e1472335a51c">  528</a></span><span class="preprocessor">#define DAC_CFG0_BAK_SYNC_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_SYNC_MODE_MASK) &gt;&gt; DAC_CFG0_BAK_SYNC_MODE_SHIFT)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/*</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * TRIG_MODE (RW)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> *</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * 0: single mode, one trigger pulse will send one 12bit data to DAC analog;</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * 1: continual mode, if trigger signal(either  or HW) is set, DAC will send data if FIFO is not empty, if trigger signal is clear, DAC will stop send data.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a82c31bbd68b883047d5321e3ee864193">  536</a></span><span class="preprocessor">#define DAC_CFG0_BAK_TRIG_MODE_MASK (0x80U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a349cace52239100f21109611138a798f">  537</a></span><span class="preprocessor">#define DAC_CFG0_BAK_TRIG_MODE_SHIFT (7U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a45b4cd91e39facbaa8df4310a291d2a6">  538</a></span><span class="preprocessor">#define DAC_CFG0_BAK_TRIG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_TRIG_MODE_SHIFT) &amp; DAC_CFG0_BAK_TRIG_MODE_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5430132af3794bb8b7ba821e35ffd4c0">  539</a></span><span class="preprocessor">#define DAC_CFG0_BAK_TRIG_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_TRIG_MODE_MASK) &gt;&gt; DAC_CFG0_BAK_TRIG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * HW_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * set to use trigger signal from trigger_mux, user should config it to pulse in single mode, and level in continual mode</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a627649e0e6ade0643c02c4020478c6b7">  546</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HW_TRIG_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1a786435bbd35ec93bc8534db32eef51">  547</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HW_TRIG_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7e6dcd13c5f86b6fb3015eb4f679a186">  548</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_HW_TRIG_EN_SHIFT) &amp; DAC_CFG0_BAK_HW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a10ac948e8d293f5f970546b94658070c">  549</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_HW_TRIG_EN_MASK) &gt;&gt; DAC_CFG0_BAK_HW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * DAC_MODE (RW)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> *</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * 00: direct mode, DAC output the fixed configured data(from sw_dac_data)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * 01: step mode, DAC output from start_point to end point, with configured step, can step up or step down</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * 10: buffer mode,  read data from buffer, then output to analog, internal DMA will load next burst if enough space in local FIFO;</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#abe737838970ef3b75216ea4ae4b5ef43">  558</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DAC_MODE_MASK (0x30U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8b9b492d61238643e81f3a8a0fdfba1a">  559</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DAC_MODE_SHIFT (4U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a78d6ede174f85419881075d0431d7230">  560</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DAC_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_DAC_MODE_SHIFT) &amp; DAC_CFG0_BAK_DAC_MODE_MASK)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2d90437f760cb7993a19af9e0947e49b">  561</a></span><span class="preprocessor">#define DAC_CFG0_BAK_DAC_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_DAC_MODE_MASK) &gt;&gt; DAC_CFG0_BAK_DAC_MODE_SHIFT)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/*</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * BUF_DATA_MODE (RW)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> *</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * data structure for buffer mode,</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * 0: each 32-bit data contains 2 points, b11:0 for first, b27:16 for second.</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * 1: each 32-bit data contains 1 point, b11:0 for first</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a5adca6b17b3df02b58ccf197dd5e8dfd">  570</a></span><span class="preprocessor">#define DAC_CFG0_BAK_BUF_DATA_MODE_MASK (0x8U)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ad213da6ad3e8c9f9ede0f314d824f54e">  571</a></span><span class="preprocessor">#define DAC_CFG0_BAK_BUF_DATA_MODE_SHIFT (3U)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3dbb38800ffdfb0481a2a2aa64c0e648">  572</a></span><span class="preprocessor">#define DAC_CFG0_BAK_BUF_DATA_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_BUF_DATA_MODE_SHIFT) &amp; DAC_CFG0_BAK_BUF_DATA_MODE_MASK)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a8e59773ed0b078a0eb621ba7e2c707b7">  573</a></span><span class="preprocessor">#define DAC_CFG0_BAK_BUF_DATA_MODE_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_BUF_DATA_MODE_MASK) &gt;&gt; DAC_CFG0_BAK_BUF_DATA_MODE_SHIFT)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * HBURST_CFG (RW)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> *</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * DAC support following fixed burst only</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * 000-SINGLE;  011-INCR4;  101: INCR8</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * others are reserved</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a1e29efbb143dd5eab9d0323898f0b458">  582</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HBURST_CFG_MASK (0x7U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a3fc55ce3786a14ab87dd15eb797f5eea">  583</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HBURST_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a20e1cd41a7112ff0af4011bd13f2247c">  584</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HBURST_CFG_SET(x) (((uint32_t)(x) &lt;&lt; DAC_CFG0_BAK_HBURST_CFG_SHIFT) &amp; DAC_CFG0_BAK_HBURST_CFG_MASK)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aee49067cfc8b18bfdf9728af43287308">  585</a></span><span class="preprocessor">#define DAC_CFG0_BAK_HBURST_CFG_GET(x) (((uint32_t)(x) &amp; DAC_CFG0_BAK_HBURST_CFG_MASK) &gt;&gt; DAC_CFG0_BAK_HBURST_CFG_SHIFT)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/* Bitfield definition for register: STATUS0 */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/*</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * CUR_BUF_OFFSET (RW)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> *</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af9e4ef4db760a3272e55ee118af87a45">  592</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_OFFSET_MASK (0xFFFF00UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#aacc60fcd44203f60b03c9d32813b6725">  593</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_OFFSET_SHIFT (8U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a757e56dddd8a397d377e0f9b94001265">  594</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STATUS0_CUR_BUF_OFFSET_SHIFT) &amp; DAC_STATUS0_CUR_BUF_OFFSET_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#acffbffc4d57c08759419694eb1272ada">  595</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_OFFSET_GET(x) (((uint32_t)(x) &amp; DAC_STATUS0_CUR_BUF_OFFSET_MASK) &gt;&gt; DAC_STATUS0_CUR_BUF_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * CUR_BUF_INDEX (RW)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a9d65b58ba037b76b5c34dfdb6ba68a87">  601</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_INDEX_MASK (0x80U)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#ab8184f0580eba32d7f7ef6f2c3c36f52">  602</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_INDEX_SHIFT (7U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a0700a4926ffa57dfc99af3fb141a6d76">  603</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; DAC_STATUS0_CUR_BUF_INDEX_SHIFT) &amp; DAC_STATUS0_CUR_BUF_INDEX_MASK)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a044c8076d8b6211d126fe9c4e6f8809f">  604</a></span><span class="preprocessor">#define DAC_STATUS0_CUR_BUF_INDEX_GET(x) (((uint32_t)(x) &amp; DAC_STATUS0_CUR_BUF_INDEX_MASK) &gt;&gt; DAC_STATUS0_CUR_BUF_INDEX_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/* STEP_CFG register group index macro definition */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a08dda45dbd582555cd790443b6f38d08">  609</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP0 (0UL)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a7964a9438c2cb8a4820db2a144157bac">  610</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP1 (1UL)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a106b96620734c1ab93b06e6ce0773ac8">  611</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP2 (2UL)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a90ddbc132f70650f2ec024cc29cdcbf1">  612</a></span><span class="preprocessor">#define DAC_STEP_CFG_STEP3 (3UL)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/* BUF_ADDR register group index macro definition */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#a2256c011efd8dbf1641561a443f6d164">  615</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF0 (0UL)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__dac__regs_8h.html#af78795e9fc5bff1f7c7786cbf457a87f">  616</a></span><span class="preprocessor">#define DAC_BUF_ADDR_BUF1 (1UL)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DAC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructDAC__Type_html"><div class="ttname"><a href="structDAC__Type.html">DAC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_dac_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_73f0bdec64e2070d9c861a3d68c4290f.html">HPM6300</a></li><li class="navelem"><a class="el" href="dir_476abf4e0aed220384be55bc617e1ac9.html">ip</a></li><li class="navelem"><a class="el" href="HPM6300_2ip_2hpm__dac__regs_8h.html">hpm_dac_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
