/* SPDX-License-Identifier: GPL-2.0-only */

#include "baseboard/variants.h"

/*
 * All definitions are taken from a comparison of the output of "inteltool -a"
 * using the stock BIOS and with coreboot.
 */

/* TODO: Convert to macro */
/* Early pad configuration in romstage.c */
const struct pad_config early_gpio_table[] = {
	PAD_CFG_NF(GPIO_38, NONE, DEEP, NF1),
	PAD_CFG_NF(GPIO_39, NONE, DEEP, NF1),
	PAD_CFG_NF(GPIO_42, NONE, DEEP, NF1),
	PAD_CFG_NF(GPIO_43, NONE, DEEP, NF1),
	PAD_CFG_NF(GPIO_46, NONE, DEEP, NF1),
	PAD_CFG_NF(GPIO_47, NONE, DEEP, NF1),



	_PAD_CFG_STRUCT(GPIO_64, 0x0006a0c5, 0x5f100002),
	_PAD_CFG_STRUCT(GPIO_65, 0x0006a8c5, 0x5f100002),
	_PAD_CFG_STRUCT(GPIO_154, 0x0005c0c7, 0x1c108005),
	_PAD_CFG_STRUCT(GPIO_177, 0x0005d0c0, 0x64004002),
	_PAD_CFG_STRUCT(GPIO_178, 0x0005d8c0, 0x1f108008),
};

const struct pad_config *variant_early_gpio_table(size_t *num)
{
	*num = ARRAY_SIZE(early_gpio_table);
	return early_gpio_table;
}

/* Pad configuration in ramstage.c */
const struct pad_config gpio_table[] = {
	_PAD_CFG_STRUCT(GPIO_0, 0x000500c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_1, 0x000508c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_2, 0x000510c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_3, 0x000518c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_4, 0x000520c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_5, 0x000528c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_6, 0x000530c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_7, 0x000538c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_8, 0x000540c5, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_9, 0x000548c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_10, 0x000550c5, 0xa5001202),
	_PAD_CFG_STRUCT(GPIO_11, 0x000558c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_12, 0x000560c5, 0x81008008),
	_PAD_CFG_STRUCT(GPIO_13, 0x000568c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_14, 0x000570c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_15, 0x000578c5, 0x00008005),
	_PAD_CFG_STRUCT(GPIO_16, 0x000580c5, 0x27009202),
	_PAD_CFG_STRUCT(GPIO_17, 0x000588c5, 0x03008008),
	_PAD_CFG_STRUCT(GPIO_18, 0x000590c5, 0x03008008),
	_PAD_CFG_STRUCT(GPIO_19, 0x000598c5, 0x03008008),
	_PAD_CFG_STRUCT(GPIO_20, 0x0005a0c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_21, 0x0005a8c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_22, 0x0005b0c5, 0x40008005),
	_PAD_CFG_STRUCT(GPIO_23, 0x0005b8c5, 0x01008005),
	_PAD_CFG_STRUCT(GPIO_24, 0x0005c0c5, 0x01008028),
	_PAD_CFG_STRUCT(GPIO_25, 0x0005c8c5, 0x0100c102),
	_PAD_CFG_STRUCT(GPIO_26, 0x0005d0c5, 0x01008028),
	_PAD_CFG_STRUCT(GPIO_27, 0x0005d8c5, 0x1c108005),
	_PAD_CFG_STRUCT(GPIO_28, 0x0005e0c5, 0x3d008010),
	_PAD_CFG_STRUCT(GPIO_29, 0x0005e8c5, 0x3d008010),
	_PAD_CFG_STRUCT(GPIO_30, 0x0005f0c5, 0x3d008008),
	_PAD_CFG_STRUCT(GPIO_31, 0x0005f8c5, 0x3d008028),
	_PAD_CFG_STRUCT(GPIO_32, 0x000600c5, 0x3d008028),
	_PAD_CFG_STRUCT(GPIO_33, 0x000608c5, 0x3d008028),
	_PAD_CFG_STRUCT(GPIO_34, 0x000610c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_35, 0x000618c5, 0x5d000002),
	_PAD_CFG_STRUCT(GPIO_36, 0x000620c5, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_37, 0x000628c5, 0x00008008),
//	_PAD_CFG_STRUCT(GPIO_38, 0x000630c5, 0x1f108008),
//	_PAD_CFG_STRUCT(GPIO_39, 0x000638c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_40, 0x000640c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_41, 0x000648c5, 0x1f108008),
//	_PAD_CFG_STRUCT(GPIO_42, 0x000650c5, 0x1f108008),
//	_PAD_CFG_STRUCT(GPIO_43, 0x000658c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_44, 0x000660c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_45, 0x000668c5, 0x1f108008),
//	_PAD_CFG_STRUCT(GPIO_46, 0x000670c5, 0x1f108008),
//	_PAD_CFG_STRUCT(GPIO_47, 0x000678c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_48, 0x000680c5, 0x5d000002),
	_PAD_CFG_STRUCT(GPIO_49, 0x000688c5, 0x03008008),
	_PAD_CFG_STRUCT(GPIO_62, 0x000690c5, 0x5f100002),
	_PAD_CFG_STRUCT(GPIO_63, 0x000698c5, 0x5f100002),
	_PAD_CFG_STRUCT(GPIO_66, 0x0006b0c5, 0x5f100002),
	_PAD_CFG_STRUCT(GPIO_67, 0x0006b8c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_68, 0x0006c0c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_69, 0x0006c8c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_70, 0x0006d0c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_71, 0x0006d8c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_72, 0x0006e0c5, 0x5f000002),
	_PAD_CFG_STRUCT(GPIO_73, 0x0006e8c5, 0x5f000002),
	_PAD_CFG_STRUCT(TCK, 0x0006f0c5, 0x3d008008),
	_PAD_CFG_STRUCT(TRST_B, 0x0006f8c5, 0x3d008008),
	_PAD_CFG_STRUCT(TMS, 0x000700c5, 0x3c108008),
	_PAD_CFG_STRUCT(TDI, 0x000708c5, 0x3c108008),
	_PAD_CFG_STRUCT(CX_PMODE, 0x000710c5, 0x3c008008),
	_PAD_CFG_STRUCT(CX_PREQ_B, 0x000718c5, 0x3c108008),
	_PAD_CFG_STRUCT(JTAGX, 0x000720c5, 0x3f008008),
	_PAD_CFG_STRUCT(CX_PRDY_B, 0x000728c5, 0x3f008008),
	_PAD_CFG_STRUCT(TDO, 0x000730c5, 0x3f008008),
	_PAD_CFG_STRUCT(CNV_BRI_DT, 0x000738c5, 0x5d000002),
	_PAD_CFG_STRUCT(CNV_BRI_RSP, 0x000740c5, 0x5d000002),
	_PAD_CFG_STRUCT(CNV_RGI_DT, 0x000748c5, 0x5d000002),
	_PAD_CFG_STRUCT(CNV_RGI_RSP, 0x000750c5, 0x5d000002),
	_PAD_CFG_STRUCT(SVID0_ALERT_B, 0x000758c5, 0x1c108008),
	_PAD_CFG_STRUCT(SVID0_DATA, 0x000760c5, 0x1c108008),
	_PAD_CFG_STRUCT(SVID0_CLK, 0x000768c5, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_187, 0x000500c4, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_188, 0x000508c4, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_189, 0x000510c4, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_190, 0x000518c4, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_191, 0x000520c4, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_192, 0x000528c4, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_193, 0x000530c4, 0x05008008),
	_PAD_CFG_STRUCT(GPIO_194, 0x000538c4, 0x05008008),
	_PAD_CFG_STRUCT(GPIO_195, 0x000540c4, 0x05008008),
	_PAD_CFG_STRUCT(GPIO_196, 0x000548c4, 0x41008005),
	_PAD_CFG_STRUCT(GPIO_197, 0x000550c4, 0x41008005),
	_PAD_CFG_STRUCT(GPIO_198, 0x000558c4, 0x41008005),
	_PAD_CFG_STRUCT(GPIO_199, 0x000560c4, 0x1c108010),
	_PAD_CFG_STRUCT(GPIO_200, 0x000568c4, 0x1c108010),
	_PAD_CFG_STRUCT(GPIO_201, 0x000570c4, 0x05008008),
	_PAD_CFG_STRUCT(GPIO_202, 0x000578c4, 0x05008008),
	_PAD_CFG_STRUCT(GPIO_203, 0x000580c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_204, 0x000588c4, 0x1f108008),
	_PAD_CFG_STRUCT(PMC_SPI_FS0, 0x000590c4, 0x03008008),
	_PAD_CFG_STRUCT(PMC_SPI_FS1, 0x000598c4, 0x03008010),
	_PAD_CFG_STRUCT(PMC_SPI_FS2, 0x0005a0c4, 0x03008008),
	_PAD_CFG_STRUCT(PMC_SPI_RXD, 0x0005a8c4, 0x01008008),
	_PAD_CFG_STRUCT(PMC_SPI_TXD, 0x0005b0c4, 0x01008008),
	_PAD_CFG_STRUCT(PMC_SPI_CLK, 0x0005b8c4, 0x01008008),
	_PAD_CFG_STRUCT(PMIC_PWRGOOD, 0x0005c0c4, 0x5c100002),
	_PAD_CFG_STRUCT(PMIC_RESET_B, 0x0005c8c4, 0x5c100002),
	_PAD_CFG_STRUCT(GPIO_213, 0x0005d0c4, 0x5c100002),
	_PAD_CFG_STRUCT(GPIO_214, 0x0005d8c4, 0x5d000002),
	_PAD_CFG_STRUCT(GPIO_215, 0x0005e0c4, 0x5d000002),
	_PAD_CFG_STRUCT(PMIC_THERMTRIP_B, 0x0005e8c4, 0x3f008008),
	_PAD_CFG_STRUCT(PMIC_STDBY, 0x0005f0c4, 0x5d000002),
	_PAD_CFG_STRUCT(PROCHOT_B, 0x0005f8c4, 0x1f108008),
	_PAD_CFG_STRUCT(PMIC_I2C_SCL, 0x000600c4, 0x3e408008),
	_PAD_CFG_STRUCT(PMIC_I2C_SDA, 0x000608c4, 0x3e408008),
	_PAD_CFG_STRUCT(GPIO_74, 0x000610c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_75, 0x000618c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_76, 0x000620c4, 0x41008005),
	_PAD_CFG_STRUCT(GPIO_77, 0x000628c4, 0x01008002),
	_PAD_CFG_STRUCT(GPIO_78, 0x000630c4, 0x01008002),
	_PAD_CFG_STRUCT(GPIO_79, 0x000638c4, 0x3d008008),
	_PAD_CFG_STRUCT(GPIO_80, 0x000640c4, 0x3d008008),
	_PAD_CFG_STRUCT(GPIO_81, 0x000648c4, 0x25208008),
	_PAD_CFG_STRUCT(GPIO_82, 0x000650c4, 0x3d008008),
	_PAD_CFG_STRUCT(GPIO_83, 0x000658c4, 0x1d000008),
	_PAD_CFG_STRUCT(GPIO_84, 0x000660c4, 0x01008010),
	_PAD_CFG_STRUCT(GPIO_85, 0x000668c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_86, 0x000670c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_87, 0x000678c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_88, 0x000680c4, 0x1c100008),
	_PAD_CFG_STRUCT(GPIO_89, 0x000688c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_90, 0x000690c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_91, 0x000698c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_92, 0x0006a0c4, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_97, 0x0006a8c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_98, 0x0006b0c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_99, 0x0006b8c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_100, 0x0006c0c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_101, 0x0006c8c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_102, 0x0006d0c4, 0x3fc08008),
	_PAD_CFG_STRUCT(GPIO_103, 0x0006d8c4, 0x3fc08008),
	_PAD_CFG_STRUCT(FST_SPI_CLK_FB, 0x0006e0c4, 0x3c008008),
	_PAD_CFG_STRUCT(GPIO_104, 0x0006e8c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_105, 0x0006f0c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_106, 0x0006f8c4, 0x01008018),
	_PAD_CFG_STRUCT(GPIO_109, 0x000700c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_110, 0x000708c4, 0x1d108008),
	_PAD_CFG_STRUCT(GPIO_111, 0x000710c4, 0x41008002),
	_PAD_CFG_STRUCT(GPIO_112, 0x000718c4, 0x01008010),
	_PAD_CFG_STRUCT(GPIO_113, 0x000720c4, 0x41008002),
	_PAD_CFG_STRUCT(GPIO_116, 0x000728c4, 0x01008010),
	_PAD_CFG_STRUCT(GPIO_117, 0x000730c4, 0x01008010),
	_PAD_CFG_STRUCT(GPIO_118, 0x000738c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_119, 0x000740c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_120, 0x000748c4, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_121, 0x000750c4, 0x01008008),
	_PAD_CFG_STRUCT(GPIO_122, 0x000758c4, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_123, 0x000760c4, 0x1f008008),
	_PAD_CFG_STRUCT(GPIO_124, 0x000500c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_125, 0x000508c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_126, 0x000510c7, 0x1ed08008),
	_PAD_CFG_STRUCT(GPIO_127, 0x000518c7, 0x1ed08008),
	_PAD_CFG_STRUCT(GPIO_128, 0x000520c7, 0x12708008),
	_PAD_CFG_STRUCT(GPIO_129, 0x000528c7, 0x12708008),
	_PAD_CFG_STRUCT(GPIO_130, 0x000530c7, 0x1ec08008),
	_PAD_CFG_STRUCT(GPIO_131, 0x000538c7, 0x1ec08008),
	_PAD_CFG_STRUCT(GPIO_132, 0x000540c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_133, 0x000548c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_134, 0x000550c7, 0x07308010),
	_PAD_CFG_STRUCT(GPIO_135, 0x000558c7, 0x07308010),
	_PAD_CFG_STRUCT(GPIO_136, 0x000560c7, 0x07308010),
	_PAD_CFG_STRUCT(GPIO_137, 0x000568c7, 0x07308010),
	_PAD_CFG_STRUCT(GPIO_138, 0x000570c7, 0x1ed08008),
	_PAD_CFG_STRUCT(GPIO_139, 0x000578c7, 0x1ed08008),
	_PAD_CFG_STRUCT(GPIO_146, 0x000580c7, 0x3d008018),
	_PAD_CFG_STRUCT(GPIO_147, 0x000588c7, 0x3d008018),
	_PAD_CFG_STRUCT(GPIO_148, 0x000590c7, 0x3d008018),
	_PAD_CFG_STRUCT(GPIO_149, 0x000598c7, 0x3d008018),
	_PAD_CFG_STRUCT(GPIO_150, 0x0005a0c7, 0x1d108010),
	_PAD_CFG_STRUCT(GPIO_151, 0x0005a8c7, 0x41008004),
	_PAD_CFG_STRUCT(GPIO_152, 0x0005b0c7, 0x01008010),
	_PAD_CFG_STRUCT(GPIO_153, 0x0005b8c7, 0x3d008008),
	_PAD_CFG_STRUCT(GPIO_155, 0x0005c8c7, 0x3d008010),
	_PAD_CFG_STRUCT(GPIO_209, 0x0005d0c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_210, 0x0005d8c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_211, 0x0005e0c7, 0x1c108008),
	_PAD_CFG_STRUCT(GPIO_212, 0x0005e8c7, 0x1c008008),
	_PAD_CFG_STRUCT(OSC_CLK_OUT_0, 0x0005f0c7, 0x01008008),
	_PAD_CFG_STRUCT(OSC_CLK_OUT_1, 0x0005f8c7, 0x01008008),
	_PAD_CFG_STRUCT(OSC_CLK_OUT_2, 0x000600c7, 0x01008008),
	_PAD_CFG_STRUCT(OSC_CLK_OUT_3, 0x000608c7, 0x01008008),
	_PAD_CFG_STRUCT(OSC_CLK_OUT_4, 0x000610c7, 0x5d000002),
	_PAD_CFG_STRUCT(PMU_AC_PRESENT, 0x000618c7, 0x3d008008),
	_PAD_CFG_STRUCT(PMU_BATLOW_B, 0x000620c7, 0x3f008008),
	_PAD_CFG_STRUCT(PMU_PLTRST_B, 0x000628c7, 0x3c108008),
	_PAD_CFG_STRUCT(PMU_PWRBTN_B, 0x000630c7, 0x3f008008),
	_PAD_CFG_STRUCT(PMU_RESETBUTTON_B, 0x000638c7, 0x3f008008),
	_PAD_CFG_STRUCT(PMU_SLP_S0_B, 0x000640c7, 0x3c008008),
	_PAD_CFG_STRUCT(PMU_SLP_S3_B, 0x000648c7, 0x3c008008),
	_PAD_CFG_STRUCT(PMU_SLP_S4_B, 0x000650c7, 0x3c008008),
	_PAD_CFG_STRUCT(PMU_SUSCLK, 0x000658c7, 0x1c108008),
	_PAD_CFG_STRUCT(PMU_WAKE_B, 0x000660c7, 0x5d000002),
	_PAD_CFG_STRUCT(SUS_STAT_B, 0x000668c7, 0x3c008008),
	_PAD_CFG_STRUCT(SUSPWRDNACK, 0x000670c7, 0x3f008008),
	_PAD_CFG_STRUCT(GPIO_205, 0x000500c0, 0x3f008008),
	_PAD_CFG_STRUCT(GPIO_206, 0x000508c0, 0x3f008008),
	_PAD_CFG_STRUCT(GPIO_207, 0x000510c0, 0x3f008008),
	_PAD_CFG_STRUCT(GPIO_208, 0x000518c0, 0x3f008008),
	_PAD_CFG_STRUCT(GPIO_156, 0x000520c0, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_157, 0x000528c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_158, 0x000530c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_159, 0x000538c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_160, 0x000540c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_161, 0x000548c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_162, 0x000550c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_163, 0x000558c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_164, 0x000560c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_165, 0x000568c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_166, 0x000570c0, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_167, 0x000578c0, 0x1f008008),
	_PAD_CFG_STRUCT(GPIO_168, 0x000580c0, 0x1f008008),
	_PAD_CFG_STRUCT(GPIO_169, 0x000588c0, 0x1f008008),
	_PAD_CFG_STRUCT(GPIO_170, 0x000590c0, 0x1f008008),
	_PAD_CFG_STRUCT(GPIO_171, 0x000598c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_172, 0x0005a0c0, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_179, 0x0005a8c0, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_173, 0x0005b0c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_174, 0x0005b8c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_175, 0x0005c0c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_176, 0x0005c8c0, 0x1f108008),
	_PAD_CFG_STRUCT(GPIO_186, 0x0005e0c0, 0x5c105004),
	_PAD_CFG_STRUCT(GPIO_182, 0x0005e8c0, 0x1d008008),
	_PAD_CFG_STRUCT(GPIO_183, 0x0005f0c0, 0x5c108005),
	_PAD_CFG_STRUCT(SMB_ALERTB, 0x0005f8c0, 0x3f008008),
	_PAD_CFG_STRUCT(SMB_CLK, 0x000600c0, 0x3f008008),
	_PAD_CFG_STRUCT(SMB_DATA, 0x000608c0, 0x3f008008),
	_PAD_CFG_STRUCT(LPC_ILB_SERIRQ, 0x000610c0, 0x3f008008),
	_PAD_CFG_STRUCT(LPC_CLKOUT0, 0x000618c0, 0x1c108008),
	_PAD_CFG_STRUCT(LPC_CLKOUT1, 0x000620c0, 0x3c008008),
	_PAD_CFG_STRUCT(LPC_AD0, 0x000628c0, 0x1f108008),
	_PAD_CFG_STRUCT(LPC_AD1, 0x000630c0, 0x1f108008),
	_PAD_CFG_STRUCT(LPC_AD2, 0x000638c0, 0x1f108008),
	_PAD_CFG_STRUCT(LPC_AD3, 0x000640c0, 0x1f108008),
	_PAD_CFG_STRUCT(LPC_CLKRUNB, 0x000648c0, 0x1f008008),
	_PAD_CFG_STRUCT(LPC_FRAMEB, 0x000650c0, 0x1f108008),
};

const struct pad_config *variant_gpio_table(size_t *num)
{
	*num = ARRAY_SIZE(gpio_table);
	return gpio_table;
}
