/**
 * @defgroup usart-atmega ATmega USART
 * @ingroup usart-core
 * @brief ATmega USART I/O device.
 * 
 *   * Full Duplex Operation (Independent Serial Receive and Transmit Registers)
 *   * Asynchronous or Synchronous Operation
 *   * Master or Slave Clocked Synchronous Operation
 *   * High Resolution Baud Rate Generator
 *   * Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
 *   * Odd or Even Parity Generation and Parity Check Supported by Hardware
 *   * Data OverRun Detection
 *   * Framing Error Detection
 *   * Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
 *   * Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
 *   * Multi-processor Communication Mode
 *   * Double Speed Asynchronous Communication Mode
 */
