Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 28 13:20:51 2019
| Host         : DESKTOP-6J2BPD3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hexcalc_control_sets_placed.rpt
| Design       : hexcalc
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            5 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |            8 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |              64 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------+------------------+----------------+
|  kp1/acc_reg[3]      |                        |                  |                1 |              2 |
|  sm_clk_BUFG         |                        | bt_clr_IBUF      |                3 |              6 |
|  samp_ck             |                        |                  |                1 |              8 |
|  samp_ck             | kp1/CV4                |                  |                1 |              8 |
|  samp_ck             | kp1/CV3                |                  |                2 |              8 |
|  samp_ck             | kp1/CV1                |                  |                1 |              8 |
|  samp_ck             | kp1/CV2                |                  |                1 |              8 |
|  sm_clk_BUFG         | kp1/E[0]               | bt_clr_IBUF      |               10 |             32 |
|  sm_clk_BUFG         | kp1/operand_reg[15][0] | bt_clr_IBUF      |                5 |             32 |
|  clk_50MHz_IBUF_BUFG |                        |                  |                6 |             42 |
+----------------------+------------------------+------------------+------------------+----------------+


