Protel Design System Design Rule Check
PCB File : C:\Users\faisal\Desktop\temp\fh_universalslave_pcb\BV100011_UniversalSlave.PcbDoc
Date     : 1/22/2020
Time     : 1:20:15 AM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=80mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=10mil) (MaxHoleWidth=28mil) (PreferredHoleWidth=10mil) (MinWidth=20mil) (MaxWidth=50mil) (PreferedWidth=20mil) (All)
   Violation between Routing Via Style: Via (1027.5mil,724.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1072.5mil,478.828mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1170.957mil,577.188mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (322.5mil,709.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (3322.5mil,1839.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (3352.5mil,1624.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (422.5mil,804.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (5197.5mil,3449.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (5200mil,2921.673mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (6177.5mil,944.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (6182.5mil,1119.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (6387.5mil,534.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (6418.797mil,2741.432mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (677.5mil,699.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (767.5mil,914.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (802.5mil,479.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (852.5mil,919.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (907.5mil,684.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (937.5mil,1189.173mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
Rule Violations :19

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=15mil) (Max=15mil) (Prefered=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (150mil > 100mil) Pad Earth1-1(6542.5mil,1964.173mil) on Multi-Layer Actual Hole Size = 150mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-19(2297.5mil,554.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-20(142.5mil,3934.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-21(6567.5mil,224.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-22(4012.5mil,2039.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-24(3047.5mil,3934.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-25(142.5mil,2289.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-26(142.5mil,224.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-27(6247.5mil,3939.173mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-29(3057.5mil,3164.173mil) on Multi-Layer Actual Hole Size = 120mil
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C10-1(3227.5mil,2413.858mil) on Bottom Layer And Pad C10-2(3227.5mil,2374.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C10-2(3227.5mil,2374.488mil) on Bottom Layer And Via (3227.5mil,2339.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C11-1(3347.5mil,2413.858mil) on Top Layer And Pad C11-2(3347.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C12-1(2922.5mil,2326.516mil) on Bottom Layer And Pad C12-2(2922.5mil,2287.146mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.161mil < 10mil) Between Pad C12-2(2922.5mil,2287.146mil) on Bottom Layer And Via (2922.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C13-1(2982.5mil,2324.173mil) on Bottom Layer And Pad C13-2(2982.5mil,2284.803mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C13-2(2982.5mil,2284.803mil) on Bottom Layer And Via (2982.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C14-1(3042.5mil,2323.858mil) on Bottom Layer And Pad C14-2(3042.5mil,2284.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C14-2(3042.5mil,2284.488mil) on Bottom Layer And Via (3042.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C16-1(3107.5mil,2324.173mil) on Bottom Layer And Pad C16-2(3107.5mil,2284.803mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C16-2(3107.5mil,2284.803mil) on Bottom Layer And Via (3107.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C21-1(2682.5mil,2284.488mil) on Bottom Layer And Pad C21-2(2682.5mil,2323.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C21-1(2682.5mil,2284.488mil) on Bottom Layer And Via (2682.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C23-1(2742.5mil,2284.803mil) on Bottom Layer And Pad C23-2(2742.5mil,2324.173mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C23-1(2742.5mil,2284.803mil) on Bottom Layer And Via (2742.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C25-1(2802.5mil,2284.488mil) on Bottom Layer And Pad C25-2(2802.5mil,2323.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C25-1(2802.5mil,2284.488mil) on Bottom Layer And Via (2802.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C27-1(2862.5mil,2284.488mil) on Bottom Layer And Pad C27-2(2862.5mil,2323.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C27-1(2862.5mil,2284.488mil) on Bottom Layer And Via (2862.5mil,2249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad C44-1(572.5mil,2071.024mil) on Top Layer And Via (629.35mil,2071.024mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C47-2(177.5mil,1491.024mil) on Bottom Layer And Via (117.5mil,1494.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C51-1(4512.5mil,1497.323mil) on Top Layer And Via (4512.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C52-1(4652.5mil,1497.323mil) on Top Layer And Via (4652.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C53-1(4792.5mil,1497.323mil) on Top Layer And Via (4792.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C57-1(5352.5mil,1497.323mil) on Top Layer And Via (5352.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C58-1(5492.5mil,1497.323mil) on Top Layer And Via (5492.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C7-1(4232.5mil,1497.323mil) on Top Layer And Via (4232.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C8-1(4372.5mil,1497.323mil) on Top Layer And Via (4372.5mil,1549.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C9-1(3167.5mil,2413.858mil) on Bottom Layer And Pad C9-2(3167.5mil,2374.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C9-2(3167.5mil,2374.488mil) on Bottom Layer And Via (3167.5mil,2339.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.11mil < 10mil) Between Pad D19-2(150.886mil,804.173mil) on Bottom Layer And Via (77.5mil,804.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.11mil < 10mil) Between Pad D20-1(150.886mil,804.173mil) on Top Layer And Via (77.5mil,804.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Pad D29-1(6302.146mil,534.173mil) on Top Layer And Via (6387.5mil,534.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad D40-1(6563.13mil,2376.575mil) on Top Layer And Via (6512.5mil,2379.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-10(2997.5mil,1829.173mil) on Multi-Layer And Pad Free-11(3072.5mil,1829.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-10(2997.5mil,1829.173mil) on Multi-Layer And Pad Free-9(2922.5mil,1829.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Pad Free-11(3072.5mil,1829.173mil) on Multi-Layer And Pad IC2-37(3192.343mil,1829.331mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-13(2852.5mil,1744.173mil) on Multi-Layer And Pad Free-14(2922.5mil,1744.173mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-15(3002.5mil,1744.173mil) on Multi-Layer And Pad Free-16(3077.5mil,1744.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.368mil < 10mil) Between Pad Free-16(3077.5mil,1744.173mil) on Multi-Layer And Pad IC2-37(3192.343mil,1829.331mil) on Top Layer [Top Solder] Mask Sliver [2.368mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-2(2772.5mil,1914.173mil) on Multi-Layer And Pad Free-3(2847.5mil,1914.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-3(2847.5mil,1914.173mil) on Multi-Layer And Pad Free-4(2922.5mil,1914.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-4(2922.5mil,1914.173mil) on Multi-Layer And Pad Free-5(2997.5mil,1914.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-5(2997.5mil,1914.173mil) on Multi-Layer And Pad Free-6(3072.5mil,1914.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.258mil < 10mil) Between Pad Free-6(3072.5mil,1914.173mil) on Multi-Layer And Pad IC2-37(3192.343mil,1829.331mil) on Top Layer [Top Solder] Mask Sliver [7.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-7(2772.5mil,1829.173mil) on Multi-Layer And Pad Free-8(2847.5mil,1829.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-8(2847.5mil,1829.173mil) on Multi-Layer And Pad Free-9(2922.5mil,1829.173mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC3-8(622.5mil,1317.401mil) on Top Layer And Via (622.5mil,1264.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC4-1(322.5mil,1525.945mil) on Top Layer And Via (322.5mil,1579.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC4-2(272.5mil,1525.945mil) on Top Layer And Via (272.5mil,1579.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC7-3(6145.728mil,2479.173mil) on Top Layer And Via (6092.5mil,2479.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-1(352.5mil,2791.102mil) on Top Layer And Pad J2-3(352.5mil,2810.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J2-1(352.5mil,2791.102mil) on Top Layer And Pad J2-68(382.028mil,2747.795mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-10(649.744mil,2958.425mil) on Top Layer And Pad J2-12(649.744mil,2978.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-10(649.744mil,2958.425mil) on Top Layer And Pad J2-8(649.744mil,2938.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-11(352.5mil,2968.268mil) on Top Layer And Pad J2-13(352.5mil,2987.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-11(352.5mil,2968.268mil) on Top Layer And Pad J2-9(352.5mil,2948.583mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-12(649.744mil,2978.11mil) on Top Layer And Pad J2-14(649.744mil,2997.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-13(352.5mil,2987.953mil) on Top Layer And Pad J2-15(352.5mil,3007.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-14(649.744mil,2997.795mil) on Top Layer And Pad J2-16(649.744mil,3017.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-15(352.5mil,3007.638mil) on Top Layer And Pad J2-17(352.5mil,3027.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-16(649.744mil,3017.48mil) on Top Layer And Pad J2-18(649.744mil,3037.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-17(352.5mil,3027.323mil) on Top Layer And Pad J2-19(352.5mil,3047.008mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-18(649.744mil,3037.165mil) on Top Layer And Pad J2-20(649.744mil,3056.85mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-19(352.5mil,3047.008mil) on Top Layer And Pad J2-21(352.5mil,3066.693mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-2(649.744mil,2800.945mil) on Top Layer And Pad J2-4(649.744mil,2820.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-20(649.744mil,3056.85mil) on Top Layer And Pad J2-22(649.744mil,3076.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-21(352.5mil,3066.693mil) on Top Layer And Pad J2-23(352.5mil,3086.378mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-22(649.744mil,3076.535mil) on Top Layer And Pad J2-24(649.744mil,3096.22mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-23(352.5mil,3086.378mil) on Top Layer And Pad J2-25(352.5mil,3106.063mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-24(649.744mil,3096.22mil) on Top Layer And Pad J2-26(649.744mil,3115.905mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-25(352.5mil,3106.063mil) on Top Layer And Pad J2-27(352.5mil,3125.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-26(649.744mil,3115.905mil) on Top Layer And Pad J2-28(649.744mil,3135.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-27(352.5mil,3125.748mil) on Top Layer And Pad J2-29(352.5mil,3145.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-28(649.744mil,3135.591mil) on Top Layer And Pad J2-30(649.744mil,3155.276mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-29(352.5mil,3145.433mil) on Top Layer And Pad J2-31(352.5mil,3165.118mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-3(352.5mil,2810.787mil) on Top Layer And Pad J2-5(352.5mil,2830.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-30(649.744mil,3155.276mil) on Top Layer And Pad J2-32(649.744mil,3174.961mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-31(352.5mil,3165.118mil) on Top Layer And Pad J2-33(352.5mil,3184.803mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-32(649.744mil,3174.961mil) on Top Layer And Pad J2-34(649.744mil,3194.646mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-33(352.5mil,3184.803mil) on Top Layer And Pad J2-35(352.5mil,3204.488mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-34(649.744mil,3194.646mil) on Top Layer And Pad J2-36(649.744mil,3214.331mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-35(352.5mil,3204.488mil) on Top Layer And Pad J2-37(352.5mil,3224.173mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-36(649.744mil,3214.331mil) on Top Layer And Pad J2-38(649.744mil,3234.016mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-37(352.5mil,3224.173mil) on Top Layer And Pad J2-39(352.5mil,3243.858mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-38(649.744mil,3234.016mil) on Top Layer And Pad J2-40(649.744mil,3253.701mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-39(352.5mil,3243.858mil) on Top Layer And Pad J2-41(352.5mil,3263.543mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-4(649.744mil,2820.63mil) on Top Layer And Pad J2-6(649.744mil,2840.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-40(649.744mil,3253.701mil) on Top Layer And Pad J2-42(649.744mil,3273.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-41(352.5mil,3263.543mil) on Top Layer And Pad J2-43(352.5mil,3283.228mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-42(649.744mil,3273.386mil) on Top Layer And Pad J2-44(649.744mil,3293.071mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-43(352.5mil,3283.228mil) on Top Layer And Pad J2-45(352.5mil,3302.913mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-44(649.744mil,3293.071mil) on Top Layer And Pad J2-46(649.744mil,3312.756mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-45(352.5mil,3302.913mil) on Top Layer And Pad J2-47(352.5mil,3322.598mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-46(649.744mil,3312.756mil) on Top Layer And Pad J2-48(649.744mil,3332.441mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-47(352.5mil,3322.598mil) on Top Layer And Pad J2-49(352.5mil,3342.284mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-48(649.744mil,3332.441mil) on Top Layer And Pad J2-50(649.744mil,3352.126mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-49(352.5mil,3342.284mil) on Top Layer And Pad J2-51(352.5mil,3361.968mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-5(352.5mil,2830.472mil) on Top Layer And Pad J2-7(352.5mil,2850.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-50(649.744mil,3352.126mil) on Top Layer And Pad J2-52(649.744mil,3371.811mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-51(352.5mil,3361.968mil) on Top Layer And Pad J2-53(352.5mil,3381.654mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-52(649.744mil,3371.811mil) on Top Layer And Pad J2-54(649.744mil,3391.496mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-53(352.5mil,3381.654mil) on Top Layer And Pad J2-55(352.5mil,3401.339mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-54(649.744mil,3391.496mil) on Top Layer And Pad J2-56(649.744mil,3411.181mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-55(352.5mil,3401.339mil) on Top Layer And Pad J2-57(352.5mil,3421.024mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-56(649.744mil,3411.181mil) on Top Layer And Pad J2-58(649.744mil,3430.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-57(352.5mil,3421.024mil) on Top Layer And Pad J2-59(352.5mil,3440.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-58(649.744mil,3430.866mil) on Top Layer And Pad J2-60(649.744mil,3450.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-59(352.5mil,3440.709mil) on Top Layer And Pad J2-61(352.5mil,3460.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-60(649.744mil,3450.551mil) on Top Layer And Pad J2-62(649.744mil,3470.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-61(352.5mil,3460.394mil) on Top Layer And Pad J2-63(352.5mil,3480.079mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-62(649.744mil,3470.236mil) on Top Layer And Pad J2-64(649.744mil,3489.921mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-63(352.5mil,3480.079mil) on Top Layer And Pad J2-65(352.5mil,3499.764mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-64(649.744mil,3489.921mil) on Top Layer And Pad J2-66(649.744mil,3509.606mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-65(352.5mil,3499.764mil) on Top Layer And Pad J2-67(352.5mil,3519.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J2-67(352.5mil,3519.449mil) on Top Layer And Pad J2-71(382.028mil,3562.756mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-1(589.862mil,364.173mil) on Multi-Layer And Pad J6-2(688.287mil,364.173mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-2(688.287mil,364.173mil) on Multi-Layer And Pad J6-3(786.713mil,364.173mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-3(786.713mil,364.173mil) on Multi-Layer And Pad J6-4(885.138mil,364.173mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J8-1(5912.5mil,364.173mil) on Multi-Layer And Pad J8-2(6010.925mil,364.173mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad L2-1(4301.161mil,3079.173mil) on Bottom Layer And Pad L2-2(4383.839mil,3079.173mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad Q2-2(704.39mil,1084.173mil) on Bottom Layer And Via (642.5mil,1084.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad Q2-3(704.39mil,1174.724mil) on Bottom Layer And Via (707.5mil,1219.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad Q2-4(940.61mil,1084.173mil) on Bottom Layer And Via (937.5mil,1189.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R101-1(4367.5mil,2128.858mil) on Top Layer And Pad R101-2(4367.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R101-2(4367.5mil,2089.488mil) on Top Layer And Via (4367.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R102-1(4442.5mil,2128.858mil) on Top Layer And Pad R102-2(4442.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R102-2(4442.5mil,2089.488mil) on Top Layer And Via (4442.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R103-1(4517.5mil,2128.858mil) on Top Layer And Pad R103-2(4517.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R103-2(4517.5mil,2089.488mil) on Top Layer And Via (4517.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R104-1(4592.5mil,2128.858mil) on Top Layer And Pad R104-2(4592.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R104-2(4592.5mil,2089.488mil) on Top Layer And Via (4592.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R106-1(4757.5mil,775.787mil) on Top Layer And Via (4762.5mil,829.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R108-2(4757.5mil,775.787mil) on Bottom Layer And Via (4762.5mil,829.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R11-2(3647.5mil,775.787mil) on Bottom Layer And Via (3652.5mil,829.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R114-1(4662.5mil,2128.858mil) on Top Layer And Pad R114-2(4662.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R114-2(4662.5mil,2089.488mil) on Top Layer And Via (4659.98mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R115-1(4742.5mil,2128.858mil) on Top Layer And Pad R115-2(4742.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R115-2(4742.5mil,2089.488mil) on Top Layer And Via (4742.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R116-1(4812.5mil,2128.858mil) on Top Layer And Pad R116-2(4812.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R116-2(4812.5mil,2089.488mil) on Top Layer And Via (4812.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R117-1(4887.5mil,2128.858mil) on Top Layer And Pad R117-2(4887.5mil,2089.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R117-2(4887.5mil,2089.488mil) on Top Layer And Via (4887.5mil,2054.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R128-2(4202.5mil,2163.701mil) on Top Layer And Via (4202.5mil,2204.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Pad R130-1(5082.5mil,2444.646mil) on Top Layer And Via (5122.5mil,2444.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad R130-2(5082.5mil,2503.701mil) on Top Layer And Via (5082.5mil,2539.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-1(3627.5mil,2133.858mil) on Top Layer And Pad R17-2(3627.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R18-1(3682.5mil,2133.858mil) on Top Layer And Pad R18-2(3682.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.846mil < 10mil) Between Pad R18-2(3682.5mil,2094.488mil) on Top Layer And Via (3682.5mil,2056.831mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-1(3737.5mil,2133.858mil) on Top Layer And Pad R19-2(3737.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R20-1(3792.5mil,2133.858mil) on Top Layer And Pad R20-2(3792.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R25-1(5107.815mil,3189.173mil) on Top Layer And Pad R25-2(5147.185mil,3189.173mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R26-1(5107.815mil,3304.173mil) on Top Layer And Pad R26-2(5147.185mil,3304.173mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R31-1(3287.5mil,2413.858mil) on Top Layer And Pad R31-2(3287.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R32-1(3227.5mil,2413.858mil) on Top Layer And Pad R32-2(3227.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R32-2(3227.5mil,2374.488mil) on Top Layer And Via (3227.5mil,2339.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R33-1(3167.5mil,2413.858mil) on Top Layer And Pad R33-2(3167.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R33-2(3167.5mil,2374.488mil) on Top Layer And Via (3167.5mil,2339.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R34-1(3107.5mil,2413.858mil) on Top Layer And Pad R34-2(3107.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R35-1(3042.5mil,2413.858mil) on Top Layer And Pad R35-2(3042.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R36-1(2982.5mil,2413.858mil) on Top Layer And Pad R36-2(2982.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R37-1(2922.5mil,2413.858mil) on Top Layer And Pad R37-2(2922.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R38-1(2862.5mil,2413.858mil) on Top Layer And Pad R38-2(2862.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R39-1(2802.5mil,2413.858mil) on Top Layer And Pad R39-2(2802.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R40-1(2742.5mil,2413.858mil) on Top Layer And Pad R40-2(2742.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-1(3407.5mil,2133.858mil) on Top Layer And Pad R4-2(3407.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R41-1(2682.5mil,2413.858mil) on Top Layer And Pad R41-2(2682.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R42-1(2622.5mil,2413.858mil) on Top Layer And Pad R42-2(2622.5mil,2374.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R44-1(5147.185mil,3074.173mil) on Top Layer And Pad R44-2(5107.815mil,3074.173mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R46-1(2682.5mil,2418.858mil) on Bottom Layer And Pad R46-2(2682.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R49-1(2742.5mil,2418.858mil) on Bottom Layer And Pad R49-2(2742.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R50-1(2802.5mil,2418.858mil) on Bottom Layer And Pad R50-2(2802.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-1(3462.5mil,2133.858mil) on Top Layer And Pad R5-2(3462.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R51-1(2862.5mil,2418.858mil) on Bottom Layer And Pad R51-2(2862.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R52-1(2922.5mil,2418.858mil) on Bottom Layer And Pad R52-2(2922.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R53-1(2982.5mil,2418.858mil) on Bottom Layer And Pad R53-2(2982.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R54-1(3042.5mil,2418.858mil) on Bottom Layer And Pad R54-2(3042.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R55-1(3107.5mil,2418.858mil) on Bottom Layer And Pad R55-2(3107.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R56-1(3287.5mil,2418.858mil) on Bottom Layer And Pad R56-2(3287.5mil,2379.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-1(3517.5mil,2133.858mil) on Top Layer And Pad R6-2(3517.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R7-1(3572.5mil,2133.858mil) on Top Layer And Pad R7-2(3572.5mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R76-1(1252.5mil,1339.646mil) on Top Layer And Via (1252.5mil,1299.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Pad R77-1(1752.973mil,1539.173mil) on Bottom Layer And Via (1752.5mil,1584.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R82-1(1712.5mil,1339.646mil) on Top Layer And Via (1712.5mil,1299.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R88-1(2167.5mil,1339.646mil) on Top Layer And Via (2167.5mil,1299.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R9-1(3647.5mil,775.787mil) on Top Layer And Via (3652.5mil,829.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Pad R91-2(322.972mil,1619.173mil) on Bottom Layer And Via (322.5mil,1579.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R92-2(172.5mil,1289.646mil) on Bottom Layer And Via (172.5mil,1249.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad R94-1(247.5mil,1348.701mil) on Bottom Layer And Via (247.5mil,1384.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad S1-7(1767.5mil,825.197mil) on Top Layer And Via (1767.5mil,774.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-1(1752.5mil,542.244mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-2(1789.902mil,542.244mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-3(1827.303mil,542.244mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-4(1827.303mil,659.173mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-5(1789.902mil,659.173mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-6(1752.5mil,659.173mil) on Top Layer And Pad U10-7(1789.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.349mil < 10mil) Between Pad U1-1(915.059mil,1319.173mil) on Bottom Layer And Via (852.5mil,1299.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.349mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U11-3(1357.5mil,1663.819mil) on Bottom Layer And Via (1357.5mil,1599.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-1(1907.697mil,542.244mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-2(1945.098mil,542.244mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-3(1982.5mil,542.244mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-4(1982.5mil,659.173mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-5(1945.098mil,659.173mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-6(1907.697mil,659.173mil) on Top Layer And Pad U12-7(1945.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U1-3(915.059mil,1419.173mil) on Bottom Layer And Via (857.5mil,1419.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U13-3(1825.059mil,1419.173mil) on Bottom Layer And Via (1767.5mil,1419.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-5(2019.941mil,1469.173mil) on Bottom Layer And Via (2082.5mil,1469.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-6(2019.941mil,1419.173mil) on Bottom Layer And Via (2082.5mil,1419.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-7(2019.941mil,1369.173mil) on Bottom Layer And Via (2082.5mil,1369.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-8(2019.941mil,1319.173mil) on Bottom Layer And Via (2022.5mil,1284.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U14-2(1812.5mil,1663.819mil) on Top Layer And Via (1812.5mil,1599.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-5(1109.941mil,1469.173mil) on Bottom Layer And Via (1172.5mil,1469.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-1(1642.303mil,542.244mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-2(1604.902mil,542.244mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-3(1567.5mil,542.244mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-4(1567.5mil,659.173mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-5(1604.902mil,659.173mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-6(1642.303mil,659.173mil) on Bottom Layer And Pad U16-7(1604.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-7(1109.941mil,1369.173mil) on Bottom Layer And Via (1172.5mil,1369.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U17-3(1812.5mil,1663.819mil) on Bottom Layer And Via (1812.5mil,1599.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-8(1109.941mil,1319.173mil) on Bottom Layer And Via (1112.5mil,1284.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-1(1802.303mil,542.244mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-2(1764.902mil,542.244mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-3(1727.5mil,542.244mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-4(1727.5mil,659.173mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-5(1764.902mil,659.173mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-6(1802.303mil,659.173mil) on Bottom Layer And Pad U18-7(1764.902mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.575mil < 10mil) Between Pad U19-2(2280.059mil,1364.173mil) on Bottom Layer And Via (2219.705mil,1364.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-3(2280.059mil,1414.173mil) on Bottom Layer And Via (2217.5mil,1414.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-6(2474.941mil,1414.173mil) on Bottom Layer And Via (2537.5mil,1414.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-7(2474.941mil,1364.173mil) on Bottom Layer And Via (2537.5mil,1364.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-8(2474.941mil,1314.173mil) on Bottom Layer And Via (2477.5mil,1279.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U20-2(2267.5mil,1663.819mil) on Top Layer And Via (2267.5mil,1599.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-1(1964.902mil,542.244mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-2(1927.5mil,542.244mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-3(1890.098mil,542.244mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-4(1890.098mil,659.173mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-5(1927.5mil,659.173mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-6(1964.902mil,659.173mil) on Bottom Layer And Pad U22-7(1927.5mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U23-3(2267.5mil,1663.819mil) on Bottom Layer And Via (2267.5mil,1599.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-1(2122.5mil,542.244mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-2(2085.098mil,542.244mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-3(2047.697mil,542.244mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-4(2047.697mil,659.173mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-5(2085.098mil,659.173mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-6(2122.5mil,659.173mil) on Bottom Layer And Pad U24-7(2085.098mil,600.709mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.938mil < 10mil) Between Pad U25-11(322.5mil,1731.89mil) on Top Layer And Via (322.5mil,1669.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U26-5(322.5mil,1161.173mil) on Top Layer And Via (322.5mil,1224.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U29-1(4151.634mil,3021.575mil) on Bottom Layer And Pad U29-2(4151.634mil,2984.173mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U29-2(4151.634mil,2984.173mil) on Bottom Layer And Pad U29-3(4151.634mil,2946.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-1(1432.697mil,542.244mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-2(1470.098mil,542.244mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-3(1507.5mil,542.244mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-4(1507.5mil,659.173mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-5(1470.098mil,659.173mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-6(1432.697mil,659.173mil) on Top Layer And Pad U4-7(1470.098mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-1(1592.5mil,542.244mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-2(1629.902mil,542.244mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-3(1667.303mil,542.244mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-4(1667.303mil,659.173mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-5(1629.902mil,659.173mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-6(1592.5mil,659.173mil) on Top Layer And Pad U6-7(1629.902mil,600.709mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U7-3(1365.059mil,1419.173mil) on Bottom Layer And Via (1307.5mil,1419.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U7-5(1559.941mil,1469.173mil) on Bottom Layer And Via (1617.5mil,1469.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-6(1559.941mil,1419.173mil) on Bottom Layer And Via (1622.5mil,1419.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-7(1559.941mil,1369.173mil) on Bottom Layer And Via (1622.5mil,1369.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-8(1559.941mil,1319.173mil) on Bottom Layer And Via (1562.5mil,1284.173mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U8-2(1357.5mil,1663.819mil) on Top Layer And Via (1357.5mil,1599.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
Rule Violations :268

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.142mil < 10mil) Between Arc (1617.303mil,790.118mil) on Top Overlay And Pad S1-1(1617.5mil,825.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Arc (1617.303mil,790.118mil) on Top Overlay And Pad S1-1(1617.5mil,825.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C1-1(3392.5mil,1497.323mil) on Top Layer And Text "C1" (3347.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.847mil < 10mil) Between Pad C12-1(2922.5mil,2326.516mil) on Bottom Layer And Text "C12" (2937.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C13-1(2982.5mil,2324.173mil) on Bottom Layer And Text "C13" (3007.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C14-1(3042.5mil,2323.858mil) on Bottom Layer And Text "C14" (3062.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C15-1(2607.5mil,1127.323mil) on Top Layer And Text "C15" (2557.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C16-1(3107.5mil,2324.173mil) on Bottom Layer And Text "C16" (3132.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C17-1(2792.5mil,1127.323mil) on Top Layer And Text "C17" (2747.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C18-1(2977.5mil,1127.323mil) on Top Layer And Text "C18" (2932.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C19-1(3162.5mil,1127.323mil) on Top Layer And Text "C19" (3117.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C20-2(2607.5mil,1127.323mil) on Bottom Layer And Text "C20" (2652.5mil,1159.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C2-1(3532.5mil,1497.323mil) on Top Layer And Text "C2" (3487.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C21-2(2682.5mil,2323.858mil) on Bottom Layer And Text "C21" (2707.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Pad C2-2(3532.5mil,1391.024mil) on Top Layer And Text "D3" (3578.5mil,1321.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C22-2(2792.5mil,1127.323mil) on Bottom Layer And Text "C22" (2837.5mil,1159.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C23-2(2742.5mil,2324.173mil) on Bottom Layer And Text "C23" (2767.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C24-2(2977.5mil,1127.323mil) on Bottom Layer And Text "C24" (3022.5mil,1159.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C25-2(2802.5mil,2323.858mil) on Bottom Layer And Text "C25" (2827.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C26-2(3162.5mil,1127.323mil) on Bottom Layer And Text "C26" (3212.5mil,1159.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C27-2(2862.5mil,2323.858mil) on Bottom Layer And Text "C27" (2887.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C3-1(3672.5mil,1497.323mil) on Top Layer And Text "C3" (3627.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.671mil < 10mil) Between Pad C31-1(3344.918mil,1781.756mil) on Bottom Layer And Text "C31" (3354.216mil,1836.097mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C3-2(3672.5mil,1391.024mil) on Top Layer And Text "D3" (3578.5mil,1321.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C35-1(1012.5mil,1447.323mil) on Top Layer And Text "C35" (962.5mil,1479.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C36-2(792.5mil,1477.323mil) on Bottom Layer And Text "C36" (837.5mil,1509.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C37-1(1462.5mil,1447.323mil) on Top Layer And Text "C37" (1417.5mil,1479.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C38-2(1242.5mil,1472.323mil) on Bottom Layer And Text "C38" (1287.5mil,1504.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C39-1(1922.5mil,1447.323mil) on Top Layer And Text "C39" (1877.5mil,1479.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C40-2(1702.5mil,1472.323mil) on Bottom Layer And Text "C40" (1747.5mil,1504.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C4-1(3812.5mil,1497.323mil) on Top Layer And Text "C4" (3767.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C41-1(2377.5mil,1442.323mil) on Top Layer And Text "C41" (2332.5mil,1474.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.668mil < 10mil) Between Pad C43-1(87.5mil,1267.323mil) on Top Layer And Text "C43" (42.5mil,1299.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C44-2(572.5mil,2177.323mil) on Top Layer And Text "C44" (532.5mil,2209.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C45-1(87.5mil,1267.323mil) on Bottom Layer And Text "C45" (132.5mil,1299.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C46-2(352.5mil,1402.323mil) on Bottom Layer And Text "C46" (397.5mil,1434.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.197mil < 10mil) Between Pad C47-1(177.5mil,1597.323mil) on Bottom Layer And Text "C47" (202.5mil,1629.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C48-2(457.5mil,1402.323mil) on Bottom Layer And Text "C48" (502.5mil,1434.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.228mil < 10mil) Between Pad C49-1(494.35mil,804.173mil) on Top Layer And Text "C49" (467.5mil,864.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.228mil < 10mil) Between Pad C50-1(784.35mil,1064.173mil) on Top Layer And Text "C50" (757.5mil,1124.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C5-1(3952.5mil,1497.323mil) on Top Layer And Text "C5" (3907.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C52-1(4652.5mil,1497.323mil) on Top Layer And Text "C52" (4602.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C53-1(4792.5mil,1497.323mil) on Top Layer And Text "C53" (4742.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C53-2(4792.5mil,1391.024mil) on Top Layer And Text "D32" (4718.5mil,1321.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C54-1(4932.5mil,1497.323mil) on Top Layer And Text "C54" (4882.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C55-1(5072.5mil,1497.323mil) on Top Layer And Text "C55" (5027.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C55-2(5072.5mil,1391.024mil) on Top Layer And Text "D31" (5003.5mil,1321.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C56-1(5212.5mil,1497.323mil) on Top Layer And Text "C56" (5167.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C57-1(5352.5mil,1497.323mil) on Top Layer And Text "C57" (5302.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C57-2(5352.5mil,1391.024mil) on Top Layer And Text "D30" (5288.5mil,1321.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C58-1(5492.5mil,1497.323mil) on Top Layer And Text "C58" (5442.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C59-1(6137.5mil,807.323mil) on Top Layer And Text "C59" (6092.5mil,839.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.186mil < 10mil) Between Pad C60-2(6419.35mil,2884.173mil) on Top Layer And Text "C60" (6392.5mil,2839.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad C6-1(4092.5mil,1497.323mil) on Top Layer And Text "C6" (4047.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.801mil < 10mil) Between Pad C61-1(5954.35mil,944.173mil) on Top Layer And Text "C61" (5927.5mil,899.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.801mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Pad C62-1(5964.35mil,959.173mil) on Bottom Layer And Text "C62" (6022.5mil,1019.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad C63-1(5964.35mil,1119.173mil) on Bottom Layer And Text "C63" (6032.5mil,1179.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C64-1(5964.35mil,1279.173mil) on Bottom Layer And Text "C64" (6037.5mil,1334.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C65-2(5627.5mil,632.323mil) on Top Layer And Text "C65" (5577.5mil,664.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C66-2(4612.5mil,2427.323mil) on Bottom Layer And Text "C66" (4667.5mil,2459.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C67-2(4452.5mil,2427.323mil) on Bottom Layer And Text "C67" (4507.5mil,2459.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C68-2(4282.5mil,2427.323mil) on Bottom Layer And Text "C68" (4337.5mil,2459.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C69-2(2047.5mil,3297.323mil) on Bottom Layer And Text "C69" (2102.5mil,3329.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C70-2(2242.5mil,3297.323mil) on Bottom Layer And Text "C70" (2297.5mil,3329.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C7-1(4232.5mil,1497.323mil) on Top Layer And Text "C7" (4187.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C71-2(2447.5mil,3297.323mil) on Bottom Layer And Text "C71" (2502.5mil,3329.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C72-2(5814.35mil,594.173mil) on Bottom Layer And Text "C72" (5782.5mil,639.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C8-1(4372.5mil,1497.323mil) on Top Layer And Text "C8" (4327.5mil,1529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-1(324.114mil,804.173mil) on Bottom Layer And Track (133.248mil,751.614mil)(341.752mil,751.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-1(324.114mil,804.173mil) on Bottom Layer And Track (133.248mil,856.732mil)(366.437mil,856.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-2(150.886mil,804.173mil) on Bottom Layer And Track (133.248mil,751.614mil)(341.752mil,751.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-2(150.886mil,804.173mil) on Bottom Layer And Track (133.248mil,856.732mil)(366.437mil,856.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-1(150.886mil,804.173mil) on Top Layer And Track (108.563mil,856.732mil)(341.752mil,856.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-1(150.886mil,804.173mil) on Top Layer And Track (133.248mil,751.614mil)(341.752mil,751.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-2(324.114mil,804.173mil) on Top Layer And Track (108.563mil,856.732mil)(341.752mil,856.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-2(324.114mil,804.173mil) on Top Layer And Track (133.248mil,751.614mil)(341.752mil,751.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Pad D22-1(319.114mil,614.173mil) on Top Layer And Track (128.248mil,561.614mil)(361.437mil,561.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-1(319.114mil,614.173mil) on Top Layer And Track (128.248mil,666.732mil)(336.752mil,666.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-2(145.886mil,614.173mil) on Top Layer And Track (128.248mil,561.614mil)(361.437mil,561.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-2(145.886mil,614.173mil) on Top Layer And Track (128.248mil,666.732mil)(336.752mil,666.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-1(145.886mil,614.173mil) on Bottom Layer And Track (103.563mil,561.614mil)(336.752mil,561.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-1(145.886mil,614.173mil) on Bottom Layer And Track (128.248mil,666.732mil)(336.752mil,666.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-2(319.114mil,614.173mil) on Bottom Layer And Track (103.563mil,561.614mil)(336.752mil,561.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-2(319.114mil,614.173mil) on Bottom Layer And Track (128.248mil,666.732mil)(336.752mil,666.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-1(699.114mil,594.173mil) on Bottom Layer And Track (508.248mil,541.614mil)(716.752mil,541.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-1(699.114mil,594.173mil) on Bottom Layer And Track (508.248mil,646.732mil)(741.437mil,646.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-2(525.886mil,594.173mil) on Bottom Layer And Track (508.248mil,541.614mil)(716.752mil,541.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-2(525.886mil,594.173mil) on Bottom Layer And Track (508.248mil,646.732mil)(741.437mil,646.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-1(525.886mil,594.173mil) on Top Layer And Track (483.563mil,646.732mil)(716.752mil,646.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-1(525.886mil,594.173mil) on Top Layer And Track (508.248mil,541.614mil)(716.752mil,541.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-2(699.114mil,594.173mil) on Top Layer And Track (483.563mil,646.732mil)(716.752mil,646.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-2(699.114mil,594.173mil) on Top Layer And Track (508.248mil,541.614mil)(716.752mil,541.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Pad D27-1(1074.114mil,579.173mil) on Top Layer And Track (883.248mil,526.614mil)(1116.437mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-1(1074.114mil,579.173mil) on Top Layer And Track (883.248mil,631.732mil)(1091.752mil,631.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-2(900.886mil,579.173mil) on Top Layer And Track (883.248mil,526.614mil)(1116.437mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-2(900.886mil,579.173mil) on Top Layer And Track (883.248mil,631.732mil)(1091.752mil,631.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-1(900.886mil,579.173mil) on Bottom Layer And Track (858.563mil,526.614mil)(1091.752mil,526.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-1(900.886mil,579.173mil) on Bottom Layer And Track (883.248mil,631.732mil)(1091.752mil,631.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-2(1074.114mil,579.173mil) on Bottom Layer And Track (858.563mil,526.614mil)(1091.752mil,526.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-2(1074.114mil,579.173mil) on Bottom Layer And Track (883.248mil,631.732mil)(1091.752mil,631.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-1(4299.823mil,3234.173mil) on Bottom Layer And Track (4270.295mil,3184.961mil)(4457.303mil,3184.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-1(4299.823mil,3234.173mil) on Bottom Layer And Track (4307.697mil,3283.386mil)(4457.303mil,3283.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-2(4465.177mil,3234.173mil) on Bottom Layer And Track (4270.295mil,3184.961mil)(4457.303mil,3184.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-2(4465.177mil,3234.173mil) on Bottom Layer And Track (4307.697mil,3283.386mil)(4457.303mil,3283.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D40-1(6563.13mil,2376.575mil) on Top Layer And Track (6538.524mil,2398.228mil)(6587.736mil,2398.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-1(6563.13mil,2376.575mil) on Top Layer And Track (6601.516mil,2282.087mil)(6601.516mil,2396.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-2(6563.13mil,2301.772mil) on Top Layer And Track (6601.516mil,2282.087mil)(6601.516mil,2396.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-3(6641.87mil,2339.173mil) on Top Layer And Track (6603.484mil,2282.087mil)(6603.484mil,2396.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.337mil < 10mil) Between Pad Free-17(3187.5mil,1829.173mil) on Multi-Layer And Text "D10" (3247.5mil,1759.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(3469.98mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(3469.98mil,1722.953mil) on Top Layer And Track (3447.657mil,1693.504mil)(3447.657mil,1752.363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-10(3695.02mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-11(3695.02mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-12(3669.98mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-13(3645.02mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-14(3619.98mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-15(3595.02mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-16(3569.98mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-17(3545.02mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-18(3519.98mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-19(3495.02mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-2(3495.02mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-20(3469.98mil,1935.709mil) on Top Layer And Track (3412.028mil,1892.52mil)(3752.972mil,1892.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-3(3519.98mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-4(3545.02mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-5(3569.98mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-6(3595.02mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-7(3619.98mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-8(3645.02mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-9(3669.98mil,1722.953mil) on Top Layer And Track (3412.028mil,1766.142mil)(3752.972mil,1766.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-1(3144.862mil,2089.173mil) on Top Layer And Track (3167.5mil,2049.803mil)(3167.5mil,2128.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-1(622.5mil,1530.945mil) on Top Layer And Track (451.043mil,1487.165mil)(643.957mil,1487.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(622.5mil,1530.945mil) on Top Layer And Track (649.075mil,1500.945mil)(649.075mil,1560.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-2(572.5mil,1530.945mil) on Top Layer And Track (451.043mil,1487.165mil)(643.957mil,1487.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-3(522.5mil,1530.945mil) on Top Layer And Track (451.043mil,1487.165mil)(643.957mil,1487.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-4(472.5mil,1530.945mil) on Top Layer And Track (451.043mil,1487.165mil)(643.957mil,1487.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-5(472.5mil,1317.401mil) on Top Layer And Track (451.043mil,1361.181mil)(643.957mil,1361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-6(522.5mil,1317.401mil) on Top Layer And Track (451.043mil,1361.181mil)(643.957mil,1361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-7(572.5mil,1317.401mil) on Top Layer And Track (451.043mil,1361.181mil)(643.957mil,1361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-8(622.5mil,1317.401mil) on Top Layer And Track (451.043mil,1361.181mil)(643.957mil,1361.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-1(322.5mil,1525.945mil) on Top Layer And Track (151.043mil,1482.165mil)(343.957mil,1482.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC4-1(322.5mil,1525.945mil) on Top Layer And Track (349.075mil,1495.945mil)(349.075mil,1555.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-2(272.5mil,1525.945mil) on Top Layer And Track (151.043mil,1482.165mil)(343.957mil,1482.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-3(222.5mil,1525.945mil) on Top Layer And Track (151.043mil,1482.165mil)(343.957mil,1482.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-4(172.5mil,1525.945mil) on Top Layer And Track (151.043mil,1482.165mil)(343.957mil,1482.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-5(172.5mil,1312.401mil) on Top Layer And Track (151.043mil,1356.181mil)(343.957mil,1356.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-6(222.5mil,1312.401mil) on Top Layer And Track (151.043mil,1356.181mil)(343.957mil,1356.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-7(272.5mil,1312.401mil) on Top Layer And Track (151.043mil,1356.181mil)(343.957mil,1356.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-8(322.5mil,1312.401mil) on Top Layer And Track (151.043mil,1356.181mil)(343.957mil,1356.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-1(4509.98mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-1(4509.98mil,1722.795mil) on Top Layer And Track (4487.658mil,1693.346mil)(4487.658mil,1752.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-10(4735.02mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-11(4735.02mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-12(4709.98mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-13(4685.02mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-14(4659.98mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-15(4635.02mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-16(4609.98mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-17(4585.02mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-18(4559.98mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-19(4535.02mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-2(4535.02mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-20(4509.98mil,1935.551mil) on Top Layer And Track (4452.028mil,1892.362mil)(4792.972mil,1892.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-3(4559.98mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-4(4585.02mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-5(4609.98mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-6(4635.02mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-7(4659.98mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-8(4685.02mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-9(4709.98mil,1722.795mil) on Top Layer And Track (4452.028mil,1765.984mil)(4792.972mil,1765.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC6-1(5740.886mil,808.543mil) on Top Layer And Track (5713.327mil,828.228mil)(5768.445mil,828.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC7-1(6145.728mil,2579.173mil) on Top Layer And Track (6115.689mil,2605.748mil)(6175.728mil,2605.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-1(6145.728mil,2579.173mil) on Top Layer And Track (6189.508mil,2407.716mil)(6189.508mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-2(6145.728mil,2529.173mil) on Top Layer And Track (6189.508mil,2407.716mil)(6189.508mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-3(6145.728mil,2479.173mil) on Top Layer And Track (6189.508mil,2407.716mil)(6189.508mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-4(6145.728mil,2429.173mil) on Top Layer And Track (6189.508mil,2407.716mil)(6189.508mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-5(6359.272mil,2429.173mil) on Top Layer And Track (6315.492mil,2407.716mil)(6315.492mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-6(6359.272mil,2479.173mil) on Top Layer And Track (6315.492mil,2407.716mil)(6315.492mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-7(6359.272mil,2529.173mil) on Top Layer And Track (6315.492mil,2407.716mil)(6315.492mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-8(6359.272mil,2579.173mil) on Top Layer And Track (6315.492mil,2407.716mil)(6315.492mil,2600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad J2-7(352.5mil,2850.157mil) on Top Layer And Track (353.484mil,2865.905mil)(353.484mil,2932.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad J2-9(352.5mil,2948.583mil) on Top Layer And Track (353.484mil,2865.905mil)(353.484mil,2932.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-1(589.862mil,364.173mil) on Multi-Layer And Track (619.98mil,407.48mil)(663.287mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-2(688.287mil,364.173mil) on Multi-Layer And Track (619.98mil,407.48mil)(663.287mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.263mil < 10mil) Between Pad J6-2(688.287mil,364.173mil) on Multi-Layer And Track (663.287mil,407.48mil)(663.287mil,407.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-2(688.287mil,364.173mil) on Multi-Layer And Track (718.405mil,407.48mil)(761.713mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-3(786.713mil,364.173mil) on Multi-Layer And Track (718.405mil,407.48mil)(761.713mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-3(786.713mil,364.173mil) on Multi-Layer And Track (816.831mil,407.48mil)(860.138mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-4(885.138mil,364.173mil) on Multi-Layer And Track (816.831mil,407.48mil)(860.138mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J7-1(6372.5mil,957.598mil) on Multi-Layer And Track (6325.256mil,674.134mil)(6325.256mil,957.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.116mil < 10mil) Between Pad J7-2(6372.5mil,859.173mil) on Multi-Layer And Track (6325.256mil,674.134mil)(6325.256mil,957.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.116mil < 10mil) Between Pad J7-3(6372.5mil,760.748mil) on Multi-Layer And Track (6325.256mil,674.134mil)(6325.256mil,957.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J8-1(5912.5mil,364.173mil) on Multi-Layer And Track (5625.098mil,407.48mil)(5888.878mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J8-1(5912.5mil,364.173mil) on Multi-Layer And Track (5942.618mil,407.48mil)(5985.925mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J8-2(6010.925mil,364.173mil) on Multi-Layer And Track (5942.618mil,407.48mil)(5985.925mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.747mil < 10mil) Between Pad J8-2(6010.925mil,364.173mil) on Multi-Layer And Track (6042.421mil,407.48mil)(6298.327mil,407.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-1(5913.76mil,1159.173mil) on Top Layer And Track (5876.126mil,1030.547mil)(6108.874mil,1030.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-1(5913.76mil,1159.173mil) on Top Layer And Track (5876.126mil,1287.799mil)(6108.874mil,1287.799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.12mil < 10mil) Between Pad L1-2(6071.634mil,1159.173mil) on Top Layer And Track (5876.126mil,1030.547mil)(6108.874mil,1030.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-2(6071.634mil,1159.173mil) on Top Layer And Track (5876.126mil,1287.799mil)(6108.874mil,1287.799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(4301.161mil,3079.173mil) on Bottom Layer And Track (4292.303mil,3036.85mil)(4392.697mil,3036.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(4301.161mil,3079.173mil) on Bottom Layer And Track (4292.303mil,3121.496mil)(4392.697mil,3121.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(4383.839mil,3079.173mil) on Bottom Layer And Track (4292.303mil,3036.85mil)(4392.697mil,3036.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(4383.839mil,3079.173mil) on Bottom Layer And Track (4292.303mil,3121.496mil)(4392.697mil,3121.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-1(6504.902mil,3304.173mil) on Top Layer And Track (6430.098mil,3262.835mil)(6536.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-1(6504.902mil,3304.173mil) on Top Layer And Track (6430.098mil,3345.512mil)(6536.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED10-1(6504.902mil,3304.173mil) on Top Layer And Track (6536.398mil,3262.835mil)(6536.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-2(6430.098mil,3304.173mil) on Top Layer And Track (6430.098mil,3262.835mil)(6536.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-2(6430.098mil,3304.173mil) on Top Layer And Track (6430.098mil,3345.512mil)(6536.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-1(5629.902mil,3879.173mil) on Top Layer And Track (5555.098mil,3837.835mil)(5661.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-1(5629.902mil,3879.173mil) on Top Layer And Track (5555.098mil,3920.512mil)(5661.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED1-1(5629.902mil,3879.173mil) on Top Layer And Track (5661.398mil,3837.835mil)(5661.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-1(6504.902mil,3189.173mil) on Top Layer And Track (6430.098mil,3147.835mil)(6536.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-1(6504.902mil,3189.173mil) on Top Layer And Track (6430.098mil,3230.512mil)(6536.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED11-1(6504.902mil,3189.173mil) on Top Layer And Track (6536.398mil,3147.835mil)(6536.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-2(6430.098mil,3189.173mil) on Top Layer And Track (6430.098mil,3147.835mil)(6536.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-2(6430.098mil,3189.173mil) on Top Layer And Track (6430.098mil,3230.512mil)(6536.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-2(5555.098mil,3879.173mil) on Top Layer And Track (5555.098mil,3837.835mil)(5661.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-2(5555.098mil,3879.173mil) on Top Layer And Track (5555.098mil,3920.512mil)(5661.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-1(6504.902mil,3074.173mil) on Top Layer And Track (6430.098mil,3032.835mil)(6536.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-1(6504.902mil,3074.173mil) on Top Layer And Track (6430.098mil,3115.512mil)(6536.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED12-1(6504.902mil,3074.173mil) on Top Layer And Track (6536.398mil,3032.835mil)(6536.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-2(6430.098mil,3074.173mil) on Top Layer And Track (6430.098mil,3032.835mil)(6536.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-2(6430.098mil,3074.173mil) on Top Layer And Track (6430.098mil,3115.512mil)(6536.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-1(5279.902mil,3189.173mil) on Top Layer And Track (5205.098mil,3147.835mil)(5311.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-1(5279.902mil,3189.173mil) on Top Layer And Track (5205.098mil,3230.512mil)(5311.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED13-1(5279.902mil,3189.173mil) on Top Layer And Track (5311.398mil,3147.835mil)(5311.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-2(5205.098mil,3189.173mil) on Top Layer And Track (5205.098mil,3147.835mil)(5311.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-2(5205.098mil,3189.173mil) on Top Layer And Track (5205.098mil,3230.512mil)(5311.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-1(5279.902mil,3304.173mil) on Top Layer And Track (5205.098mil,3262.835mil)(5311.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-1(5279.902mil,3304.173mil) on Top Layer And Track (5205.098mil,3345.512mil)(5311.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED14-1(5279.902mil,3304.173mil) on Top Layer And Track (5311.398mil,3262.835mil)(5311.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-2(5205.098mil,3304.173mil) on Top Layer And Track (5205.098mil,3262.835mil)(5311.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-2(5205.098mil,3304.173mil) on Top Layer And Track (5205.098mil,3345.512mil)(5311.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-1(5279.902mil,3074.173mil) on Top Layer And Track (5205.098mil,3032.835mil)(5311.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-1(5279.902mil,3074.173mil) on Top Layer And Track (5205.098mil,3115.512mil)(5311.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED15-1(5279.902mil,3074.173mil) on Top Layer And Track (5311.398mil,3032.835mil)(5311.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-2(5205.098mil,3074.173mil) on Top Layer And Track (5205.098mil,3032.835mil)(5311.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-2(5205.098mil,3074.173mil) on Top Layer And Track (5205.098mil,3115.512mil)(5311.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-1(6504.902mil,3879.173mil) on Top Layer And Track (6430.098mil,3837.835mil)(6536.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-1(6504.902mil,3879.173mil) on Top Layer And Track (6430.098mil,3920.512mil)(6536.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED16-1(6504.902mil,3879.173mil) on Top Layer And Track (6536.398mil,3837.835mil)(6536.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-2(6430.098mil,3879.173mil) on Top Layer And Track (6430.098mil,3837.835mil)(6536.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-2(6430.098mil,3879.173mil) on Top Layer And Track (6430.098mil,3920.512mil)(6536.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-1(6504.902mil,3764.173mil) on Top Layer And Track (6430.098mil,3722.835mil)(6536.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-1(6504.902mil,3764.173mil) on Top Layer And Track (6430.098mil,3805.512mil)(6536.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED17-1(6504.902mil,3764.173mil) on Top Layer And Track (6536.398mil,3722.835mil)(6536.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-2(6430.098mil,3764.173mil) on Top Layer And Track (6430.098mil,3722.835mil)(6536.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-2(6430.098mil,3764.173mil) on Top Layer And Track (6430.098mil,3805.512mil)(6536.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-1(6504.902mil,3649.173mil) on Top Layer And Track (6430.098mil,3607.835mil)(6536.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-1(6504.902mil,3649.173mil) on Top Layer And Track (6430.098mil,3690.512mil)(6536.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED18-1(6504.902mil,3649.173mil) on Top Layer And Track (6536.398mil,3607.835mil)(6536.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-2(6430.098mil,3649.173mil) on Top Layer And Track (6430.098mil,3607.835mil)(6536.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-2(6430.098mil,3649.173mil) on Top Layer And Track (6430.098mil,3690.512mil)(6536.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-1(6504.902mil,3534.173mil) on Top Layer And Track (6430.098mil,3492.835mil)(6536.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-1(6504.902mil,3534.173mil) on Top Layer And Track (6430.098mil,3575.512mil)(6536.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED19-1(6504.902mil,3534.173mil) on Top Layer And Track (6536.398mil,3492.835mil)(6536.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-2(6430.098mil,3534.173mil) on Top Layer And Track (6430.098mil,3492.835mil)(6536.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-2(6430.098mil,3534.173mil) on Top Layer And Track (6430.098mil,3575.512mil)(6536.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-1(5864.902mil,3879.173mil) on Top Layer And Track (5790.098mil,3837.835mil)(5896.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-1(5864.902mil,3879.173mil) on Top Layer And Track (5790.098mil,3920.512mil)(5896.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED20-1(5864.902mil,3879.173mil) on Top Layer And Track (5896.398mil,3837.835mil)(5896.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-2(5790.098mil,3879.173mil) on Top Layer And Track (5790.098mil,3837.835mil)(5896.398mil,3837.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-2(5790.098mil,3879.173mil) on Top Layer And Track (5790.098mil,3920.512mil)(5896.398mil,3920.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-1(5629.902mil,3764.173mil) on Top Layer And Track (5555.098mil,3722.835mil)(5661.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-1(5629.902mil,3764.173mil) on Top Layer And Track (5555.098mil,3805.512mil)(5661.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED2-1(5629.902mil,3764.173mil) on Top Layer And Track (5661.398mil,3722.835mil)(5661.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-1(5864.902mil,3764.173mil) on Top Layer And Track (5790.098mil,3722.835mil)(5896.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-1(5864.902mil,3764.173mil) on Top Layer And Track (5790.098mil,3805.512mil)(5896.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED21-1(5864.902mil,3764.173mil) on Top Layer And Track (5896.398mil,3722.835mil)(5896.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-2(5790.098mil,3764.173mil) on Top Layer And Track (5790.098mil,3722.835mil)(5896.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-2(5790.098mil,3764.173mil) on Top Layer And Track (5790.098mil,3805.512mil)(5896.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-2(5555.098mil,3764.173mil) on Top Layer And Track (5555.098mil,3722.835mil)(5661.398mil,3722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-2(5555.098mil,3764.173mil) on Top Layer And Track (5555.098mil,3805.512mil)(5661.398mil,3805.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-1(5864.902mil,3649.173mil) on Top Layer And Track (5790.098mil,3607.835mil)(5896.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-1(5864.902mil,3649.173mil) on Top Layer And Track (5790.098mil,3690.512mil)(5896.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED22-1(5864.902mil,3649.173mil) on Top Layer And Track (5896.398mil,3607.835mil)(5896.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-2(5790.098mil,3649.173mil) on Top Layer And Track (5790.098mil,3607.835mil)(5896.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-2(5790.098mil,3649.173mil) on Top Layer And Track (5790.098mil,3690.512mil)(5896.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-1(5864.902mil,3534.173mil) on Top Layer And Track (5790.098mil,3492.835mil)(5896.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-1(5864.902mil,3534.173mil) on Top Layer And Track (5790.098mil,3575.512mil)(5896.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED23-1(5864.902mil,3534.173mil) on Top Layer And Track (5896.398mil,3492.835mil)(5896.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-2(5790.098mil,3534.173mil) on Top Layer And Track (5790.098mil,3492.835mil)(5896.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-2(5790.098mil,3534.173mil) on Top Layer And Track (5790.098mil,3575.512mil)(5896.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-1(5864.902mil,3419.173mil) on Top Layer And Track (5790.098mil,3377.835mil)(5896.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-1(5864.902mil,3419.173mil) on Top Layer And Track (5790.098mil,3460.512mil)(5896.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED24-1(5864.902mil,3419.173mil) on Top Layer And Track (5896.398mil,3377.835mil)(5896.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-2(5790.098mil,3419.173mil) on Top Layer And Track (5790.098mil,3377.835mil)(5896.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-2(5790.098mil,3419.173mil) on Top Layer And Track (5790.098mil,3460.512mil)(5896.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-1(5864.902mil,3304.173mil) on Top Layer And Track (5790.098mil,3262.835mil)(5896.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-1(5864.902mil,3304.173mil) on Top Layer And Track (5790.098mil,3345.512mil)(5896.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED25-1(5864.902mil,3304.173mil) on Top Layer And Track (5896.398mil,3262.835mil)(5896.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-2(5790.098mil,3304.173mil) on Top Layer And Track (5790.098mil,3262.835mil)(5896.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-2(5790.098mil,3304.173mil) on Top Layer And Track (5790.098mil,3345.512mil)(5896.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-1(5864.902mil,3189.173mil) on Top Layer And Track (5790.098mil,3147.835mil)(5896.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-1(5864.902mil,3189.173mil) on Top Layer And Track (5790.098mil,3230.512mil)(5896.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED26-1(5864.902mil,3189.173mil) on Top Layer And Track (5896.398mil,3147.835mil)(5896.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-2(5790.098mil,3189.173mil) on Top Layer And Track (5790.098mil,3147.835mil)(5896.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-2(5790.098mil,3189.173mil) on Top Layer And Track (5790.098mil,3230.512mil)(5896.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-1(5864.902mil,3074.173mil) on Top Layer And Track (5790.098mil,3032.835mil)(5896.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-1(5864.902mil,3074.173mil) on Top Layer And Track (5790.098mil,3115.512mil)(5896.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED27-1(5864.902mil,3074.173mil) on Top Layer And Track (5896.398mil,3032.835mil)(5896.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-2(5790.098mil,3074.173mil) on Top Layer And Track (5790.098mil,3032.835mil)(5896.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-2(5790.098mil,3074.173mil) on Top Layer And Track (5790.098mil,3115.512mil)(5896.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-1(4279.902mil,1964.173mil) on Top Layer And Track (4205.098mil,1922.835mil)(4311.398mil,1922.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-1(4279.902mil,1964.173mil) on Top Layer And Track (4205.098mil,2005.512mil)(4311.398mil,2005.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED28-1(4279.902mil,1964.173mil) on Top Layer And Track (4311.398mil,1922.835mil)(4311.398mil,2005.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-2(4205.098mil,1964.173mil) on Top Layer And Track (4205.098mil,1922.835mil)(4311.398mil,1922.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-2(4205.098mil,1964.173mil) on Top Layer And Track (4205.098mil,2005.512mil)(4311.398mil,2005.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-1(5629.902mil,3649.173mil) on Top Layer And Track (5555.098mil,3607.835mil)(5661.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-1(5629.902mil,3649.173mil) on Top Layer And Track (5555.098mil,3690.512mil)(5661.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED3-1(5629.902mil,3649.173mil) on Top Layer And Track (5661.398mil,3607.835mil)(5661.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-2(5555.098mil,3649.173mil) on Top Layer And Track (5555.098mil,3607.835mil)(5661.398mil,3607.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-2(5555.098mil,3649.173mil) on Top Layer And Track (5555.098mil,3690.512mil)(5661.398mil,3690.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-1(5629.902mil,3534.173mil) on Top Layer And Track (5555.098mil,3492.835mil)(5661.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-1(5629.902mil,3534.173mil) on Top Layer And Track (5555.098mil,3575.512mil)(5661.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED4-1(5629.902mil,3534.173mil) on Top Layer And Track (5661.398mil,3492.835mil)(5661.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-2(5555.098mil,3534.173mil) on Top Layer And Track (5555.098mil,3492.835mil)(5661.398mil,3492.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-2(5555.098mil,3534.173mil) on Top Layer And Track (5555.098mil,3575.512mil)(5661.398mil,3575.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-1(5629.902mil,3419.173mil) on Top Layer And Track (5555.098mil,3377.835mil)(5661.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-1(5629.902mil,3419.173mil) on Top Layer And Track (5555.098mil,3460.512mil)(5661.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED5-1(5629.902mil,3419.173mil) on Top Layer And Track (5661.398mil,3377.835mil)(5661.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-2(5555.098mil,3419.173mil) on Top Layer And Track (5555.098mil,3377.835mil)(5661.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-2(5555.098mil,3419.173mil) on Top Layer And Track (5555.098mil,3460.512mil)(5661.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-1(5629.902mil,3304.173mil) on Top Layer And Track (5555.098mil,3262.835mil)(5661.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-1(5629.902mil,3304.173mil) on Top Layer And Track (5555.098mil,3345.512mil)(5661.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED6-1(5629.902mil,3304.173mil) on Top Layer And Track (5661.398mil,3262.835mil)(5661.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-2(5555.098mil,3304.173mil) on Top Layer And Track (5555.098mil,3262.835mil)(5661.398mil,3262.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-2(5555.098mil,3304.173mil) on Top Layer And Track (5555.098mil,3345.512mil)(5661.398mil,3345.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-1(5629.902mil,3189.173mil) on Top Layer And Track (5555.098mil,3147.835mil)(5661.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-1(5629.902mil,3189.173mil) on Top Layer And Track (5555.098mil,3230.512mil)(5661.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED7-1(5629.902mil,3189.173mil) on Top Layer And Track (5661.398mil,3147.835mil)(5661.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-2(5555.098mil,3189.173mil) on Top Layer And Track (5555.098mil,3147.835mil)(5661.398mil,3147.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-2(5555.098mil,3189.173mil) on Top Layer And Track (5555.098mil,3230.512mil)(5661.398mil,3230.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-1(5629.902mil,3074.173mil) on Top Layer And Track (5555.098mil,3032.835mil)(5661.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-1(5629.902mil,3074.173mil) on Top Layer And Track (5555.098mil,3115.512mil)(5661.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED8-1(5629.902mil,3074.173mil) on Top Layer And Track (5661.398mil,3032.835mil)(5661.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-2(5555.098mil,3074.173mil) on Top Layer And Track (5555.098mil,3032.835mil)(5661.398mil,3032.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-2(5555.098mil,3074.173mil) on Top Layer And Track (5555.098mil,3115.512mil)(5661.398mil,3115.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-1(6504.902mil,3419.173mil) on Top Layer And Track (6430.098mil,3377.835mil)(6536.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-1(6504.902mil,3419.173mil) on Top Layer And Track (6430.098mil,3460.512mil)(6536.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED9-1(6504.902mil,3419.173mil) on Top Layer And Track (6536.398mil,3377.835mil)(6536.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-2(6430.098mil,3419.173mil) on Top Layer And Track (6430.098mil,3377.835mil)(6536.398mil,3377.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-2(6430.098mil,3419.173mil) on Top Layer And Track (6430.098mil,3460.512mil)(6536.398mil,3460.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-1(204.39mil,953.622mil) on Bottom Layer And Track (166.004mil,922.126mil)(242.776mil,922.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-1(204.39mil,953.622mil) on Bottom Layer And Track (256.555mil,916.22mil)(256.555mil,1172.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-2(204.39mil,1044.173mil) on Bottom Layer And Track (256.555mil,916.22mil)(256.555mil,1172.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-3(204.39mil,1134.724mil) on Bottom Layer And Track (256.555mil,916.22mil)(256.555mil,1172.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-4(440.61mil,1044.173mil) on Bottom Layer And Track (388.445mil,916.22mil)(388.445mil,1172.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-1(704.39mil,993.622mil) on Bottom Layer And Track (666.004mil,962.126mil)(742.776mil,962.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-1(704.39mil,993.622mil) on Bottom Layer And Track (756.555mil,956.22mil)(756.555mil,1212.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-2(704.39mil,1084.173mil) on Bottom Layer And Track (756.555mil,956.22mil)(756.555mil,1212.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-3(704.39mil,1174.724mil) on Bottom Layer And Track (756.555mil,956.22mil)(756.555mil,1212.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-4(940.61mil,1084.173mil) on Bottom Layer And Track (888.445mil,956.22mil)(888.445mil,1212.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.39mil < 10mil) Between Pad R100-2(4487.5mil,775.787mil) on Bottom Layer And Text "R100" (4542.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.588mil < 10mil) Between Pad R10-1(3787.5mil,775.787mil) on Top Layer And Text "R10" (3742.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R105-2(4622.5mil,775.787mil) on Bottom Layer And Text "R105" (4682.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R106-1(4757.5mil,775.787mil) on Top Layer And Text "R106" (4696.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R107-1(4892.5mil,775.787mil) on Top Layer And Text "R107" (4831.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R108-2(4757.5mil,775.787mil) on Bottom Layer And Text "R108" (4817.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R109-2(4892.5mil,775.787mil) on Bottom Layer And Text "R109" (4952.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-1(3367.5mil,775.787mil) on Top Layer And Text "R1" (3327.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R110-1(5027.5mil,775.787mil) on Top Layer And Text "R110" (4966.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-2(3647.5mil,775.787mil) on Bottom Layer And Text "R11" (3687.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R112-2(5027.5mil,775.787mil) on Bottom Layer And Text "R112" (5087.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R113-2(5162.5mil,775.787mil) on Bottom Layer And Text "R113" (5222.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.766mil < 10mil) Between Pad R118-1(5302.5mil,775.787mil) on Top Layer And Text "R118" (5241.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad R119-1(5442.5mil,775.787mil) on Top Layer And Text "R119" (5381.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.39mil < 10mil) Between Pad R120-2(5302.5mil,775.787mil) on Bottom Layer And Text "R120" (5357.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R121-2(5442.5mil,775.787mil) on Bottom Layer And Text "R121" (5502.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-2(3787.5mil,775.787mil) on Bottom Layer And Text "R12" (3832.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad R122-1(5612.5mil,808.701mil) on Top Layer And Text "R122" (5587.067mil,833.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-1(5612.5mil,808.701mil) on Top Layer And Track (5598.721mil,771.299mil)(5598.721mil,787.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R122-1(5612.5mil,808.701mil) on Top Layer And Track (5626.28mil,771.299mil)(5626.28mil,787.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-2(5612.5mil,749.646mil) on Top Layer And Track (5598.721mil,771.299mil)(5598.721mil,787.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-2(5612.5mil,749.646mil) on Top Layer And Track (5626.28mil,771.299mil)(5626.28mil,787.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R123-1(5917.5mil,598.701mil) on Top Layer And Text "R123" (5882.5mil,624.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-1(5917.5mil,598.701mil) on Top Layer And Track (5903.721mil,561.299mil)(5903.721mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R123-1(5917.5mil,598.701mil) on Top Layer And Track (5931.28mil,561.299mil)(5931.28mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-2(5917.5mil,539.646mil) on Top Layer And Track (5903.721mil,561.299mil)(5903.721mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-2(5917.5mil,539.646mil) on Top Layer And Track (5931.28mil,561.299mil)(5931.28mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Pad R124-2(6137.5mil,767.323mil) on Bottom Layer And Text "R124" (6192.5mil,794.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-1(5832.5mil,539.646mil) on Top Layer And Track (5818.72mil,561.299mil)(5818.72mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-1(5832.5mil,539.646mil) on Top Layer And Track (5846.279mil,561.299mil)(5846.279mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R125-2(5832.5mil,598.701mil) on Top Layer And Text "R125" (5797.5mil,624.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-2(5832.5mil,598.701mil) on Top Layer And Track (5818.72mil,561.299mil)(5818.72mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R125-2(5832.5mil,598.701mil) on Top Layer And Track (5846.279mil,561.299mil)(5846.279mil,577.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R126-1(3952.5mil,3023.701mil) on Bottom Layer And Text "R126" (3987.5mil,3049.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-1(3952.5mil,3023.701mil) on Bottom Layer And Track (3938.72mil,2986.299mil)(3938.72mil,3002.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R126-1(3952.5mil,3023.701mil) on Bottom Layer And Track (3966.28mil,2986.299mil)(3966.28mil,3002.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-2(3952.5mil,2964.646mil) on Bottom Layer And Track (3938.72mil,2986.299mil)(3938.72mil,3002.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-2(3952.5mil,2964.646mil) on Bottom Layer And Track (3966.28mil,2986.299mil)(3966.28mil,3002.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-1(4397.972mil,2944.173mil) on Bottom Layer And Track (4419.626mil,2930.394mil)(4435.374mil,2930.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-1(4397.972mil,2944.173mil) on Bottom Layer And Track (4419.626mil,2957.953mil)(4435.374mil,2957.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R127-2(4457.028mil,2944.173mil) on Bottom Layer And Text "R127" (4482.5mil,2909.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-2(4457.028mil,2944.173mil) on Bottom Layer And Track (4419.626mil,2930.394mil)(4435.374mil,2930.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R127-2(4457.028mil,2944.173mil) on Bottom Layer And Track (4419.626mil,2957.953mil)(4435.374mil,2957.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-1(4202.5mil,2104.646mil) on Top Layer And Track (4188.72mil,2126.299mil)(4188.72mil,2142.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-1(4202.5mil,2104.646mil) on Top Layer And Track (4216.279mil,2126.299mil)(4216.279mil,2142.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R128-2(4202.5mil,2163.701mil) on Top Layer And Text "R128" (4167.5mil,2189.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-2(4202.5mil,2163.701mil) on Top Layer And Track (4188.72mil,2126.299mil)(4188.72mil,2142.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R128-2(4202.5mil,2163.701mil) on Top Layer And Track (4216.279mil,2126.299mil)(4216.279mil,2142.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-1(4317.5mil,2884.646mil) on Bottom Layer And Track (4303.721mil,2906.299mil)(4303.721mil,2922.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-1(4317.5mil,2884.646mil) on Bottom Layer And Track (4331.28mil,2906.299mil)(4331.28mil,2922.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R129-2(4317.5mil,2943.701mil) on Bottom Layer And Text "R129" (4352.5mil,2969.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-2(4317.5mil,2943.701mil) on Bottom Layer And Track (4303.721mil,2906.299mil)(4303.721mil,2922.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R129-2(4317.5mil,2943.701mil) on Bottom Layer And Track (4331.28mil,2906.299mil)(4331.28mil,2922.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-1(5082.5mil,2444.646mil) on Top Layer And Track (5068.72mil,2466.299mil)(5068.72mil,2482.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-1(5082.5mil,2444.646mil) on Top Layer And Track (5096.279mil,2466.299mil)(5096.279mil,2482.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R130-2(5082.5mil,2503.701mil) on Top Layer And Text "R130" (5052.5mil,2529.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-2(5082.5mil,2503.701mil) on Top Layer And Track (5068.72mil,2466.299mil)(5068.72mil,2482.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R130-2(5082.5mil,2503.701mil) on Top Layer And Track (5096.279mil,2466.299mil)(5096.279mil,2482.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-1(3927.5mil,775.787mil) on Top Layer And Text "R13" (3882.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-1(5177.972mil,2444.173mil) on Top Layer And Track (5199.626mil,2430.394mil)(5215.374mil,2430.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-1(5177.972mil,2444.173mil) on Top Layer And Track (5199.626mil,2457.953mil)(5215.374mil,2457.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-2(5237.028mil,2444.173mil) on Top Layer And Track (5199.626mil,2430.394mil)(5215.374mil,2430.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R131-2(5237.028mil,2444.173mil) on Top Layer And Track (5199.626mil,2457.953mil)(5215.374mil,2457.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-1(4067.5mil,775.787mil) on Top Layer And Text "R14" (4022.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad R15-2(3927.5mil,775.787mil) on Bottom Layer And Text "R15" (3972.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-2(4067.5mil,775.787mil) on Bottom Layer And Text "R16" (4112.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-1(3507.5mil,775.787mil) on Top Layer And Text "R2" (3462.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22-1(4347.5mil,775.787mil) on Top Layer And Text "R22" (4302.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-2(4207.5mil,775.787mil) on Bottom Layer And Text "R23" (4252.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-2(4347.5mil,775.787mil) on Bottom Layer And Text "R24" (4392.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(5147.185mil,3189.173mil) on Top Layer And Text "LED13" (5162.5mil,3144.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(5147.185mil,3304.173mil) on Top Layer And Text "LED14" (5162.5mil,3259.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R27-1(2867.5mil,668.701mil) on Top Layer And Text "R27" (2842.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-1(2867.5mil,668.701mil) on Top Layer And Track (2853.72mil,631.299mil)(2853.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R27-1(2867.5mil,668.701mil) on Top Layer And Track (2881.28mil,631.299mil)(2881.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(2867.5mil,609.646mil) on Top Layer And Track (2853.72mil,631.299mil)(2853.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(2867.5mil,609.646mil) on Top Layer And Track (2881.28mil,631.299mil)(2881.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R28-1(2967.5mil,668.701mil) on Top Layer And Text "R28" (2942.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-1(2967.5mil,668.701mil) on Top Layer And Track (2953.72mil,631.299mil)(2953.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R28-1(2967.5mil,668.701mil) on Top Layer And Track (2981.28mil,631.299mil)(2981.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(2967.5mil,609.646mil) on Top Layer And Track (2953.72mil,631.299mil)(2953.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(2967.5mil,609.646mil) on Top Layer And Track (2981.28mil,631.299mil)(2981.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R29-1(3062.5mil,668.701mil) on Top Layer And Text "R29" (3037.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(3062.5mil,668.701mil) on Top Layer And Track (3048.72mil,631.299mil)(3048.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R29-1(3062.5mil,668.701mil) on Top Layer And Track (3076.28mil,631.299mil)(3076.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(3062.5mil,609.646mil) on Top Layer And Track (3048.72mil,631.299mil)(3048.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(3062.5mil,609.646mil) on Top Layer And Track (3076.28mil,631.299mil)(3076.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R30-1(3162.5mil,668.701mil) on Top Layer And Text "R30" (3137.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(3162.5mil,668.701mil) on Top Layer And Track (3148.72mil,631.299mil)(3148.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R30-1(3162.5mil,668.701mil) on Top Layer And Track (3176.28mil,631.299mil)(3176.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(3162.5mil,609.646mil) on Top Layer And Track (3148.72mil,631.299mil)(3148.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(3162.5mil,609.646mil) on Top Layer And Track (3176.28mil,631.299mil)(3176.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-2(3367.5mil,775.787mil) on Bottom Layer And Text "R3" (3412.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(2477.5mil,609.646mil) on Top Layer And Track (2463.72mil,631.299mil)(2463.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(2477.5mil,609.646mil) on Top Layer And Track (2491.28mil,631.299mil)(2491.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R43-2(2477.5mil,668.701mil) on Top Layer And Text "R43" (2452.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-2(2477.5mil,668.701mil) on Top Layer And Track (2463.72mil,631.299mil)(2463.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R43-2(2477.5mil,668.701mil) on Top Layer And Track (2491.28mil,631.299mil)(2491.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5147.185mil,3074.173mil) on Top Layer And Text "LED15" (5162.5mil,3029.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(2572.5mil,609.646mil) on Top Layer And Track (2558.72mil,631.299mil)(2558.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(2572.5mil,609.646mil) on Top Layer And Track (2586.28mil,631.299mil)(2586.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R45-2(2572.5mil,668.701mil) on Top Layer And Text "R45" (2547.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(2572.5mil,668.701mil) on Top Layer And Track (2558.72mil,631.299mil)(2558.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R45-2(2572.5mil,668.701mil) on Top Layer And Track (2586.28mil,631.299mil)(2586.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R46-1(2682.5mil,2418.858mil) on Bottom Layer And Text "R46" (2702.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R46-2(2682.5mil,2379.488mil) on Bottom Layer And Text "C21" (2707.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(2672.5mil,609.646mil) on Top Layer And Track (2658.72mil,631.299mil)(2658.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(2672.5mil,609.646mil) on Top Layer And Track (2686.28mil,631.299mil)(2686.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R47-2(2672.5mil,668.701mil) on Top Layer And Text "R47" (2647.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-2(2672.5mil,668.701mil) on Top Layer And Track (2658.72mil,631.299mil)(2658.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R47-2(2672.5mil,668.701mil) on Top Layer And Track (2686.28mil,631.299mil)(2686.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(2767.5mil,609.646mil) on Top Layer And Track (2753.72mil,631.299mil)(2753.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(2767.5mil,609.646mil) on Top Layer And Track (2781.28mil,631.299mil)(2781.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R48-2(2767.5mil,668.701mil) on Top Layer And Text "R48" (2742.5mil,694.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-2(2767.5mil,668.701mil) on Top Layer And Track (2753.72mil,631.299mil)(2753.72mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R48-2(2767.5mil,668.701mil) on Top Layer And Track (2781.28mil,631.299mil)(2781.28mil,647.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R49-1(2742.5mil,2418.858mil) on Bottom Layer And Text "R49" (2762.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R49-2(2742.5mil,2379.488mil) on Bottom Layer And Text "C23" (2767.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R50-1(2802.5mil,2418.858mil) on Bottom Layer And Text "R50" (2822.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R50-2(2802.5mil,2379.488mil) on Bottom Layer And Text "C25" (2827.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R51-1(2862.5mil,2418.858mil) on Bottom Layer And Text "R51" (2882.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R51-2(2862.5mil,2379.488mil) on Bottom Layer And Text "C27" (2887.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R52-1(2922.5mil,2418.858mil) on Bottom Layer And Text "R52" (2942.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R52-2(2922.5mil,2379.488mil) on Bottom Layer And Text "C12" (2937.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R53-1(2982.5mil,2418.858mil) on Bottom Layer And Text "R53" (3002.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.12mil < 10mil) Between Pad R53-2(2982.5mil,2379.488mil) on Bottom Layer And Text "C13" (3007.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R54-1(3042.5mil,2418.858mil) on Bottom Layer And Text "R54" (3062.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R54-2(3042.5mil,2379.488mil) on Bottom Layer And Text "C14" (3062.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R55-1(3107.5mil,2418.858mil) on Bottom Layer And Text "R55" (3127.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.131mil < 10mil) Between Pad R55-2(3107.5mil,2379.488mil) on Bottom Layer And Text "C16" (3132.5mil,2344.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R56-1(3287.5mil,2418.858mil) on Bottom Layer And Text "R56" (3307.342mil,2440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad R57-1(842.972mil,1539.173mil) on Bottom Layer And Text "C36" (837.5mil,1509.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(842.972mil,1539.173mil) on Bottom Layer And Track (864.626mil,1525.394mil)(880.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(842.972mil,1539.173mil) on Bottom Layer And Track (864.626mil,1552.953mil)(880.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-2(902.028mil,1539.173mil) on Bottom Layer And Track (864.626mil,1525.394mil)(880.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R57-2(902.028mil,1539.173mil) on Bottom Layer And Track (864.626mil,1552.953mil)(880.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-1(1062.027mil,1539.173mil) on Bottom Layer And Track (1024.626mil,1525.394mil)(1040.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R58-1(1062.027mil,1539.173mil) on Bottom Layer And Track (1024.626mil,1552.953mil)(1040.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(1002.972mil,1539.173mil) on Bottom Layer And Track (1024.626mil,1525.394mil)(1040.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(1002.972mil,1539.173mil) on Bottom Layer And Track (1024.626mil,1552.953mil)(1040.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(802.972mil,2219.173mil) on Bottom Layer And Track (824.626mil,2205.394mil)(840.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(802.972mil,2219.173mil) on Bottom Layer And Track (824.626mil,2232.953mil)(840.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R59-2(862.028mil,2219.173mil) on Bottom Layer And Text "R59" (887.5mil,2194.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-2(862.028mil,2219.173mil) on Bottom Layer And Track (824.626mil,2205.394mil)(840.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R59-2(862.028mil,2219.173mil) on Bottom Layer And Track (824.626mil,2232.953mil)(840.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R60-1(802.5mil,1528.701mil) on Top Layer And Text "R60" (777.5mil,1554.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-1(802.5mil,1528.701mil) on Top Layer And Track (788.721mil,1491.299mil)(788.721mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R60-1(802.5mil,1528.701mil) on Top Layer And Track (816.28mil,1491.299mil)(816.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R60-2(802.5mil,1469.646mil) on Top Layer And Text "R62" (777.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(802.5mil,1469.646mil) on Top Layer And Track (788.721mil,1491.299mil)(788.721mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(802.5mil,1469.646mil) on Top Layer And Track (816.28mil,1491.299mil)(816.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-1(1057.027mil,2219.173mil) on Top Layer And Track (1019.626mil,2205.394mil)(1035.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R61-1(1057.027mil,2219.173mil) on Top Layer And Track (1019.626mil,2232.953mil)(1035.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R61-2(997.972mil,2219.173mil) on Top Layer And Text "R61" (972.5mil,2194.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(997.972mil,2219.173mil) on Top Layer And Track (1019.626mil,2205.394mil)(1035.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(997.972mil,2219.173mil) on Top Layer And Track (1019.626mil,2232.953mil)(1035.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-1(802.5mil,1339.646mil) on Top Layer And Track (788.72mil,1361.299mil)(788.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-1(802.5mil,1339.646mil) on Top Layer And Track (816.279mil,1361.299mil)(816.279mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R62-2(802.5mil,1398.701mil) on Top Layer And Text "R62" (777.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-2(802.5mil,1398.701mil) on Top Layer And Track (788.72mil,1361.299mil)(788.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R62-2(802.5mil,1398.701mil) on Top Layer And Track (816.279mil,1361.299mil)(816.279mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad R63-2(1452.5mil,1122.323mil) on Top Layer And Text "R63" (1407.5mil,1154.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R64-2(1307.5mil,1122.323mil) on Top Layer And Text "R64" (1262.5mil,1154.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad R65-2(1162.5mil,1122.323mil) on Top Layer And Text "R65" (1117.5mil,1154.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R66-2(1307.5mil,882.323mil) on Top Layer And Text "R66" (1262.5mil,914.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R67-2(2142.5mil,1127.323mil) on Top Layer And Text "R67" (2097.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R68-2(2292.5mil,1127.323mil) on Top Layer And Text "R68" (2247.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R69-2(2437.5mil,1127.323mil) on Top Layer And Text "R69" (2392.5mil,1159.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R70-2(2292.5mil,882.323mil) on Top Layer And Text "R70" (2252.5mil,914.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.563mil < 10mil) Between Pad R71-1(1297.973mil,1539.173mil) on Bottom Layer And Text "C38" (1287.5mil,1504.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-1(1297.973mil,1539.173mil) on Bottom Layer And Track (1319.626mil,1525.394mil)(1335.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-1(1297.973mil,1539.173mil) on Bottom Layer And Track (1319.626mil,1552.953mil)(1335.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-2(1357.028mil,1539.173mil) on Bottom Layer And Track (1319.626mil,1525.394mil)(1335.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R71-2(1357.028mil,1539.173mil) on Bottom Layer And Track (1319.626mil,1552.953mil)(1335.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-1(1517.027mil,1539.173mil) on Bottom Layer And Track (1479.626mil,1525.394mil)(1495.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R72-1(1517.027mil,1539.173mil) on Bottom Layer And Track (1479.626mil,1552.953mil)(1495.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(1457.972mil,1539.173mil) on Bottom Layer And Track (1479.626mil,1525.394mil)(1495.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(1457.972mil,1539.173mil) on Bottom Layer And Track (1479.626mil,1552.953mil)(1495.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(1262.973mil,2219.173mil) on Bottom Layer And Track (1284.626mil,2205.394mil)(1300.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(1262.973mil,2219.173mil) on Bottom Layer And Track (1284.626mil,2232.953mil)(1300.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R73-2(1322.028mil,2219.173mil) on Bottom Layer And Text "R73" (1347.5mil,2194.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-2(1322.028mil,2219.173mil) on Bottom Layer And Track (1284.626mil,2205.394mil)(1300.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R73-2(1322.028mil,2219.173mil) on Bottom Layer And Track (1284.626mil,2232.953mil)(1300.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R74-1(1252.5mil,1528.701mil) on Top Layer And Text "R74" (1227.5mil,1554.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-1(1252.5mil,1528.701mil) on Top Layer And Track (1238.72mil,1491.299mil)(1238.72mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R74-1(1252.5mil,1528.701mil) on Top Layer And Track (1266.28mil,1491.299mil)(1266.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R74-2(1252.5mil,1469.646mil) on Top Layer And Text "R76" (1227.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-2(1252.5mil,1469.646mil) on Top Layer And Track (1238.72mil,1491.299mil)(1238.72mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-2(1252.5mil,1469.646mil) on Top Layer And Track (1266.28mil,1491.299mil)(1266.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-1(1517.027mil,2219.173mil) on Top Layer And Track (1479.626mil,2205.394mil)(1495.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R75-1(1517.027mil,2219.173mil) on Top Layer And Track (1479.626mil,2232.953mil)(1495.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R75-2(1457.972mil,2219.173mil) on Top Layer And Text "R75" (1432.5mil,2194.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-2(1457.972mil,2219.173mil) on Top Layer And Track (1479.626mil,2205.394mil)(1495.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-2(1457.972mil,2219.173mil) on Top Layer And Track (1479.626mil,2232.953mil)(1495.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-1(1252.5mil,1339.646mil) on Top Layer And Track (1238.72mil,1361.299mil)(1238.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-1(1252.5mil,1339.646mil) on Top Layer And Track (1266.28mil,1361.299mil)(1266.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R76-2(1252.5mil,1398.701mil) on Top Layer And Text "R76" (1227.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-2(1252.5mil,1398.701mil) on Top Layer And Track (1238.72mil,1361.299mil)(1238.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R76-2(1252.5mil,1398.701mil) on Top Layer And Track (1266.28mil,1361.299mil)(1266.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad R77-1(1752.973mil,1539.173mil) on Bottom Layer And Text "C40" (1747.5mil,1504.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-1(1752.973mil,1539.173mil) on Bottom Layer And Track (1774.626mil,1525.394mil)(1790.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-1(1752.973mil,1539.173mil) on Bottom Layer And Track (1774.626mil,1552.953mil)(1790.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-2(1812.028mil,1539.173mil) on Bottom Layer And Track (1774.626mil,1525.394mil)(1790.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R77-2(1812.028mil,1539.173mil) on Bottom Layer And Track (1774.626mil,1552.953mil)(1790.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-1(1972.027mil,1539.173mil) on Bottom Layer And Track (1934.626mil,1525.394mil)(1950.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R78-1(1972.027mil,1539.173mil) on Bottom Layer And Track (1934.626mil,1552.953mil)(1950.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-2(1912.972mil,1539.173mil) on Bottom Layer And Track (1934.626mil,1525.394mil)(1950.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-2(1912.972mil,1539.173mil) on Bottom Layer And Track (1934.626mil,1552.953mil)(1950.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-1(1712.973mil,2219.173mil) on Bottom Layer And Track (1734.626mil,2205.394mil)(1750.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-1(1712.973mil,2219.173mil) on Bottom Layer And Track (1734.626mil,2232.953mil)(1750.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R79-2(1772.028mil,2219.173mil) on Bottom Layer And Text "R79" (1797.5mil,2194.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-2(1772.028mil,2219.173mil) on Bottom Layer And Track (1734.626mil,2205.394mil)(1750.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R79-2(1772.028mil,2219.173mil) on Bottom Layer And Track (1734.626mil,2232.953mil)(1750.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R80-1(1712.5mil,1528.701mil) on Top Layer And Text "R80" (1687.5mil,1554.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-1(1712.5mil,1528.701mil) on Top Layer And Track (1698.72mil,1491.299mil)(1698.72mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R80-1(1712.5mil,1528.701mil) on Top Layer And Track (1726.28mil,1491.299mil)(1726.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R80-2(1712.5mil,1469.646mil) on Top Layer And Text "R82" (1687.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-2(1712.5mil,1469.646mil) on Top Layer And Track (1698.72mil,1491.299mil)(1698.72mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-2(1712.5mil,1469.646mil) on Top Layer And Track (1726.28mil,1491.299mil)(1726.28mil,1507.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-1(1967.027mil,2219.173mil) on Top Layer And Track (1929.626mil,2205.394mil)(1945.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R81-1(1967.027mil,2219.173mil) on Top Layer And Track (1929.626mil,2232.953mil)(1945.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R81-2(1907.972mil,2219.173mil) on Top Layer And Text "R81" (1882.5mil,2199.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-2(1907.972mil,2219.173mil) on Top Layer And Track (1929.626mil,2205.394mil)(1945.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-2(1907.972mil,2219.173mil) on Top Layer And Track (1929.626mil,2232.953mil)(1945.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-2(3507.5mil,775.787mil) on Bottom Layer And Text "R8" (3552.5mil,809.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-1(1712.5mil,1339.646mil) on Top Layer And Track (1698.72mil,1361.299mil)(1698.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-1(1712.5mil,1339.646mil) on Top Layer And Track (1726.28mil,1361.299mil)(1726.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R82-2(1712.5mil,1398.701mil) on Top Layer And Text "R82" (1687.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-2(1712.5mil,1398.701mil) on Top Layer And Track (1698.72mil,1361.299mil)(1698.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R82-2(1712.5mil,1398.701mil) on Top Layer And Track (1726.28mil,1361.299mil)(1726.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.444mil < 10mil) Between Pad R83-1(2207.972mil,1539.173mil) on Bottom Layer And Text "C42" (2200.965mil,1508.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-1(2207.972mil,1539.173mil) on Bottom Layer And Track (2229.626mil,1525.394mil)(2245.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-1(2207.972mil,1539.173mil) on Bottom Layer And Track (2229.626mil,1552.953mil)(2245.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-2(2267.028mil,1539.173mil) on Bottom Layer And Track (2229.626mil,1525.394mil)(2245.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R83-2(2267.028mil,1539.173mil) on Bottom Layer And Track (2229.626mil,1552.953mil)(2245.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-1(2427.028mil,1539.173mil) on Bottom Layer And Track (2389.626mil,1525.394mil)(2405.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R84-1(2427.028mil,1539.173mil) on Bottom Layer And Track (2389.626mil,1552.953mil)(2405.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-2(2367.972mil,1539.173mil) on Bottom Layer And Track (2389.626mil,1525.394mil)(2405.374mil,1525.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-2(2367.972mil,1539.173mil) on Bottom Layer And Track (2389.626mil,1552.953mil)(2405.374mil,1552.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-1(2172.972mil,2219.173mil) on Bottom Layer And Track (2194.626mil,2205.394mil)(2210.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-1(2172.972mil,2219.173mil) on Bottom Layer And Track (2194.626mil,2232.953mil)(2210.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R85-2(2232.028mil,2219.173mil) on Bottom Layer And Text "R85" (2257.5mil,2194.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-2(2232.028mil,2219.173mil) on Bottom Layer And Track (2194.626mil,2205.394mil)(2210.374mil,2205.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R85-2(2232.028mil,2219.173mil) on Bottom Layer And Track (2194.626mil,2232.953mil)(2210.374mil,2232.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R86-1(2167.5mil,1523.701mil) on Top Layer And Text "R86" (2142.5mil,1549.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-1(2167.5mil,1523.701mil) on Top Layer And Track (2153.72mil,1486.299mil)(2153.72mil,1502.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R86-1(2167.5mil,1523.701mil) on Top Layer And Track (2181.28mil,1486.299mil)(2181.28mil,1502.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.699mil < 10mil) Between Pad R86-2(2167.5mil,1464.646mil) on Top Layer And Text "R88" (2142.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-2(2167.5mil,1464.646mil) on Top Layer And Track (2153.72mil,1486.299mil)(2153.72mil,1502.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-2(2167.5mil,1464.646mil) on Top Layer And Track (2181.28mil,1486.299mil)(2181.28mil,1502.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-1(2427.028mil,2219.173mil) on Top Layer And Track (2389.626mil,2205.394mil)(2405.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R87-1(2427.028mil,2219.173mil) on Top Layer And Track (2389.626mil,2232.953mil)(2405.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R87-2(2367.972mil,2219.173mil) on Top Layer And Text "R87" (2342.5mil,2194.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-2(2367.972mil,2219.173mil) on Top Layer And Track (2389.626mil,2205.394mil)(2405.374mil,2205.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-2(2367.972mil,2219.173mil) on Top Layer And Track (2389.626mil,2232.953mil)(2405.374mil,2232.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-1(2167.5mil,1339.646mil) on Top Layer And Track (2153.72mil,1361.299mil)(2153.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-1(2167.5mil,1339.646mil) on Top Layer And Track (2181.28mil,1361.299mil)(2181.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R88-2(2167.5mil,1398.701mil) on Top Layer And Text "R88" (2142.5mil,1424.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-2(2167.5mil,1398.701mil) on Top Layer And Track (2153.72mil,1361.299mil)(2153.72mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R88-2(2167.5mil,1398.701mil) on Top Layer And Track (2181.28mil,1361.299mil)(2181.28mil,1377.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-1(272.973mil,2094.173mil) on Bottom Layer And Track (294.626mil,2080.394mil)(310.374mil,2080.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-1(272.973mil,2094.173mil) on Bottom Layer And Track (294.626mil,2107.953mil)(310.374mil,2107.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-2(332.028mil,2094.173mil) on Bottom Layer And Track (294.626mil,2080.394mil)(310.374mil,2080.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R89-2(332.028mil,2094.173mil) on Bottom Layer And Track (294.626mil,2107.953mil)(310.374mil,2107.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R90-1(322.973mil,2094.173mil) on Top Layer And Text "R90" (308.248mil,2121.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-1(322.973mil,2094.173mil) on Top Layer And Track (344.626mil,2080.394mil)(360.374mil,2080.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-1(322.973mil,2094.173mil) on Top Layer And Track (344.626mil,2107.953mil)(360.374mil,2107.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-2(382.028mil,2094.173mil) on Top Layer And Track (344.626mil,2080.394mil)(360.374mil,2080.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R90-2(382.028mil,2094.173mil) on Top Layer And Track (344.626mil,2107.953mil)(360.374mil,2107.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.413mil < 10mil) Between Pad R9-1(3647.5mil,775.787mil) on Top Layer And Text "R9" (3602.5mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad R91-1(382.027mil,1619.173mil) on Bottom Layer And Text "R91" (396.774mil,1646.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-1(382.027mil,1619.173mil) on Bottom Layer And Track (344.626mil,1605.394mil)(360.374mil,1605.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R91-1(382.027mil,1619.173mil) on Bottom Layer And Track (344.626mil,1632.953mil)(360.374mil,1632.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-2(322.972mil,1619.173mil) on Bottom Layer And Track (344.626mil,1605.394mil)(360.374mil,1605.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-2(322.972mil,1619.173mil) on Bottom Layer And Track (344.626mil,1632.953mil)(360.374mil,1632.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R92-1(172.5mil,1348.701mil) on Bottom Layer And Text "R92" (197.5mil,1374.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-1(172.5mil,1348.701mil) on Bottom Layer And Track (158.72mil,1311.299mil)(158.72mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R92-1(172.5mil,1348.701mil) on Bottom Layer And Track (186.28mil,1311.299mil)(186.28mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-2(172.5mil,1289.646mil) on Bottom Layer And Track (158.72mil,1311.299mil)(158.72mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-2(172.5mil,1289.646mil) on Bottom Layer And Track (186.28mil,1311.299mil)(186.28mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-1(87.5mil,969.646mil) on Top Layer And Track (101.279mil,991.299mil)(101.279mil,1007.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-1(87.5mil,969.646mil) on Top Layer And Track (73.72mil,991.299mil)(73.72mil,1007.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R93-2(87.5mil,1028.701mil) on Top Layer And Text "R93" (62.5mil,1054.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R93-2(87.5mil,1028.701mil) on Top Layer And Track (101.279mil,991.299mil)(101.279mil,1007.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-2(87.5mil,1028.701mil) on Top Layer And Track (73.72mil,991.299mil)(73.72mil,1007.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R94-1(247.5mil,1348.701mil) on Bottom Layer And Text "R94" (272.5mil,1374.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-1(247.5mil,1348.701mil) on Bottom Layer And Track (233.72mil,1311.299mil)(233.72mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R94-1(247.5mil,1348.701mil) on Bottom Layer And Track (261.279mil,1311.299mil)(261.279mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-2(247.5mil,1289.646mil) on Bottom Layer And Track (233.72mil,1311.299mil)(233.72mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-2(247.5mil,1289.646mil) on Bottom Layer And Track (261.279mil,1311.299mil)(261.279mil,1327.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-1(602.5mil,1344.646mil) on Bottom Layer And Track (588.721mil,1366.299mil)(588.721mil,1382.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-1(602.5mil,1344.646mil) on Bottom Layer And Track (616.28mil,1366.299mil)(616.28mil,1382.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R95-2(602.5mil,1403.701mil) on Bottom Layer And Text "R95" (627.5mil,1429.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-2(602.5mil,1403.701mil) on Bottom Layer And Track (588.721mil,1366.299mil)(588.721mil,1382.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R95-2(602.5mil,1403.701mil) on Bottom Layer And Track (616.28mil,1366.299mil)(616.28mil,1382.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R96-1(567.5mil,1233.701mil) on Bottom Layer And Text "R96" (592.5mil,1259.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-1(567.5mil,1233.701mil) on Bottom Layer And Track (553.72mil,1196.299mil)(553.72mil,1212.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R96-1(567.5mil,1233.701mil) on Bottom Layer And Track (581.279mil,1196.299mil)(581.279mil,1212.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-2(567.5mil,1174.646mil) on Bottom Layer And Track (553.72mil,1196.299mil)(553.72mil,1212.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-2(567.5mil,1174.646mil) on Bottom Layer And Track (581.279mil,1196.299mil)(581.279mil,1212.047mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad R99-1(4622.5mil,775.787mil) on Top Layer And Text "R99" (4561.319mil,809.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad U10-4(1827.303mil,659.173mil) on Top Layer And Text "U10" (1742.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U10-6(1752.5mil,659.173mil) on Top Layer And Text "U10" (1742.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-1(915.059mil,1319.173mil) on Bottom Layer And Track (933.76mil,1295.748mil)(1091.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-1(915.059mil,1319.173mil) on Bottom Layer And Track (933.76mil,1295.748mil)(933.76mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U12-6(1907.697mil,659.173mil) on Top Layer And Text "U12" (1897.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-1(1825.059mil,1319.173mil) on Bottom Layer And Track (1843.76mil,1295.748mil)(1843.76mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-1(1825.059mil,1319.173mil) on Bottom Layer And Track (1843.76mil,1295.748mil)(2001.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-4(1825.059mil,1469.173mil) on Bottom Layer And Track (1843.76mil,1488.661mil)(1843.76mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-4(1825.059mil,1469.173mil) on Bottom Layer And Track (1843.76mil,1492.598mil)(2001.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-5(2019.941mil,1469.173mil) on Bottom Layer And Track (1843.76mil,1492.598mil)(2001.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-5(2019.941mil,1469.173mil) on Bottom Layer And Track (2001.24mil,1488.661mil)(2001.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-8(2019.941mil,1319.173mil) on Bottom Layer And Track (1843.76mil,1295.748mil)(2001.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-8(2019.941mil,1319.173mil) on Bottom Layer And Track (2001.24mil,1295.748mil)(2001.24mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-4(915.059mil,1469.173mil) on Bottom Layer And Track (933.76mil,1488.661mil)(933.76mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-4(915.059mil,1469.173mil) on Bottom Layer And Track (933.76mil,1492.598mil)(1091.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-5(1109.941mil,1469.173mil) on Bottom Layer And Track (1091.24mil,1488.661mil)(1091.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-5(1109.941mil,1469.173mil) on Bottom Layer And Track (933.76mil,1492.598mil)(1091.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-1(1909.941mil,2454.173mil) on Bottom Layer And Track (1733.76mil,2477.598mil)(1891.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-1(1909.941mil,2454.173mil) on Bottom Layer And Track (1891.24mil,2473.661mil)(1891.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-4(1909.941mil,2304.173mil) on Bottom Layer And Track (1733.76mil,2280.748mil)(1891.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-4(1909.941mil,2304.173mil) on Bottom Layer And Track (1891.24mil,2280.748mil)(1891.24mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-5(1715.059mil,2304.173mil) on Bottom Layer And Track (1733.76mil,2280.748mil)(1733.76mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-5(1715.059mil,2304.173mil) on Bottom Layer And Track (1733.76mil,2280.748mil)(1891.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-8(1715.059mil,2454.173mil) on Bottom Layer And Track (1733.76mil,2473.661mil)(1733.76mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-8(1715.059mil,2454.173mil) on Bottom Layer And Track (1733.76mil,2477.598mil)(1891.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U16-4(1567.5mil,659.173mil) on Bottom Layer And Text "U16" (1652.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U16-6(1642.303mil,659.173mil) on Bottom Layer And Text "U16" (1652.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-8(1109.941mil,1319.173mil) on Bottom Layer And Track (1091.24mil,1295.748mil)(1091.24mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-8(1109.941mil,1319.173mil) on Bottom Layer And Track (933.76mil,1295.748mil)(1091.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U18-4(1727.5mil,659.173mil) on Bottom Layer And Text "U18" (1812.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U18-6(1802.303mil,659.173mil) on Bottom Layer And Text "U18" (1812.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-1(2280.059mil,1314.173mil) on Bottom Layer And Track (2298.76mil,1290.748mil)(2298.76mil,1294.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-1(2280.059mil,1314.173mil) on Bottom Layer And Track (2298.76mil,1290.748mil)(2456.24mil,1290.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-4(2280.059mil,1464.173mil) on Bottom Layer And Track (2298.76mil,1483.661mil)(2298.76mil,1487.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-4(2280.059mil,1464.173mil) on Bottom Layer And Track (2298.76mil,1487.598mil)(2456.24mil,1487.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-5(2474.941mil,1464.173mil) on Bottom Layer And Track (2298.76mil,1487.598mil)(2456.24mil,1487.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-5(2474.941mil,1464.173mil) on Bottom Layer And Track (2456.24mil,1483.661mil)(2456.24mil,1487.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-8(2474.941mil,1314.173mil) on Bottom Layer And Track (2298.76mil,1290.748mil)(2456.24mil,1290.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-8(2474.941mil,1314.173mil) on Bottom Layer And Track (2456.24mil,1290.748mil)(2456.24mil,1294.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-1(2364.941mil,2454.173mil) on Bottom Layer And Track (2188.76mil,2477.598mil)(2346.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-1(2364.941mil,2454.173mil) on Bottom Layer And Track (2346.24mil,2473.661mil)(2346.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-4(2364.941mil,2304.173mil) on Bottom Layer And Track (2188.76mil,2280.748mil)(2346.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-4(2364.941mil,2304.173mil) on Bottom Layer And Track (2346.24mil,2280.748mil)(2346.24mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-5(2170.059mil,2304.173mil) on Bottom Layer And Track (2188.76mil,2280.748mil)(2188.76mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-5(2170.059mil,2304.173mil) on Bottom Layer And Track (2188.76mil,2280.748mil)(2346.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-8(2170.059mil,2454.173mil) on Bottom Layer And Track (2188.76mil,2473.661mil)(2188.76mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-8(2170.059mil,2454.173mil) on Bottom Layer And Track (2188.76mil,2477.598mil)(2346.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U22-6(1964.902mil,659.173mil) on Bottom Layer And Text "U22" (1972.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U24-6(2122.5mil,659.173mil) on Bottom Layer And Text "U24" (2132.5mil,684.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-1(172.5mil,967.173mil) on Top Layer And Track (149.5mil,1010.173mil)(149.5mil,1052.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-4(322.5mil,967.173mil) on Top Layer And Track (345.5mil,1010.173mil)(345.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-5(322.5mil,1161.173mil) on Top Layer And Track (345.5mil,1010.173mil)(345.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.33mil < 10mil) Between Pad U26-7(222.5mil,1161.173mil) on Top Layer And Text "U26" (147.5mil,1209.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad U26-8(172.5mil,1161.173mil) on Top Layer And Text "U26" (147.5mil,1209.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-8(172.5mil,1161.173mil) on Top Layer And Track (149.5mil,1076.173mil)(149.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-1(622.5mil,1161.173mil) on Top Layer And Track (645.5mil,1076.173mil)(645.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-4(472.5mil,1161.173mil) on Top Layer And Track (449.5mil,1010.173mil)(449.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-5(472.5mil,967.173mil) on Top Layer And Track (449.5mil,1010.173mil)(449.5mil,1118.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-8(622.5mil,967.173mil) on Top Layer And Track (645.5mil,1010.173mil)(645.5mil,1052.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-1(999.941mil,2454.173mil) on Bottom Layer And Track (823.76mil,2477.598mil)(981.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-1(999.941mil,2454.173mil) on Bottom Layer And Track (981.24mil,2473.661mil)(981.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-4(999.941mil,2304.173mil) on Bottom Layer And Track (823.76mil,2280.748mil)(981.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-4(999.941mil,2304.173mil) on Bottom Layer And Track (981.24mil,2280.748mil)(981.24mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-5(805.059mil,2304.173mil) on Bottom Layer And Track (823.76mil,2280.748mil)(823.76mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-5(805.059mil,2304.173mil) on Bottom Layer And Track (823.76mil,2280.748mil)(981.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-8(805.059mil,2454.173mil) on Bottom Layer And Track (823.76mil,2473.661mil)(823.76mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-8(805.059mil,2454.173mil) on Bottom Layer And Track (823.76mil,2477.598mil)(981.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U4-6(1432.697mil,659.173mil) on Top Layer And Text "U4" (1422.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U6-5(1629.902mil,659.173mil) on Top Layer And Text "U6" (1582.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U6-6(1592.5mil,659.173mil) on Top Layer And Text "U6" (1582.5mil,684.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-1(1365.059mil,1319.173mil) on Bottom Layer And Track (1383.76mil,1295.748mil)(1383.76mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-1(1365.059mil,1319.173mil) on Bottom Layer And Track (1383.76mil,1295.748mil)(1541.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-4(1365.059mil,1469.173mil) on Bottom Layer And Track (1383.76mil,1488.661mil)(1383.76mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-4(1365.059mil,1469.173mil) on Bottom Layer And Track (1383.76mil,1492.598mil)(1541.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-5(1559.941mil,1469.173mil) on Bottom Layer And Track (1383.76mil,1492.598mil)(1541.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-5(1559.941mil,1469.173mil) on Bottom Layer And Track (1541.24mil,1488.661mil)(1541.24mil,1492.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-8(1559.941mil,1319.173mil) on Bottom Layer And Track (1383.76mil,1295.748mil)(1541.24mil,1295.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-8(1559.941mil,1319.173mil) on Bottom Layer And Track (1541.24mil,1295.748mil)(1541.24mil,1299.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-1(1459.941mil,2454.173mil) on Bottom Layer And Track (1283.76mil,2477.598mil)(1441.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-1(1459.941mil,2454.173mil) on Bottom Layer And Track (1441.24mil,2473.661mil)(1441.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-4(1459.941mil,2304.173mil) on Bottom Layer And Track (1283.76mil,2280.748mil)(1441.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-4(1459.941mil,2304.173mil) on Bottom Layer And Track (1441.24mil,2280.748mil)(1441.24mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-5(1265.059mil,2304.173mil) on Bottom Layer And Track (1283.76mil,2280.748mil)(1283.76mil,2284.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-5(1265.059mil,2304.173mil) on Bottom Layer And Track (1283.76mil,2280.748mil)(1441.24mil,2280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-8(1265.059mil,2454.173mil) on Bottom Layer And Track (1283.76mil,2473.661mil)(1283.76mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-8(1265.059mil,2454.173mil) on Bottom Layer And Track (1283.76mil,2477.598mil)(1441.24mil,2477.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
Rule Violations :741

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.518mil < 10mil) Between Arc (6122.5mil,2102.598mil) on Top Overlay And Text "C30" (6077.5mil,2311.024mil) on Top Overlay Silk Text to Silk Clearance [9.518mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3252.5mil,2439.173mil) on Bottom Overlay And Text "R56" (3307.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2937.5mil,2344.173mil) on Bottom Overlay And Text "C27" (2887.5mil,2344.173mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "C13" (3007.5mil,2344.173mil) on Bottom Overlay And Text "C14" (3062.5mil,2344.173mil) on Bottom Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C21" (2707.5mil,2344.173mil) on Bottom Overlay And Text "C23" (2767.5mil,2344.173mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C23" (2767.5mil,2344.173mil) on Bottom Overlay And Text "C25" (2827.5mil,2344.173mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C25" (2827.5mil,2344.173mil) on Bottom Overlay And Text "C27" (2887.5mil,2344.173mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (4.98mil < 10mil) Between Text "C33" (6642.5mil,1619.173mil) on Top Overlay And Track (6635.61mil,1425.748mil)(6635.61mil,1622.598mil) on Top Overlay Silk Text to Silk Clearance [4.98mil]
   Violation between Silk To Silk Clearance Constraint: (4.921mil < 10mil) Between Text "C34" (5847.5mil,1400.472mil) on Top Overlay And Track (5654.075mil,1407.362mil)(5850.925mil,1407.362mil) on Top Overlay Silk Text to Silk Clearance [4.921mil]
   Violation between Silk To Silk Clearance Constraint: (8.468mil < 10mil) Between Text "C49" (467.5mil,864.173mil) on Top Overlay And Track (531.752mil,851.417mil)(563.248mil,851.417mil) on Top Overlay Silk Text to Silk Clearance [8.468mil]
   Violation between Silk To Silk Clearance Constraint: (9.813mil < 10mil) Between Text "C50" (757.5mil,1124.173mil) on Top Overlay And Track (821.752mil,1111.417mil)(853.248mil,1111.417mil) on Top Overlay Silk Text to Silk Clearance [9.813mil]
   Violation between Silk To Silk Clearance Constraint: (8.175mil < 10mil) Between Text "C62" (6022.5mil,1019.173mil) on Bottom Overlay And Track (6001.752mil,1006.417mil)(6033.248mil,1006.417mil) on Bottom Overlay Silk Text to Silk Clearance [8.175mil]
   Violation between Silk To Silk Clearance Constraint: (9.916mil < 10mil) Between Text "C62" (6022.5mil,1019.173mil) on Bottom Overlay And Track (6001.752mil,1071.929mil)(6033.248mil,1071.929mil) on Bottom Overlay Silk Text to Silk Clearance [9.916mil]
   Violation between Silk To Silk Clearance Constraint: (8.234mil < 10mil) Between Text "C63" (6032.5mil,1179.173mil) on Bottom Overlay And Track (6001.752mil,1166.417mil)(6033.248mil,1166.417mil) on Bottom Overlay Silk Text to Silk Clearance [8.234mil]
   Violation between Silk To Silk Clearance Constraint: (9.916mil < 10mil) Between Text "C63" (6032.5mil,1179.173mil) on Bottom Overlay And Track (6001.752mil,1231.929mil)(6033.248mil,1231.929mil) on Bottom Overlay Silk Text to Silk Clearance [9.916mil]
   Violation between Silk To Silk Clearance Constraint: (9.968mil < 10mil) Between Text "C64" (6037.5mil,1334.173mil) on Bottom Overlay And Track (6001.752mil,1326.417mil)(6033.248mil,1326.417mil) on Bottom Overlay Silk Text to Silk Clearance [9.968mil]
   Violation between Silk To Silk Clearance Constraint: (5.764mil < 10mil) Between Text "D19" (192.5mil,879.173mil) on Bottom Overlay And Track (166.004mil,922.126mil)(242.776mil,922.126mil) on Bottom Overlay Silk Text to Silk Clearance [5.764mil]
   Violation between Silk To Silk Clearance Constraint: (9.724mil < 10mil) Between Text "D38" (5607.5mil,1054.173mil) on Top Overlay And Track (5621.161mil,1053.858mil)(5621.161mil,1264.488mil) on Top Overlay Silk Text to Silk Clearance [9.724mil]
   Violation between Silk To Silk Clearance Constraint: (5.008mil < 10mil) Between Text "D40" (6542.5mil,2409.173mil) on Top Overlay And Track (6538.524mil,2398.228mil)(6587.736mil,2398.228mil) on Top Overlay Silk Text to Silk Clearance [5.008mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "D40" (6542.5mil,2409.173mil) on Top Overlay And Track (6601.516mil,2282.087mil)(6601.516mil,2396.26mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "D40" (6542.5mil,2409.173mil) on Top Overlay And Track (6601.516mil,2396.26mil)(6603.484mil,2396.26mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (3.88mil < 10mil) Between Text "IC6" (5712.5mil,834.173mil) on Top Overlay And Track (5713.327mil,828.228mil)(5768.445mil,828.228mil) on Top Overlay Silk Text to Silk Clearance [3.88mil]
   Violation between Silk To Silk Clearance Constraint: (4.532mil < 10mil) Between Text "J1" (3427.5mil,434.173mil) on Top Overlay And Track (3422.224mil,424.173mil)(4297.224mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [4.532mil]
   Violation between Silk To Silk Clearance Constraint: (9.774mil < 10mil) Between Text "J1" (3427.5mil,434.173mil) on Top Overlay And Track (3422.224mil,9.173mil)(3422.224mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [9.774mil]
   Violation between Silk To Silk Clearance Constraint: (4.415mil < 10mil) Between Text "J3" (4452.5mil,434.173mil) on Top Overlay And Track (4452.5mil,424.173mil)(5327.5mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [4.415mil]
   Violation between Silk To Silk Clearance Constraint: (8.195mil < 10mil) Between Text "J3" (4452.5mil,434.173mil) on Top Overlay And Track (4452.5mil,9.173mil)(4452.5mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [8.195mil]
   Violation between Silk To Silk Clearance Constraint: (4.707mil < 10mil) Between Text "J4" (1345.925mil,434.173mil) on Top Overlay And Track (1342.224mil,424.173mil)(2217.224mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [4.707mil]
   Violation between Silk To Silk Clearance Constraint: (9.857mil < 10mil) Between Text "J4" (1345.925mil,434.173mil) on Top Overlay And Track (1342.224mil,9.173mil)(1342.224mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [9.857mil]
   Violation between Silk To Silk Clearance Constraint: (4.473mil < 10mil) Between Text "J5" (2387.5mil,434.173mil) on Top Overlay And Track (2384.075mil,424.173mil)(3259.075mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [4.473mil]
   Violation between Silk To Silk Clearance Constraint: (9.65mil < 10mil) Between Text "J5" (2387.5mil,434.173mil) on Top Overlay And Track (2384.075mil,9.173mil)(2384.075mil,424.173mil) on Top Overlay Silk Text to Silk Clearance [9.65mil]
   Violation between Silk To Silk Clearance Constraint: (9.329mil < 10mil) Between Text "J8" (5627.5mil,414.173mil) on Top Overlay And Track (5625.059mil,407.441mil)(5625.098mil,407.48mil) on Top Overlay Silk Text to Silk Clearance [9.329mil]
   Violation between Silk To Silk Clearance Constraint: (3.549mil < 10mil) Between Text "J8" (5627.5mil,414.173mil) on Top Overlay And Track (5625.098mil,407.48mil)(5888.878mil,407.48mil) on Top Overlay Silk Text to Silk Clearance [3.549mil]
   Violation between Silk To Silk Clearance Constraint: (9.329mil < 10mil) Between Text "J8" (5627.5mil,414.173mil) on Top Overlay And Track (5625.098mil,9.842mil)(5625.098mil,407.48mil) on Top Overlay Silk Text to Silk Clearance [9.329mil]
   Violation between Silk To Silk Clearance Constraint: (3.874mil < 10mil) Between Text "L1" (5877.5mil,1294.173mil) on Top Overlay And Track (5876.126mil,1287.799mil)(6108.874mil,1287.799mil) on Top Overlay Silk Text to Silk Clearance [3.874mil]
   Violation between Silk To Silk Clearance Constraint: (9.886mil < 10mil) Between Text "L2" (4312.5mil,3139.173mil) on Bottom Overlay And Track (4270.295mil,3184.961mil)(4457.303mil,3184.961mil) on Bottom Overlay Silk Text to Silk Clearance [9.887mil]
   Violation between Silk To Silk Clearance Constraint: (8.802mil < 10mil) Between Text "LED1" (5672.5mil,3914.173mil) on Top Overlay And Track (5555.098mil,3837.835mil)(5661.398mil,3837.835mil) on Top Overlay Silk Text to Silk Clearance [8.802mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED1" (5672.5mil,3914.173mil) on Top Overlay And Track (5555.098mil,3920.512mil)(5661.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED1" (5672.5mil,3914.173mil) on Top Overlay And Track (5661.398mil,3837.835mil)(5661.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (6547.5mil,3349.173mil) on Top Overlay And Track (6430.098mil,3262.835mil)(6536.398mil,3262.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (6547.5mil,3349.173mil) on Top Overlay And Track (6430.098mil,3345.512mil)(6536.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (6547.5mil,3349.173mil) on Top Overlay And Track (6536.398mil,3262.835mil)(6536.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.572mil < 10mil) Between Text "LED11" (6547.5mil,3234.173mil) on Top Overlay And Track (6430.098mil,3147.835mil)(6536.398mil,3147.835mil) on Top Overlay Silk Text to Silk Clearance [5.572mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED11" (6547.5mil,3234.173mil) on Top Overlay And Track (6430.098mil,3230.512mil)(6536.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED11" (6547.5mil,3234.173mil) on Top Overlay And Track (6536.398mil,3147.835mil)(6536.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (6547.5mil,3119.173mil) on Top Overlay And Track (6430.098mil,3032.835mil)(6536.398mil,3032.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (6547.5mil,3119.173mil) on Top Overlay And Track (6430.098mil,3115.512mil)(6536.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (6547.5mil,3119.173mil) on Top Overlay And Track (6536.398mil,3032.835mil)(6536.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (6547.5mil,3924.173mil) on Top Overlay And Track (6430.098mil,3837.835mil)(6536.398mil,3837.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (6547.5mil,3924.173mil) on Top Overlay And Track (6430.098mil,3920.512mil)(6536.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (6547.5mil,3924.173mil) on Top Overlay And Track (6536.398mil,3837.835mil)(6536.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (8.804mil < 10mil) Between Text "LED17" (6547.5mil,3809.173mil) on Top Overlay And Track (6430.098mil,3722.835mil)(6536.398mil,3722.835mil) on Top Overlay Silk Text to Silk Clearance [8.804mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED17" (6547.5mil,3809.173mil) on Top Overlay And Track (6430.098mil,3805.512mil)(6536.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED17" (6547.5mil,3809.173mil) on Top Overlay And Track (6536.398mil,3722.835mil)(6536.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (6547.5mil,3694.173mil) on Top Overlay And Track (6430.098mil,3607.835mil)(6536.398mil,3607.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (6547.5mil,3694.173mil) on Top Overlay And Track (6430.098mil,3690.512mil)(6536.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (6547.5mil,3694.173mil) on Top Overlay And Track (6536.398mil,3607.835mil)(6536.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (6547.5mil,3579.173mil) on Top Overlay And Track (6430.098mil,3492.835mil)(6536.398mil,3492.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (6547.5mil,3579.173mil) on Top Overlay And Track (6430.098mil,3575.512mil)(6536.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (6547.5mil,3579.173mil) on Top Overlay And Track (6536.398mil,3492.835mil)(6536.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.571mil < 10mil) Between Text "LED2" (5672.5mil,3799.173mil) on Top Overlay And Track (5555.098mil,3722.835mil)(5661.398mil,3722.835mil) on Top Overlay Silk Text to Silk Clearance [5.571mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED2" (5672.5mil,3799.173mil) on Top Overlay And Track (5555.098mil,3805.512mil)(5661.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED2" (5672.5mil,3799.173mil) on Top Overlay And Track (5661.398mil,3722.835mil)(5661.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (5907.5mil,3924.173mil) on Top Overlay And Track (5790.098mil,3837.835mil)(5896.398mil,3837.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (5907.5mil,3924.173mil) on Top Overlay And Track (5790.098mil,3920.512mil)(5896.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (5907.5mil,3924.173mil) on Top Overlay And Track (5896.398mil,3837.835mil)(5896.398mil,3920.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (5907.5mil,3809.173mil) on Top Overlay And Track (5790.098mil,3722.835mil)(5896.398mil,3722.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (5907.5mil,3809.173mil) on Top Overlay And Track (5790.098mil,3805.512mil)(5896.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (5907.5mil,3809.173mil) on Top Overlay And Track (5896.398mil,3722.835mil)(5896.398mil,3805.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (5907.5mil,3694.173mil) on Top Overlay And Track (5790.098mil,3607.835mil)(5896.398mil,3607.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (5907.5mil,3694.173mil) on Top Overlay And Track (5790.098mil,3690.512mil)(5896.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (5907.5mil,3694.173mil) on Top Overlay And Track (5896.398mil,3607.835mil)(5896.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (5907.5mil,3579.173mil) on Top Overlay And Track (5790.098mil,3492.835mil)(5896.398mil,3492.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (5907.5mil,3579.173mil) on Top Overlay And Track (5790.098mil,3575.512mil)(5896.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (5907.5mil,3579.173mil) on Top Overlay And Track (5896.398mil,3492.835mil)(5896.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.744mil < 10mil) Between Text "LED24" (5907.5mil,3464.173mil) on Top Overlay And Track (5790.098mil,3377.835mil)(5896.398mil,3377.835mil) on Top Overlay Silk Text to Silk Clearance [5.744mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED24" (5907.5mil,3464.173mil) on Top Overlay And Track (5790.098mil,3460.512mil)(5896.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED24" (5907.5mil,3464.173mil) on Top Overlay And Track (5896.398mil,3377.835mil)(5896.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (5907.5mil,3349.173mil) on Top Overlay And Track (5790.098mil,3262.835mil)(5896.398mil,3262.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (5907.5mil,3349.173mil) on Top Overlay And Track (5790.098mil,3345.512mil)(5896.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (5907.5mil,3349.173mil) on Top Overlay And Track (5896.398mil,3262.835mil)(5896.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (5907.5mil,3234.173mil) on Top Overlay And Track (5790.098mil,3147.835mil)(5896.398mil,3147.835mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (5907.5mil,3234.173mil) on Top Overlay And Track (5790.098mil,3230.512mil)(5896.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (5907.5mil,3234.173mil) on Top Overlay And Track (5896.398mil,3147.835mil)(5896.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.86mil < 10mil) Between Text "LED27" (5907.5mil,3119.173mil) on Top Overlay And Track (5790.098mil,3032.835mil)(5896.398mil,3032.835mil) on Top Overlay Silk Text to Silk Clearance [6.86mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED27" (5907.5mil,3119.173mil) on Top Overlay And Track (5790.098mil,3115.512mil)(5896.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED27" (5907.5mil,3119.173mil) on Top Overlay And Track (5896.398mil,3032.835mil)(5896.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED3" (5672.5mil,3684.173mil) on Top Overlay And Track (5555.098mil,3607.835mil)(5661.398mil,3607.835mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED3" (5672.5mil,3684.173mil) on Top Overlay And Track (5555.098mil,3690.512mil)(5661.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED3" (5672.5mil,3684.173mil) on Top Overlay And Track (5661.398mil,3607.835mil)(5661.398mil,3690.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED4" (5672.5mil,3569.173mil) on Top Overlay And Track (5555.098mil,3492.835mil)(5661.398mil,3492.835mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED4" (5672.5mil,3569.173mil) on Top Overlay And Track (5555.098mil,3575.512mil)(5661.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED4" (5672.5mil,3569.173mil) on Top Overlay And Track (5661.398mil,3492.835mil)(5661.398mil,3575.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED5" (5672.5mil,3454.173mil) on Top Overlay And Track (5555.098mil,3377.835mil)(5661.398mil,3377.835mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED5" (5672.5mil,3454.173mil) on Top Overlay And Track (5555.098mil,3460.512mil)(5661.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED5" (5672.5mil,3454.173mil) on Top Overlay And Track (5661.398mil,3377.835mil)(5661.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED6" (5672.5mil,3339.173mil) on Top Overlay And Track (5555.098mil,3262.835mil)(5661.398mil,3262.835mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED6" (5672.5mil,3339.173mil) on Top Overlay And Track (5555.098mil,3345.512mil)(5661.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED6" (5672.5mil,3339.173mil) on Top Overlay And Track (5661.398mil,3262.835mil)(5661.398mil,3345.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED7" (5672.5mil,3224.173mil) on Top Overlay And Track (5555.098mil,3230.512mil)(5661.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED7" (5672.5mil,3224.173mil) on Top Overlay And Track (5661.398mil,3147.835mil)(5661.398mil,3230.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED8" (5672.5mil,3119.173mil) on Top Overlay And Track (5555.098mil,3115.512mil)(5661.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED8" (5672.5mil,3119.173mil) on Top Overlay And Track (5661.398mil,3032.835mil)(5661.398mil,3115.512mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "LED9" (6549.902mil,3464.173mil) on Top Overlay And Track (6430.098mil,3460.512mil)(6536.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "LED9" (6549.902mil,3464.173mil) on Top Overlay And Track (6536.398mil,3377.835mil)(6536.398mil,3460.512mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.687mil < 10mil) Between Text "R101" (4332.5mil,2154.173mil) on Top Overlay And Text "R102" (4407.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [7.687mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R102" (4407.5mil,2154.173mil) on Top Overlay And Text "R103" (4482.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R103" (4482.5mil,2154.173mil) on Top Overlay And Text "R104" (4557.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R104" (4557.5mil,2154.173mil) on Top Overlay And Text "R114" (4632.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R114" (4632.5mil,2154.173mil) on Top Overlay And Text "R115" (4707.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R115" (4707.5mil,2154.173mil) on Top Overlay And Text "R116" (4782.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R116" (4782.5mil,2154.173mil) on Top Overlay And Text "R117" (4857.5mil,2154.173mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "R130" (5052.5mil,2529.173mil) on Top Overlay And Track (5037.5mil,2329.173mil)(5037.5mil,2629.173mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R17" (3602.5mil,2159.173mil) on Top Overlay And Text "R18" (3657.5mil,2159.173mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (7.678mil < 10mil) Between Text "R17" (3602.5mil,2159.173mil) on Top Overlay And Text "R7" (3557.5mil,2159.173mil) on Top Overlay Silk Text to Silk Clearance [7.678mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R18" (3657.5mil,2159.173mil) on Top Overlay And Text "R19" (3712.5mil,2159.173mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R19" (3712.5mil,2159.173mil) on Top Overlay And Text "R20" (3767.5mil,2159.173mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R31" (3262.5mil,2439.173mil) on Top Overlay And Text "R32" (3202.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (3202.5mil,2439.173mil) on Top Overlay And Text "R33" (3147.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R33" (3147.5mil,2439.173mil) on Top Overlay And Text "R34" (3082.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R34" (3082.5mil,2439.173mil) on Top Overlay And Text "R35" (3017.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R35" (3017.5mil,2439.173mil) on Top Overlay And Text "R36" (2957.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R36" (2957.5mil,2439.173mil) on Top Overlay And Text "R37" (2897.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R37" (2897.5mil,2439.173mil) on Top Overlay And Text "R38" (2837.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R38" (2837.5mil,2439.173mil) on Top Overlay And Text "R39" (2777.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R39" (2777.5mil,2439.173mil) on Top Overlay And Text "R40" (2717.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (9.348mil < 10mil) Between Text "R40" (2717.5mil,2439.173mil) on Top Overlay And Text "R41" (2657.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [9.348mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R41" (2657.5mil,2439.173mil) on Top Overlay And Text "R42" (2597.5mil,2439.173mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R46" (2702.342mil,2440.669mil) on Bottom Overlay And Text "R49" (2762.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R49" (2762.342mil,2440.669mil) on Bottom Overlay And Text "R50" (2822.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (9.348mil < 10mil) Between Text "R50" (2822.342mil,2440.669mil) on Bottom Overlay And Text "R51" (2882.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [9.348mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R51" (2882.342mil,2440.669mil) on Bottom Overlay And Text "R52" (2942.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R52" (2942.342mil,2440.669mil) on Bottom Overlay And Text "R53" (3002.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R53" (3002.342mil,2440.669mil) on Bottom Overlay And Text "R54" (3062.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R54" (3062.342mil,2440.669mil) on Bottom Overlay And Text "R55" (3127.342mil,2440.669mil) on Bottom Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R90" (308.248mil,2121.89mil) on Top Overlay And Track (344.626mil,2107.953mil)(360.374mil,2107.953mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (6.914mil < 10mil) Between Text "U1" (1152.5mil,1499.173mil) on Bottom Overlay And Track (1091.24mil,1488.661mil)(1091.24mil,1492.598mil) on Bottom Overlay Silk Text to Silk Clearance [6.914mil]
   Violation between Silk To Silk Clearance Constraint: (6.914mil < 10mil) Between Text "U1" (1152.5mil,1499.173mil) on Bottom Overlay And Track (933.76mil,1492.598mil)(1091.24mil,1492.598mil) on Bottom Overlay Silk Text to Silk Clearance [6.914mil]
   Violation between Silk To Silk Clearance Constraint: (9.972mil < 10mil) Between Text "U13" (2097.5mil,1499.173mil) on Bottom Overlay And Track (1843.76mil,1492.598mil)(2001.24mil,1492.598mil) on Bottom Overlay Silk Text to Silk Clearance [9.972mil]
   Violation between Silk To Silk Clearance Constraint: (9.972mil < 10mil) Between Text "U13" (2097.5mil,1499.173mil) on Bottom Overlay And Track (2001.24mil,1488.661mil)(2001.24mil,1492.598mil) on Bottom Overlay Silk Text to Silk Clearance [9.972mil]
   Violation between Silk To Silk Clearance Constraint: (9.396mil < 10mil) Between Text "U29" (4107.5mil,3059.173mil) on Bottom Overlay And Track (4077.815mil,3045.197mil)(4117.185mil,3045.197mil) on Bottom Overlay Silk Text to Silk Clearance [9.396mil]
Rule Violations :140

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1178
Waived Violations : 0
Time Elapsed        : 00:00:05