

================================================================
== Vitis HLS Report for 'LADDER3PT_74_75_1_Pipeline_VITIS_LOOP_14_1218'
================================================================
* Date:           Tue May 20 14:35:06 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|     72|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                              Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |XRA_1_U  |LADDER3PT_74_75_1_Pipeline_VITIS_LOOP_14_1218_XRA_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +---------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                                                 |        0|  64|   8|    0|     8|   64|     1|          512|
    +---------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_73_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln14_fu_67_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_263_fu_28              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_263_fu_28              |  4|   0|    4|          0|
    |zext_ln15_reg_103        |  3|   0|   32|         29|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   39|         29|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218|  return value|
|R2_X_2_address0  |  out|    3|   ap_memory|                                         R2_X_2|         array|
|R2_X_2_ce0       |  out|    1|   ap_memory|                                         R2_X_2|         array|
|R2_X_2_we0       |  out|    1|   ap_memory|                                         R2_X_2|         array|
|R2_X_2_d0        |  out|   64|   ap_memory|                                         R2_X_2|         array|
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_263 = alloca i32 1" [src/fpx.c:12->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 5 'alloca' 'i_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln12 = store i4 0, i4 %i_263" [src/fpx.c:12->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 6 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i10.i101"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i4 %i_263" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln14 = icmp_eq  i4 %i, i4 8" [src/fpx.c:14->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 9 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln14 = add i4 %i, i4 1" [src/fpx.c:14->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 10 'add' 'add_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.i10.i101.split, void %for.inc.i108.preheader.exitStub" [src/fpx.c:14->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 11 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i4 %i" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 12 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %trunc_ln15" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 13 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%XRA_1_addr = getelementptr i64 %XRA_1, i32 0, i32 %zext_ln15" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 14 'getelementptr' 'XRA_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%XRA_1_load = load i3 %XRA_1_addr" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 15 'load' 'XRA_1_load' <Predicate = (!icmp_ln14)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln12 = store i4 %add_ln14, i4 %i_263" [src/fpx.c:12->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 16 'store' 'store_ln12' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:12->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 17 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/fpx.c:12->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/fpx.c:14->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 19 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%R2_X_2_addr = getelementptr i64 %R2_X_2, i32 0, i32 %zext_ln15" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 20 'getelementptr' 'R2_X_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%XRA_1_load = load i3 %XRA_1_addr" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 21 'load' 'XRA_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 22 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln15 = store i64 %XRA_1_load, i3 %R2_X_2_addr" [src/fpx.c:15->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 22 'store' 'store_ln15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i10.i101" [src/fpx.c:14->src/fpx.c:91->src/ec_isogeny.c:310]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R2_X_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ XRA_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_263                  (alloca           ) [ 010]
store_ln12             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln14              (icmp             ) [ 010]
add_ln14               (add              ) [ 000]
br_ln14                (br               ) [ 000]
trunc_ln15             (trunc            ) [ 000]
zext_ln15              (zext             ) [ 011]
XRA_1_addr             (getelementptr    ) [ 011]
store_ln12             (store            ) [ 000]
specpipeline_ln12      (specpipeline     ) [ 000]
speclooptripcount_ln12 (speclooptripcount) [ 000]
specloopname_ln14      (specloopname     ) [ 000]
R2_X_2_addr            (getelementptr    ) [ 000]
XRA_1_load             (load             ) [ 000]
store_ln15             (store            ) [ 000]
br_ln14                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R2_X_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2_X_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="XRA_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XRA_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_263_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_263/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="XRA_1_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="3" slack="0"/>
<pin id="36" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="XRA_1_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="3" slack="0"/>
<pin id="41" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="XRA_1_load/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="R2_X_2_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="64" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="3" slack="1"/>
<pin id="49" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R2_X_2_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln15_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln12_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="4" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln14_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="add_ln14_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="trunc_ln15_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln15_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln12_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_263_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_263 "/>
</bind>
</comp>

<comp id="103" class="1005" name="zext_ln15_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="108" class="1005" name="XRA_1_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="XRA_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="39" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="64" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="64" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="92"><net_src comp="73" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="28" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="106"><net_src comp="83" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="111"><net_src comp="32" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R2_X_2 | {2 }
	Port: XRA_1 | {}
 - Input state : 
	Port: LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218 : XRA_1 | {1 2 }
  - Chain level:
	State 1
		store_ln12 : 1
		i : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		trunc_ln15 : 2
		zext_ln15 : 3
		XRA_1_addr : 4
		XRA_1_load : 5
		store_ln12 : 3
	State 2
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln14_fu_67 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |  add_ln14_fu_73  |    0    |    13   |
|----------|------------------|---------|---------|
|   trunc  | trunc_ln15_fu_79 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   |  zext_ln15_fu_83 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    26   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|XRA_1_addr_reg_108|    3   |
|   i_263_reg_93   |    4   |
| zext_ln15_reg_103|   32   |
+------------------+--------+
|       Total      |   39   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   39   |   35   |
+-----------+--------+--------+--------+
