#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 11 17:08:31 2019
# Process ID: 6472
# Current directory: D:/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/project_2/project_2.runs/synth_1/top.vds
# Journal file: D:/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 405.484 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'moduleB' [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
	Parameter S15 bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'moduleB' (1#1) [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:1]
INFO: [Synth 8-6157] synthesizing module 'moduleA' [D:/project_2/project_2.srcs/sources_1/imports/test_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'moduleA' (2#1) [D:/project_2/project_2.srcs/sources_1/imports/test_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ahblite_axi_bridge_0_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_ahblite_axi_bridge_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ahblite_axi_bridge_0_0' (3#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_ahblite_axi_bridge_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (4#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (5#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:693]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1832]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (6#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1832]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2090]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (7#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2090]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2348]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (8#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 79 connections, but only 77 given [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2663]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (9#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2348]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2743]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (10#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2743]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 74 given [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1755]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (12#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:693]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (13#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' requires 8 connections, but only 7 given [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:600]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_0' (14#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_0' requires 8 connections, but only 7 given [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:608]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (15#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (16#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-6472-A133-13/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:683]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [D:/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-3848] Net test_a in module/entity top does not have driver. [D:/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:145]
WARNING: [Synth 8-3848] Net test_b in module/entity top does not have driver. [D:/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:146]
WARNING: [Synth 8-3848] Net test_c in module/entity top does not have driver. [D:/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:147]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [D:/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_AXI_bid[12]
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_AXI_rid[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[23]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[22]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[21]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[20]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[19]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[18]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[17]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[16]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[15]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[14]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[13]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[12]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[11]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[10]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[9]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[8]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[7]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[6]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[5]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[4]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[3]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[2]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[1]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 468.250 ; gain = 164.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.250 ; gain = 164.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.250 ; gain = 164.063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/design_1_ahblite_axi_bridge_0_0/design_1_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'design_1_i/ahblite_axi_bridge_0'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/design_1_ahblite_axi_bridge_0_0/design_1_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'design_1_i/ahblite_axi_bridge_0'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/imports/googgoo/top.xdc]
Finished Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/imports/googgoo/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project_2/project_2.srcs/constrs_1/imports/googgoo/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 845.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 845.984 ; gain = 541.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 845.984 ; gain = 541.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_addr[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_addr[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ba[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ba[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ba[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ba[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ba[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ba[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_cas_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_cas_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_cke. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_cke. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_cs_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_cs_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ck_p. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ck_p. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ck_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ck_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dm[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dm[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dm[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dm[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dm[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dm[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dm[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dm[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_p[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_p[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_p[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_p[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_p[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_p[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_p[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_p[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_n[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_n[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_n[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_n[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_n[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_n[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dqs_n[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dqs_n[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[15]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[15]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[16]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[16]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[17]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[17]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[18]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[18]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[19]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[19]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[20]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[20]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[21]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[21]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[22]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[22]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[23]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[23]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[24]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[24]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[25]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[25]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[26]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[26]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[27]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[27]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[28]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[28]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[29]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[29]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[30]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[30]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[31]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[31]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_dq[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_dq[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_reset_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_reset_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_odt. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_odt. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_ras_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_ras_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_ddr_vrn. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_ddr_vrn. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_ddr_vrp. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_ddr_vrp. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_0_we_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_0_we_n. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[0]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[10]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[11]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[12]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[13]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[14]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[15]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[15]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[16]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[16]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[17]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[17]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[18]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[18]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[19]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[19]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[1]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[20]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[20]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[21]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[21]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[22]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[22]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[23]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[23]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[24]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[24]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[25]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[25]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[26]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[26]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[27]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[27]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[28]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[28]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[29]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[29]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[2]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[30]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[30]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[31]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[31]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[32]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[32]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[33]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[33]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[34]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[34]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[35]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[35]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[36]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[36]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[37]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[37]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[38]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[38]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[39]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[39]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[3]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[40]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[40]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[41]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[41]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[42]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[42]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[43]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[43]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[44]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[44]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[45]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[45]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[46]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[46]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[47]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[47]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[48]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[48]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[49]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[49]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[4]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[50]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[50]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[51]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[51]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[52]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[52]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[53]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[53]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[5]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[6]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[7]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[8]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_mio[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_mio[9]. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_ps_clk. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_ps_clk. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_ps_porb. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_ps_porb. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_0_ps_srstb. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_0_ps_srstb. (constraint file  d:/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ahblite_axi_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 845.984 ; gain = 541.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:85]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "B_11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'moduleA'
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE6 |                              011 |                             0011
                 iSTATE2 |                              100 |                             0100
                 iSTATE3 |                              101 |                             0101
                 iSTATE4 |                              110 |                             0110
                  iSTATE |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'moduleA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 845.984 ; gain = 541.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module moduleB 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module moduleA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mul_temp_reg[31:0]' into 'mul_temp_reg[31:0]' [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
INFO: [Synth 8-4471] merging register 'mul_temp_reg[31:0]' into 'mul_temp_reg[31:0]' [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
INFO: [Synth 8-4471] merging register 'mul_temp_reg[31:0]' into 'mul_temp_reg[31:0]' [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
INFO: [Synth 8-4471] merging register 'mul_temp_reg[31:0]' into 'mul_temp_reg[31:0]' [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
WARNING: [Synth 8-6014] Unused sequential element mul_temp_reg was removed.  [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
WARNING: [Synth 8-6014] Unused sequential element mul_temp_reg was removed.  [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
WARNING: [Synth 8-6014] Unused sequential element mul_temp_reg was removed.  [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
WARNING: [Synth 8-6014] Unused sequential element mul_temp_reg was removed.  [D:/project_2/project_2.srcs/sources_1/imports/6_10pj_temp.v:207]
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_temp0, operation Mode is: C'+A*B.
DSP Report: register mul_temp_reg is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp0 is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp0.
DSP Report: Generating DSP mul_temp1, operation Mode is: A*B.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp1.
DSP Report: Generating DSP mul_temp0, operation Mode is: C'+A*B.
DSP Report: register mul_temp_reg is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp0 is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp0.
DSP Report: Generating DSP mul_temp1, operation Mode is: A*B.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp1.
DSP Report: Generating DSP mul_temp0, operation Mode is: C'+A*B.
DSP Report: register mul_temp_reg is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp0 is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp0.
DSP Report: Generating DSP mul_temp1, operation Mode is: A*B.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp1.
DSP Report: Generating DSP mul_temp1, operation Mode is: A*B.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp1.
DSP Report: Generating DSP mul_temp1, operation Mode is: A*B.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp1.
DSP Report: Generating DSP mul_temp0, operation Mode is: C'+A*B.
DSP Report: register mul_temp_reg is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp0 is absorbed into DSP mul_temp0.
DSP Report: operator mul_temp1 is absorbed into DSP mul_temp0.
INFO: [Synth 8-5545] ROM "moduleA/start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[23]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[22]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[21]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[20]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[19]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[18]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[17]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[16]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[15]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[14]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[13]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[12]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[11]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[10]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[9]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[8]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[7]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[6]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[5]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[4]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[3]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[2]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[1]
WARNING: [Synth 8-3331] design moduleB has unconnected port RDATA[0]
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[0]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[0]' (FDE) to 'moduleB/count_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[0]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\moduleB/count_reg[0] )
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[1]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[1]' (FDE) to 'moduleB/count_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[1]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\moduleB/count_reg[1] )
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[3]' (FDE) to 'moduleB/count_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[4]' (FDE) to 'moduleB/count_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[4]' (FDE) to 'moduleB/count_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[5]' (FDE) to 'moduleB/count_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[5]' (FDE) to 'moduleB/count_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[6]' (FDE) to 'moduleB/count_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[6]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[7]' (FDE) to 'moduleB/count_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[7]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[8]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[9]' (FDE) to 'moduleB/count_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[9]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[10]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[10]' (FDE) to 'moduleB/count_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[10]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[11]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[11]' (FDE) to 'moduleB/count_max_reg[12]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[11]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[12]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[12]' (FDE) to 'moduleB/count_max_reg[13]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[12]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[13]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[13]' (FDE) to 'moduleB/count_max_reg[14]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[13]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[14]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[14]' (FDE) to 'moduleB/count_max_reg[15]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[14]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[15]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[15]' (FDE) to 'moduleB/count_max_reg[16]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[15]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[16]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[16]' (FDE) to 'moduleB/count_max_reg[17]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[16]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[17]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[17]' (FDE) to 'moduleB/count_max_reg[18]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[17]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[18]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[18]' (FDE) to 'moduleB/count_max_reg[19]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[18]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[19]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[19]' (FDE) to 'moduleB/count_max_reg[20]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[19]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[20]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[20]' (FDE) to 'moduleB/count_max_reg[21]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[20]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[21]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[21]' (FDE) to 'moduleB/count_max_reg[22]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[21]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[22]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[22]' (FDE) to 'moduleB/count_max_reg[23]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[22]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[23]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[23]' (FDE) to 'moduleB/count_max_reg[24]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[23]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[24]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[24]' (FDE) to 'moduleB/count_max_reg[25]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[24]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[25]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[25]' (FDE) to 'moduleB/count_max_reg[26]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[25]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[26]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[26]' (FDE) to 'moduleB/count_max_reg[27]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[26]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[27]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[27]' (FDE) to 'moduleB/count_max_reg[28]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[27]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[28]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[28]' (FDE) to 'moduleB/count_max_reg[29]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[28]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[29]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[29]' (FDE) to 'moduleB/count_max_reg[30]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[29]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_3_reg[30]' (FDE) to 'moduleB/count_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_max_reg[30]' (FDE) to 'moduleB/count_max_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleB/count_2_reg[30]' (FDE) to 'moduleB/count_2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/count_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/count_max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/count_2_reg[31] )
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[0]' (FDRE) to 'moduleB/WDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[0]' (FDRE) to 'moduleA/WDATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[1]' (FDRE) to 'moduleB/WDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[1]' (FDRE) to 'moduleA/WDATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[2]' (FDRE) to 'moduleB/WDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[2]' (FDRE) to 'moduleA/WDATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[3]' (FDRE) to 'moduleB/WDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[3]' (FDRE) to 'moduleA/WDATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[4]' (FDRE) to 'moduleB/WDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[4]' (FDRE) to 'moduleA/WDATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[5]' (FDRE) to 'moduleB/WDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[5]' (FDRE) to 'moduleA/WDATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[6]' (FDRE) to 'moduleB/WDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[6]' (FDRE) to 'moduleA/WDATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[7]' (FDRE) to 'moduleB/WDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[7]' (FDRE) to 'moduleA/WDATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[8]' (FDRE) to 'moduleB/WDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'moduleA/WDATA_reg[8]' (FDRE) to 'moduleA/WDATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'moduleB/WDATA_reg[9]' (FDRE) to 'moduleB/WDATA_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/WDATA_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleA/WDATA_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/TRANS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleA/TRANS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/PROT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleA/PROT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/BURST_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleA/ADDR_reg[31] )
WARNING: [Synth 8-3332] Sequential element (moduleB/count_2_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/count_3_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/count_max_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/PROT_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/TRANS_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/WDATA_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleB/BURST_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleA/PROT_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleA/TRANS_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleA/WDATA_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (moduleA/ADDR_reg[31]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moduleB/ADDR_reg[1] )
WARNING: [Synth 8-3332] Sequential element (moduleB/ADDR_reg[1]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 845.984 ; gain = 541.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|moduleB     | C'+A*B      | 16     | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|moduleB     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|moduleB     | C'+A*B      | 16     | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|moduleB     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|moduleB     | C'+A*B      | 16     | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|moduleB     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|moduleB     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|moduleB     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|moduleB     | C'+A*B      | 16     | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_1/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 866.832 ; gain = 562.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 909.309 ; gain = 605.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_ahblite_axi_bridge_0_0 |         1|
|4     |design_1_axi_bram_ctrl_0_0      |         1|
|5     |design_1_axi_bram_ctrl_1_0      |         1|
|6     |design_1_blk_mem_gen_0_0        |         1|
|7     |design_1_blk_mem_gen_1_0        |         1|
|8     |design_1_processing_system7_0_0 |         1|
|9     |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_ahblite_axi_bridge_0_0 |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_axi_bram_ctrl_0_0      |     1|
|4     |design_1_axi_bram_ctrl_1_0      |     1|
|5     |design_1_blk_mem_gen_0_0        |     1|
|6     |design_1_blk_mem_gen_1_0        |     1|
|7     |design_1_processing_system7_0_0 |     1|
|8     |design_1_rst_ps7_0_50M_0        |     1|
|9     |design_1_xbar_0                 |     1|
|10    |CARRY4                          |    62|
|11    |DSP48E1                         |     9|
|12    |LUT1                            |    44|
|13    |LUT2                            |   177|
|14    |LUT3                            |    41|
|15    |LUT4                            |   106|
|16    |LUT5                            |    56|
|17    |LUT6                            |   217|
|18    |MUXF7                           |    10|
|19    |FDRE                            |   286|
|20    |IBUF                            |     1|
|21    |OBUF                            |     9|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2483|
|2     |  design_1_i           |design_1                      |  1465|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   770|
|4     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   254|
|5     |  moduleA              |moduleA                       |    69|
|6     |  moduleB              |moduleB                       |   939|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 918.336 ; gain = 236.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 918.336 ; gain = 614.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 918.336 ; gain = 621.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 918.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 17:09:21 2019...
