/*=============================================================*/
/* Created by Microsemi SmartDesign Tue Sep  7 12:25:38 2021   */
/*                                                             */
/* Warning: Do not modify this file, it may lead to unexpected */
/*          functional failures in your design.                */
/*                                                             */
/*=============================================================*/

#ifndef SYS_CONFIG_MSS_CLOCKS
#define SYS_CONFIG_MSS_CLOCKS

#define MSS_SYS_M3_CLK_FREQ             50000000u
#define MSS_SYS_MDDR_CLK_FREQ           50000000u
#define MSS_SYS_APB_0_CLK_FREQ          50000000u
#define MSS_SYS_APB_1_CLK_FREQ          50000000u
#define MSS_SYS_APB_2_CLK_FREQ          12500000u
#define MSS_SYS_FIC_0_CLK_FREQ          50000000u
#define MSS_SYS_FIC_1_CLK_FREQ          50000000u
#define MSS_SYS_FIC64_CLK_FREQ          50000000u

#endif /* SYS_CONFIG_MSS_CLOCKS */
