Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 00:24:16 2019
| Host         : DESKTOP-O3U78N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.442        0.000                      0                  865        0.187        0.000                      0                  865        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  main_clk_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  main_clk_clk_wiz_0       32.442        0.000                      0                  865        0.187        0.000                      0                  865       19.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_clk_clk_wiz_0
  To Clock:  main_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.456ns (6.709%)  route 6.340ns (93.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[2]/Q
                         net (fo=40, routed)          6.340     5.848    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.462    38.467    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.950    
                         clock uncertainty           -0.094    38.856    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    38.290    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.499ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.456ns (6.766%)  route 6.283ns (93.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[0]/Q
                         net (fo=40, routed)          6.283     5.791    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.462    38.467    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.950    
                         clock uncertainty           -0.094    38.856    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    38.290    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 32.499    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 0.456ns (6.767%)  route 6.282ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[1]/Q
                         net (fo=40, routed)          6.282     5.790    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.462    38.467    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.950    
                         clock uncertainty           -0.094    38.856    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    38.290    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.456ns (7.060%)  route 6.002ns (92.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[2]/Q
                         net (fo=40, routed)          6.002     5.510    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    38.473    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.956    
                         clock uncertainty           -0.094    38.862    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    38.296    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.843ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.456ns (7.123%)  route 5.945ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[0]/Q
                         net (fo=40, routed)          5.945     5.453    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    38.473    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.956    
                         clock uncertainty           -0.094    38.862    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    38.296    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 32.843    

Slack (MET) :             32.844ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 0.456ns (7.125%)  route 5.944ns (92.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[1]/Q
                         net (fo=40, routed)          5.944     5.452    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    38.473    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.956    
                         clock uncertainty           -0.094    38.862    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    38.296    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                 32.844    

Slack (MET) :             32.906ns  (required time - arrival time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.701ns (26.923%)  route 4.617ns (73.077%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.598    -0.913    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.115 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.180    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/CASCADEINB
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.605 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.395     3.000    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_8[0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.124 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.581     4.706    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.830 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.575     5.405    VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X1Y4          RAMB18E1                                     r  VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    38.487    VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.484    38.971    
                         clock uncertainty           -0.094    38.876    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.310    VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 32.906    

Slack (MET) :             32.957ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.456ns (7.260%)  route 5.825ns (92.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[3]/Q
                         net (fo=40, routed)          5.825     5.333    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.462    38.467    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.950    
                         clock uncertainty           -0.094    38.856    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.290    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                 32.957    

Slack (MET) :             33.058ns  (required time - arrival time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.642ns (9.996%)  route 5.780ns (90.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.559    -0.953    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y19         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=40, routed)          5.113     4.678    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.802 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_200/O
                         net (fo=1, routed)           0.668     5.470    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_125
    RAMB18_X0Y2          RAMB18E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.487    38.491    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.094    38.888    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.528    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 33.058    

Slack (MET) :             33.129ns  (required time - arrival time)
  Source:                 VGA/buffer_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (main_clk_clk_wiz_0 rise@40.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 0.456ns (7.450%)  route 5.664ns (92.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.563    -0.949    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  VGA/buffer_addr_reg[2]/Q
                         net (fo=40, routed)          5.664     5.172    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y13         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         1.473    38.478    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.094    38.867    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    38.301    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 33.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.562    -0.619    VGA/H_Counter/main_clk
    SLICE_X37Y9          FDRE                                         r  VGA/H_Counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA/H_Counter/count_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.340    VGA/H_Counter/x_pos[0]
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  VGA/H_Counter/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    VGA/H_Counter/p_1_in[5]
    SLICE_X38Y9          FDRE                                         r  VGA/H_Counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.831    -0.859    VGA/H_Counter/main_clk
    SLICE_X38Y9          FDRE                                         r  VGA/H_Counter/count_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.121    -0.482    VGA/H_Counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.561    -0.620    VGA/H_Counter/main_clk
    SLICE_X37Y10         FDRE                                         r  VGA/H_Counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  VGA/H_Counter/count_reg[6]/Q
                         net (fo=6, routed)           0.140    -0.339    VGA/H_Counter/x_pos[6]
    SLICE_X38Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  VGA/H_Counter/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    VGA/H_Counter/count[7]_i_1_n_0
    SLICE_X38Y10         FDRE                                         r  VGA/H_Counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.830    -0.860    VGA/H_Counter/main_clk
    SLICE_X38Y10         FDRE                                         r  VGA/H_Counter/count_reg[7]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.121    -0.483    VGA/H_Counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.299%)  route 0.376ns (72.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.562    -0.619    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X40Y9          FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.376    -0.103    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X34Y9          FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.830    -0.860    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X34Y9          FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.059    -0.297    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.565    -0.616    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.336    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X9Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.835    -0.855    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.070    -0.533    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA/V_Counter/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/o_grn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.560    -0.621    VGA/V_Counter/main_clk
    SLICE_X39Y12         FDRE                                         r  VGA/V_Counter/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  VGA/V_Counter/count_reg[9]/Q
                         net (fo=17, routed)          0.146    -0.335    VGA/H_Counter/Q[0]
    SLICE_X38Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.290 r  VGA/H_Counter/o_grn[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    VGA/H_Counter_n_1
    SLICE_X38Y12         FDRE                                         r  VGA/o_grn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.828    -0.862    VGA/main_clk
    SLICE_X38Y12         FDRE                                         r  VGA/o_grn_reg[0]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.120    -0.488    VGA/o_grn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VGA/buffer_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.284%)  route 0.554ns (79.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.561    -0.620    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  VGA/buffer_addr_reg[1]/Q
                         net (fo=40, routed)          0.554     0.075    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.876    -0.813    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.127    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Hsync_reg/D
                            (rising edge-triggered cell FDSE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.561    -0.620    VGA/H_Counter/main_clk
    SLICE_X37Y10         FDRE                                         r  VGA/H_Counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  VGA/H_Counter/count_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.359    VGA/H_Counter/x_pos[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  VGA/H_Counter/Hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.314    VGA/H_Counter_n_0
    SLICE_X36Y10         FDSE                                         r  VGA/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.830    -0.860    VGA/main_clk
    SLICE_X36Y10         FDSE                                         r  VGA/Hsync_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X36Y10         FDSE (Hold_fdse_C_D)         0.091    -0.516    VGA/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA/buffer_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.928%)  route 0.567ns (80.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.561    -0.620    VGA/main_clk
    SLICE_X41Y11         FDRE                                         r  VGA/buffer_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  VGA/buffer_addr_reg[2]/Q
                         net (fo=40, routed)          0.567     0.087    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.876    -0.813    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.127    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.102%)  route 0.139ns (45.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.565    -0.616    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139    -0.313    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X9Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.835    -0.855    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y7           FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.066    -0.537    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA/buffer_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             main_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clk_clk_wiz_0 rise@0.000ns - main_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.569%)  route 0.580ns (80.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.560    -0.621    VGA/main_clk
    SLICE_X41Y12         FDRE                                         r  VGA/buffer_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  VGA/buffer_addr_reg[5]/Q
                         net (fo=40, routed)          0.580     0.099    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/main_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=161, routed)         0.876    -0.813    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.127    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y4      VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y4      VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y22     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y22     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y19     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_94_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_cooolgate_en_gate_184_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7       VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y19     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_94_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y19     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_94_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_cooolgate_en_gate_184_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y10     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_cooolgate_en_gate_184_cooolDelFlop/C



