MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀
  Temp_Vars:  AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, i_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_1, keA_post, keR_1, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l33, l34, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₅₂: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l28(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₃: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l4(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ k4_post ≤ ___rho_11__post ∧ ___rho_11__post ≤ k4_post ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₄: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l12(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁ ≤ 0
  t₂₅: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l18(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₉: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l12(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ k1_post ≤ ___rho_5__post ∧ ___rho_5__post ≤ k1_post ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ ret_IoSetDeviceInterfaceState44_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_IoSetDeviceInterfaceState44_post ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ 0 ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ 0 ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₂: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l8(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₅: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l15(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₀: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l34(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₆ ≤ 0
  t₁₁: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l34(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₆ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₃: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l14(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₄₆ ≤ 1+k2_post ∧ 1+k2_post ≤ X₄₆ ∧ 1 ≤ X₄₆ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₄: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l2(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ k3_post ≤ ___rho_10__post ∧ ___rho_10__post ≤ k3_post ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃ ≤ i___01313_post ∧ i___01313_post ≤ X₃ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₄₆ ≤ 0
  t₁₈: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l9(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₂ ≤ 0
  t₁₉: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l9(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₂ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₀: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l16(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₁: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l17(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₁ ≤ 0
  t₂₂: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l17(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₁ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₈: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l20(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₁₆: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l3(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₇: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l19(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: a4343_post ≤ 1 ∧ X₄₉ ≤ 1+k5_post ∧ phi_io_compl_post ≤ 1 ∧ 1 ≤ a4343_post ∧ 1+k5_post ≤ X₄₉ ∧ 1 ≤ phi_io_compl_post ∧ 1 ≤ X₄₉ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₈: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l21(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₃ ≤ i___04545_post ∧ i___04545_post ≤ X₃ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₄₉ ≤ 0
  t₃₂: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l25(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₅₂ ≤ 2 ∧ 2 ≤ X₅₂ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₃: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l26(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 3 ≤ X₅₂ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₄: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l26(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₅₂ ≤ 1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₉: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l11(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₀ ≤ 0
  t₄₀: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l11(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: a11_post ≤ 1 ∧ 1 ≤ a11_post ∧ 1 ≤ X₁₀ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₂ ≤ b22_post ∧ b22_post ≤ X₂ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ ret_t1394Diag_PnpStopDevice33_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394Diag_PnpStopDevice33_post ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ 0 ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ 0 ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₀: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l23(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₅: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l27(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₁: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l25(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: phi_nSUC_ret_post ≤ 1 ∧ 1 ≤ phi_nSUC_ret_post ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₃₆: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l25(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₅₁: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l22(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ ioR_post ≤ ioA_post ∧ keR_post ≤ ioA_post ∧ ioA_post ≤ ioR_post ∧ ioA_post ≤ keR_post ∧ 0 ≤ ioR_post ∧ ioR_post ≤ 0 ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ keR_post ≤ keA_post ∧ keA_post ≤ keR_post ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ 0 ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ 0 ∧ 0 ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ 0 ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄₃: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l5(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: a2828_post ≤ 1 ∧ 1 ≤ a2828_post ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ 0 ≤ b2929_post ∧ b2929_post ≤ 0 ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ ret_ExAllocatePool3030_post ≤ pIrb_post ∧ pIrb_post ≤ ret_ExAllocatePool3030_post ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ 0 ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ 0 ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l1(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃ ≤ i___02020_post ∧ i___02020_post ≤ X₃ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₄₇ ≤ 0
  t₁: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l2(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₄₇ ≤ 1+k3_post ∧ keR_1 ≤ 1 ∧ 1+k3_post ≤ X₄₇ ∧ 1 ≤ keR_1 ∧ 1 ≤ X₄₇ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ a1818_post ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ a1818_post ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃ ≤ i___01717_post ∧ i___01717_post ≤ X₃ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l31(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₈ ≤ 0
  t₅: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l31(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₈ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l13(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₀ ≤ 0
  t₃: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l13(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₀ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₆: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l30(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₇: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l32(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₁₇ ≤ 0
  t₈: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l32(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₇ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₉: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l33(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄₉: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l19(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keR_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keR_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ k5_post ≤ ___rho_12__post ∧ ___rho_12__post ≤ k5_post ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₃ ≤ i___04040_post ∧ i___04040_post ≤ X₃ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₄₈ ≤ 0
  t₅₀: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l7(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₄₈ ≤ 1+k4_post ∧ keR_1 ≤ 1 ∧ 1+k4_post ≤ X₄₈ ∧ 1 ≤ keR_1 ∧ 1 ≤ X₄₈ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃ ≤ i___02424_post ∧ i___02424_post ≤ X₃ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄₁: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l1(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₅₃ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₅₃ ≤ a3232_post ∧ a3232_post ≤ X₅₃ ∧ X₆ ≤ a3434_post ∧ a3434_post ≤ X₆ ∧ X₅₃ ≤ a3737_post ∧ a3737_post ≤ X₅₃ ∧ X₆ ≤ a3838_post ∧ a3838_post ≤ X₆ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ 0 ≤ b3333_post ∧ b3333_post ≤ 0 ∧ X₅₃ ≤ b3535_post ∧ b3535_post ≤ X₅₃ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ ret_t1394_SubmitIrpSynch3636_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394_SubmitIrpSynch3636_post ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ 0 ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ 0
  t₄₂: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l1(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₆ ≤ a3131_post ∧ a3131_post ≤ X₆ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₅₃ ≤ 0
  t₄₆: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l1(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ 0 ≤ X₆ ∧ X₆ ≤ 0
  t₄₄: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l29(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₆ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄₅: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l29(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1+X₆ ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₄₇: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l1(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₅ ≤ 0
  t₄₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l6(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ a2525_post ≤ 1 ∧ 1 ≤ a2525_post ∧ 1 ≤ X₅ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ ret_IoAllocateIrp2727_post ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ ret_IoAllocateIrp2727_post ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ 0 ≤ b2626_post ∧ b2626_post ≤ 0 ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ 0 ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ 0 ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₆: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l10(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₄₅ ≤ 1+k1_post ∧ 1+k1_post ≤ X₄₅ ∧ 1 ≤ X₄₅ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀
  t₂₇: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l13(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keR_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keR_1 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ k2_post ≤ ___rho_4__post ∧ ___rho_4__post ≤ k2_post ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₂₉ ≤ a77_post ∧ a77_post ≤ X₂₉ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₃ ≤ i___099_post ∧ i___099_post ≤ X₃ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀ ∧ X₄₅ ≤ 0
  t₁₇: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀) → l12(AsyncAddressData_post, CromData_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_666__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04545_post, i___099_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, phi_io_compl_post, phi_nSUC_ret_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ CromData_post ∧ CromData_post ≤ X₁ ∧ X₂ ≤ Irp_post ∧ Irp_post ≤ X₂ ∧ X₃ ≤ Irql_post ∧ Irql_post ≤ X₃ ∧ X₄ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₄ ∧ X₅ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₅ ∧ X₆ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₆ ∧ X₇ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₇ ∧ X₈ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₈ ∧ X₉ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₉ ∧ X₁₀ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_666__post ∧ ___rho_666__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₈ ∧ X₁₉ ≤ a11_post ∧ a11_post ≤ X₁₉ ∧ X₂₀ ≤ a1818_post ∧ a1818_post ≤ X₂₀ ∧ X₂₁ ≤ a2525_post ∧ a2525_post ≤ X₂₁ ∧ X₂₂ ≤ a2828_post ∧ a2828_post ≤ X₂₂ ∧ X₂₃ ≤ a3131_post ∧ a3131_post ≤ X₂₃ ∧ X₂₄ ≤ a3232_post ∧ a3232_post ≤ X₂₄ ∧ X₂₅ ≤ a3434_post ∧ a3434_post ≤ X₂₅ ∧ X₂₆ ≤ a3737_post ∧ a3737_post ≤ X₂₆ ∧ X₂₇ ≤ a3838_post ∧ a3838_post ≤ X₂₇ ∧ X₂₈ ≤ a4343_post ∧ a4343_post ≤ X₂₈ ∧ X₁ ≤ a77_post ∧ a77_post ≤ X₁ ∧ X₃₀ ≤ b22_post ∧ b22_post ≤ X₃₀ ∧ X₃₁ ≤ b2626_post ∧ b2626_post ≤ X₃₁ ∧ X₃₂ ≤ b2929_post ∧ b2929_post ≤ X₃₂ ∧ X₃₃ ≤ b3333_post ∧ b3333_post ≤ X₃₃ ∧ X₃₄ ≤ b3535_post ∧ b3535_post ≤ X₃₄ ∧ X₃₆ ≤ i___01313_post ∧ i___01313_post ≤ X₃₆ ∧ X₃₇ ≤ i___01717_post ∧ i___01717_post ≤ X₃₇ ∧ X₃₈ ≤ i___02020_post ∧ i___02020_post ≤ X₃₈ ∧ X₃₉ ≤ i___02424_post ∧ i___02424_post ≤ X₃₉ ∧ X₄₀ ≤ i___04040_post ∧ i___04040_post ≤ X₄₀ ∧ X₄₁ ≤ i___04545_post ∧ i___04545_post ≤ X₄₁ ∧ X₄₂ ≤ i___099_post ∧ i___099_post ≤ X₄₂ ∧ X₃₅ ≤ i_post ∧ i_post ≤ X₃₅ ∧ X₄₃ ≤ ioA_post ∧ ioA_post ≤ X₄₃ ∧ X₄₄ ≤ ioR_post ∧ ioR_post ≤ X₄₄ ∧ X₄₅ ≤ k1_post ∧ k1_post ≤ X₄₅ ∧ X₄₆ ≤ k2_post ∧ k2_post ≤ X₄₆ ∧ X₄₇ ≤ k3_post ∧ k3_post ≤ X₄₇ ∧ X₄₈ ≤ k4_post ∧ k4_post ≤ X₄₈ ∧ X₄₉ ≤ k5_post ∧ k5_post ≤ X₄₉ ∧ X₅₀ ≤ keA_post ∧ keA_post ≤ X₅₀ ∧ X₅₁ ≤ keR_post ∧ keR_post ≤ X₅₁ ∧ X₅₂ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₂ ∧ X₅₃ ≤ pIrb_post ∧ pIrb_post ≤ X₅₃ ∧ X₅₄ ≤ phi_io_compl_post ∧ phi_io_compl_post ≤ X₅₄ ∧ X₅₅ ≤ phi_nSUC_ret_post ∧ phi_nSUC_ret_post ≤ X₅₅ ∧ X₅₆ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₅₆ ∧ X₅₇ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₅₇ ∧ X₅₈ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₅₈ ∧ X₅₉ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₅₉ ∧ X₆₀ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₀


Preprocessing
  Cut unreachable locations [l23; l24] from the program graph


  Cut unsatisfiable transition [t₄₁: l5→l1; t₄₄: l6→l29; t₄₅: l6→l29]


  Cut unreachable locations [l29; l5] from the program graph


  Eliminate variables [___rho_666__post; i_post; pIrb_post; X₂; X₃; X₄; X₇; X₈; X₉; X₁₃; X₁₄; X₁₅; X₁₉; X₂₀; X₂₁; X₂₂; X₂₃; X₂₄; X₂₅; X₂₆; X₂₇; X₂₈; X₂₉; X₃₀; X₃₁; X₃₂; X₃₃; X₃₄; X₃₅; X₃₆; X₃₇; X₃₈; X₃₉; X₄₀; X₄₁; X₄₂; X₄₃; X₄₄; X₅₀; X₅₁; X₅₃; X₅₄; X₅₅; X₅₆; X₅₇; X₅₈; X₅₉; X₆₀] that do not contribute to the problem


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l27


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l34


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant X₃ ≤ 0 ∧ 1+X₃ ≤ X₂ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 1 ≤ X₂+X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l19


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l12


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₀ for location l10


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l18


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l14


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l2


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l15


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l33


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l30


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l17


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l21


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l13


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l8


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l16


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l9


  Cut unsatisfiable transition [t₁₂₀: l21→l25; t₁₂₁: l21→l26]


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅
  Temp_Vars:  AsyncAddressData_post, CromData_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_7__post, ___rho_8__post, ___rho_9__post, a1818_post, ioA_post, ioR_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_1, keA_post, keR_1, keR_post, ntStatus_post, ret_IoAllocateIrp2727_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l25, l26, l27, l28, l3, l30, l31, l32, l33, l34, l4, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₁₀₀: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅)
  t₁₀₁: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, k4_post, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ k4_post ≤ ___rho_11__post ∧ ___rho_11__post ≤ k4_post ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₂: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁ ≤ 0 ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₃: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l18(X₀, X₁, X₂, X₃, X₄, ___rho_2__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₄: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, k1_post, X₁₁, X₁₂, X₁₃, X₁₄, ntStatus_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ k1_post ≤ ___rho_5__post ∧ ___rho_5__post ≤ k1_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_IoSetDeviceInterfaceState44_post ∧ 0 ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ 0
  t₁₀₅: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₆: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₇: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₇ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₈: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₇ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₀₉: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l14(AsyncAddressData_post, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_7__post, X₈, X₉, X₁₀, X₁₁-1, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₀: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, k3_post, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ k3_post ≤ ___rho_10__post ∧ ___rho_10__post ≤ k3_post ∧ X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₁: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₂: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₃: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l16(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_3__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₄: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₅: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₆: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₇: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keA_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₈: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄-1, X₁₅) :|: 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₁₉: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ X₁₄ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₂₂: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₅ ≤ 1 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ X₁₄+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₂₃: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₄ ≤ 0
  t₁₂₄: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, ntStatus_post) :|: 1 ≤ X₄ ∧ ret_t1394Diag_PnpStopDevice33_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394Diag_PnpStopDevice33_post ∧ 0 ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ 0
  t₁₂₅: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ X₁₄+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₂₆: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ X₁₄+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₂₇: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ X₁₄+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₂₈: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l22(X₀, X₁, X₂, X₃, ___rho_1__post, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ ioR_post ≤ ioA_post ∧ keR_post ≤ ioA_post ∧ ioA_post ≤ ioR_post ∧ ioA_post ≤ keR_post ∧ 0 ≤ ioR_post ∧ ioR_post ≤ 0 ∧ keR_post ≤ keA_post ∧ keA_post ≤ keR_post
  t₁₂₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂-1, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ X₁₂ ∧ a1818_post ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ a1818_post ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₁: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₉ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₂: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₉ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₃: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₄: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₀ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, ___rho_9__post, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₆: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₈ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₇: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₈ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₈: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, ___rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₃₉: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, k5_post, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keR_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keR_1 ∧ k5_post ≤ ___rho_12__post ∧ ___rho_12__post ≤ k5_post ∧ X₁₃ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₀: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l7(X₀, X₁, IsochResourceData_post, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃-1, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₁: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ X₃ ∧ X₃ ≤ 0 ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₃ ∧ 1+X₃ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ X₁₀ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₂ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ X₃+X₁₀ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₂ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₂: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₃: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l6(X₀, X₁, X₂, ResourceIrp_post, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₂ ∧ ret_IoAllocateIrp2727_post ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ ret_IoAllocateIrp2727_post ∧ 0 ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₄: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l10(X₀, CromData_post, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀-1, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₅: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, k2_post, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keR_1 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keR_1 ∧ k2_post ≤ ___rho_4__post ∧ ___rho_4__post ≤ k2_post ∧ X₁₀ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₆: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0


MPRF for transition t₁₀₂: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁ ≤ 0 ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l12: [X₁₀]
    • l16: [X₁₀]
    • l17: [X₁₀]
    • l18: [X₁₀]
    • l8: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₀₃: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l18(X₀, X₁, X₂, X₃, X₄, ___rho_2__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [2+X₁₀]
    • l12: [1+X₁₀]
    • l16: [1+X₁₀]
    • l17: [1+X₁₀]
    • l18: [1+X₁₀]
    • l8: [1+X₁₀]
    • l9: [1+X₁₀]




MPRF for transition t₁₁₁: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l12: [X₁₀]
    • l16: [1+X₁₀]
    • l17: [1+X₁₀]
    • l18: [1+X₁₀]
    • l8: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₁₂: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l12: [X₁₀]
    • l16: [1+X₁₀]
    • l17: [1+X₁₀]
    • l18: [1+X₁₀]
    • l8: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₁₃: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l16(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_3__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [2+X₁₀]
    • l12: [1+X₁₀]
    • l16: [1+X₁₀]
    • l17: [2+X₁₀]
    • l18: [2+X₁₀]
    • l8: [1+X₁₀]
    • l9: [1+X₁₀]




MPRF for transition t₁₁₄: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [2+X₁₀]
    • l12: [1+X₁₀]
    • l16: [1+X₁₀]
    • l17: [1+X₁₀-X₁₅]
    • l18: [2+X₁₀-X₁₅]
    • l8: [1+X₁₀]
    • l9: [1+X₁₀]




MPRF for transition t₁₁₅: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l12: [X₁₀]
    • l16: [X₁₀]
    • l17: [X₁₀-X₁₅]
    • l18: [1+X₁₀-X₁₅]
    • l8: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₄₄: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l10(X₀, CromData_post, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀-1, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l12: [X₁₀]
    • l16: [X₁₀]
    • l17: [X₁₀]
    • l18: [X₁₀]
    • l8: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₄₆: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₅ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l12: [X₁₀]
    • l16: [1+X₁₀]
    • l17: [1+X₁₀]
    • l18: [1+X₁₀]
    • l8: [X₁₀]
    • l9: [1+X₁₀]




TWN: t₁₁₅: l18→l17


  cycle: [t₁₁₄: l18→l17; t₁₁₅: l18→l17; t₁₁₃: l17→l16; t₁₁₁: l16→l9; t₁₁₂: l16→l9; t₁₄₆: l9→l12; t₁₀₅: l12→l8; t₁₄₄: l8→l10; t₁₀₃: l10→l18]
  original loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  transformed loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  order: [X₁₅; X₁₀]
closed-form:  X₁₅: X₁₅
  X₁₀: X₁₀ + [[n != 0]]⋅-1⋅n^1

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0



Stabilization-Threshold for: 1+X₁₅ ≤ X₁₀
  alphas_abs: X₁₀+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₀+X₁₅
  alphas_abs: X₁₀+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₀
  alphas_abs: X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 2 ≤ CromData_post+X₁₀
  alphas_abs: 1+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  transformed loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  loop: (0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₅) -> (X₁₀-1,X₁₅))
  order: [X₁₅; X₁₀]
closed-form:  X₁₅: X₁₅
  X₁₀: X₁₀ + [[n != 0]]⋅-1⋅n^1

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 1 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 1 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2+X₁₅ ≤ X₁₀ ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 2+X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 3 ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ CromData_post+X₁₅ ∧ 1+X₁₅ ≤ CromData_post ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0



Stabilization-Threshold for: 1+X₁₅ ≤ X₁₀
  alphas_abs: X₁₀+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₀+X₁₅
  alphas_abs: X₁₀+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₀
  alphas_abs: X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 2 ≤ CromData_post+X₁₀
  alphas_abs: 1+X₁₀
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [103: l10->l18; 105: l12->l8; 111: l16->l9; 112: l16->l9; 113: l17->l16; 114: l18->l17; 115: l18->l17; 144: l8->l10; 146: l9->l12] of Finite
relevant size-bounds w.r.t. t₁₀₂: l10→l12:
Runtime-bound of t₁₀₂: Finite
Results in: Finite
TWN - Lifting for [103: l10->l18; 105: l12->l8; 111: l16->l9; 112: l16->l9; 113: l17->l16; 114: l18->l17; 115: l18->l17; 144: l8->l10; 146: l9->l12] of Finite
relevant size-bounds w.r.t. t₁₀₄: l11→l12:
Runtime-bound of t₁₀₄: Finite
Results in: Finite
MPRF for transition t₁₀₇: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₇ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [X₁₁]
    • l31: [X₁₁]
    • l32: [X₁₁]
    • l33: [X₁₁]
    • l34: [X₁₁]




MPRF for transition t₁₀₈: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₇ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [1+X₁₁]
    • l14: [2+X₁₁]
    • l15: [1+X₁₁]
    • l30: [1+X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l33: [1+X₁₁]
    • l34: [1+X₁₁]




MPRF for transition t₁₀₉: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l14(AsyncAddressData_post, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_7__post, X₈, X₉, X₁₀, X₁₁-1, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [1+X₁₁]
    • l14: [1+X₁₁]
    • l15: [1+X₁₁]
    • l30: [1+X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l33: [1+X₁₁]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₁: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₉ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [1+X₁₁]
    • l31: [X₁₁]
    • l32: [1+X₁₁]
    • l33: [1+X₁₁]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₂: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₉ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [1+X₁₁]
    • l31: [X₁₁]
    • l32: [1+X₁₁]
    • l33: [1+X₁₁]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₃: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [1+X₁₁-X₁₅]
    • l31: [1+X₁₁-X₁₅]
    • l32: [1+X₁₁-X₁₅]
    • l33: [1+X₁₁-X₁₅]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₄: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₀ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [1+X₁₁-X₁₅]
    • l31: [1+X₁₁-X₁₅]
    • l32: [1+X₁₁-X₁₅]
    • l33: [1+X₁₁-X₁₅]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, ___rho_9__post, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [X₁₁]
    • l31: [X₁₁]
    • l32: [1+X₁₁]
    • l33: [1+X₁₁]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₆: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₈ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [X₁₁]
    • l31: [X₁₁]
    • l32: [X₁₁]
    • l33: [1+X₁₁-X₁₅]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₇: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₈ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [X₁₁]
    • l31: [X₁₁]
    • l32: [X₁₁]
    • l33: [1+X₁₁-X₁₅]
    • l34: [1+X₁₁]




MPRF for transition t₁₃₈: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, ___rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l13: [X₁₁]
    • l14: [1+X₁₁]
    • l15: [X₁₁]
    • l30: [X₁₁]
    • l31: [X₁₁]
    • l32: [X₁₁]
    • l33: [X₁₁]
    • l34: [1+X₁₁]




TWN: t₁₃₁: l30→l31


  cycle: [t₁₃₁: l30→l31; t₁₃₂: l30→l31; t₁₃₃: l31→l13; t₁₃₄: l31→l13; t₁₀₆: l13→l15; t₁₀₉: l15→l14; t₁₀₇: l14→l34; t₁₀₈: l14→l34; t₁₃₈: l34→l33; t₁₃₆: l33→l32; t₁₃₇: l33→l32; t₁₃₅: l32→l30]
  original loop: (X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₅) -> (X₁₀,X₁₁-1,X₁₅))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₅) -> (X₁₀,X₁₁-1,X₁₅))
  loop: (X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∨ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₅) -> (X₁₀,X₁₁-1,X₁₅))
  order: [X₁₅; X₁₁; X₁₀]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁ + [[n != 0]]⋅-1⋅n^1
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 1 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₅ ∧ 1 ≤ 0 ∧ 1+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁+X₁₅ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁ ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁+X₁₅ ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₅ ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0



Stabilization-Threshold for: 1+X₁₅ ≤ X₁₁
  alphas_abs: X₁₁+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₁+X₁₅
  alphas_abs: X₁₁+X₁₅
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1 ≤ X₁₁
  alphas_abs: X₁₁
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁₁
  alphas_abs: X₁₀+X₁₁
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [106: l13->l15; 107: l14->l34; 108: l14->l34; 109: l15->l14; 131: l30->l31; 132: l30->l31; 133: l31->l13; 134: l31->l13; 135: l32->l30; 136: l33->l32; 137: l33->l32; 138: l34->l33] of Finite
relevant size-bounds w.r.t. t₁₄₅: l8→l13:
Runtime-bound of t₁₄₅: Finite
Results in: Finite
MPRF for transition t₁₃₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂-1, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ X₁₂ ∧ a1818_post ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ a1818_post ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l2: [X₁₂]
    • l3: [X₁₂]




TWN: t₁₃₀: l3→l2


  cycle: [t₁₃₀: l3→l2; t₁₁₇: l2→l3]
  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₅) -> (X₁₀,X₁₁,X₁₂-1,X₁₅))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₅) -> (X₁₀,X₁₁,X₁₂-1,X₁₅))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₅) -> (X₁₀,X₁₁,X₁₂-1,X₁₅))
  order: [X₁₅; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₅: X₁₅
  X₁₂: X₁₂ + [[n != 0]]⋅-1⋅n^1
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₂ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₂
  alphas_abs: X₁₂
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [117: l2->l3; 130: l3->l2] of Finite
relevant size-bounds w.r.t. t₁₁₀: l15→l2:
Runtime-bound of t₁₁₀: Finite
Results in: Finite
  Cut unreachable locations [l4] from the program graph


  Found invariant X₃ ≤ 0 ∧ X₂+X₃ ≤ 0 ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ X₂ ≤ X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ X₂ ≤ 0 ∧ X₂ ≤ X₁₅ ∧ X₂+X₁₅ ≤ 0 ∧ X₂ ≤ X₁₃ ∧ X₂+X₁₂ ≤ 0 ∧ X₂+X₁₁ ≤ 0 ∧ X₂+X₁₀ ≤ 0 ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1_v3


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant X₃ ≤ 0 ∧ 1+X₃ ≤ X₂ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 1 ≤ X₂+X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4_v3


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4_v1


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l12


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₀ for location l10


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l14


  Found invariant X₃ ≤ 0 ∧ 1+X₃ ≤ X₂ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 1 ≤ X₂+X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1_v2


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l2


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant X₃ ≤ 0 ∧ X₂+X₃ ≤ 0 ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ X₂ ≤ X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ X₂ ≤ 0 ∧ X₂ ≤ X₁₅ ∧ X₂+X₁₅ ≤ 0 ∧ X₂+X₁₂ ≤ 0 ∧ X₂+X₁₁ ≤ 0 ∧ X₂+X₁₀ ≤ 0 ∧ X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4_v4


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l8


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l16


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l27


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l34


  Found invariant X₂ ≤ 0 ∧ X₂ ≤ X₁₅ ∧ X₂+X₁₅ ≤ 0 ∧ X₂ ≤ X₁₃ ∧ X₂+X₁₂ ≤ 0 ∧ X₂+X₁₁ ≤ 0 ∧ X₂+X₁₀ ≤ 0 ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1_v1


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l19


  Found invariant X₂ ≤ 0 ∧ X₂ ≤ X₁₅ ∧ X₂+X₁₅ ≤ 0 ∧ X₂+X₁₂ ≤ 0 ∧ X₂+X₁₁ ≤ 0 ∧ X₂+X₁₀ ≤ 0 ∧ X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4_v2


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l18


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l15


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l33


  Found invariant X₃ ≤ 0 ∧ 1+X₃ ≤ X₂ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 1 ≤ X₂+X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6_v1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l30


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7_v1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l17


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l21


  Found invariant X₃ ≤ 0 ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7_v2


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l13


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l9


MPRF for transition t₁₁₈: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄-1, X₁₅) :|: 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l19: [X₁₄]
    • l20: [X₁₄]




TWN: t₁₁₈: l20→l19


  cycle: [t₁₁₈: l20→l19; t₁₁₆: l19→l20]
  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄,X₁₅) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1,X₁₅))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄,X₁₅) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1,X₁₅))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄,X₁₅) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1,X₁₅))
  order: [X₁₅; X₁₄; X₁₃; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₅: X₁₅
  X₁₄: X₁₄ + [[n != 0]]⋅-1⋅n^1
  X₁₃: X₁₃
  X₁₂: X₁₂
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 1 ∧ X₁₄ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
     ∨ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃ ≤ X₁₅ ∧ X₁₃+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₄
  alphas_abs: X₁₄
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [116: l19->l20; 118: l20->l19] of Finite
relevant size-bounds w.r.t. t₁₃₉: l4→l19:
Runtime-bound of t₁₃₉: Finite
Results in: Finite
  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l34


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant X₃ ≤ 0 ∧ 1+X₃ ≤ X₂ ∧ X₃ ≤ X₁₅ ∧ X₃+X₁₅ ≤ 0 ∧ X₃ ≤ X₁₃ ∧ X₃+X₁₂ ≤ 0 ∧ X₃+X₁₁ ≤ 0 ∧ X₃+X₁₀ ≤ 0 ∧ 0 ≤ X₃ ∧ 1 ≤ X₂+X₃ ∧ 0 ≤ X₃+X₁₅ ∧ X₁₅ ≤ X₃ ∧ 0 ≤ X₃+X₁₃ ∧ X₁₂ ≤ X₃ ∧ X₁₁ ≤ X₃ ∧ X₁₀ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l19


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25_v1


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l12


  Found invariant X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 0 ≤ X₁₀ for location l10


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l18


  Found invariant X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l4


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l14


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25


  Found invariant X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l2


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l15


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l33


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l27_v1


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l30


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l17


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7


  Found invariant X₁₅ ≤ 0 ∧ X₁₄+X₁₅ ≤ 0 ∧ X₁₃+X₁₅ ≤ 0 ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ X₁₃ ≤ X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l21


  Found invariant X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀ ≤ 0 for location l13


  Found invariant X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ for location l8


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l16


  Found invariant X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₀+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l9


All Bounds
Termination behavior
  Overall termination: Infinite
    t₁₀₀: Finite
    t₁₀₁: Infinite
    t₁₀₂: Finite
    t₁₀₃: Finite
    t₁₀₄: Finite
    t₁₀₅: Finite
    t₁₀₆: Finite
    t₁₀₇: Finite
    t₁₀₈: Finite
    t₁₀₉: Finite
    t₁₁₀: Finite
    t₁₁₁: Finite
    t₁₁₂: Finite
    t₁₁₃: Finite
    t₁₁₄: Finite
    t₁₁₅: Finite
    t₁₁₆: Finite
    t₁₁₇: Finite
    t₁₁₈: Finite
    t₁₁₉: Finite
    t₁₂₂: Finite
    t₁₂₃: Finite
    t₁₂₄: Finite
    t₁₂₅: Infinite
    t₁₂₆: Finite
    t₁₂₇: Infinite
    t₁₂₈: Finite
    t₁₂₉: Finite
    t₁₃₀: Finite
    t₁₃₁: Finite
    t₁₃₂: Finite
    t₁₃₃: Finite
    t₁₃₄: Finite
    t₁₃₅: Finite
    t₁₃₆: Finite
    t₁₃₇: Finite
    t₁₃₈: Finite
    t₁₃₉: Finite
    t₁₄₀: Infinite
    t₁₄₁: Infinite
    t₁₄₂: Infinite
    t₁₄₃: Infinite
    t₁₄₄: Finite
    t₁₄₅: Finite
    t₁₄₆: Finite



